Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Sep  1 03:25:35 2020
| Host         : amnesia running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 5000 -input_pins -routable_nets -name timing_summary -file timing_summary.rpt
| Design       : sorter
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

din[0]
din[10]
din[11]
din[12]
din[13]
din[14]
din[15]
din[1]
din[2]
din[3]
din[4]
din[5]
din[6]
din[7]
din[8]
din[9]
rst
sof
vld

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 65 ports with no output delay specified. (HIGH)

done
lvl1[0]
lvl1[10]
lvl1[11]
lvl1[12]
lvl1[13]
lvl1[14]
lvl1[15]
lvl1[1]
lvl1[2]
lvl1[3]
lvl1[4]
lvl1[5]
lvl1[6]
lvl1[7]
lvl1[8]
lvl1[9]
lvl2[0]
lvl2[10]
lvl2[11]
lvl2[12]
lvl2[13]
lvl2[14]
lvl2[15]
lvl2[1]
lvl2[2]
lvl2[3]
lvl2[4]
lvl2[5]
lvl2[6]
lvl2[7]
lvl2[8]
lvl2[9]
lvl3[0]
lvl3[10]
lvl3[11]
lvl3[12]
lvl3[13]
lvl3[14]
lvl3[15]
lvl3[1]
lvl3[2]
lvl3[3]
lvl3[4]
lvl3[5]
lvl3[6]
lvl3[7]
lvl3[8]
lvl3[9]
lvl4[0]
lvl4[10]
lvl4[11]
lvl4[12]
lvl4[13]
lvl4[14]
lvl4[15]
lvl4[1]
lvl4[2]
lvl4[3]
lvl4[4]
lvl4[5]
lvl4[6]
lvl4[7]
lvl4[8]
lvl4[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.009        0.000                      0                  122        0.141        0.000                      0                  122        1.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.009        0.000                      0                  122        0.141        0.000                      0                  122        1.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[0]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[10]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[10]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[11]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[11]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[12]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[12]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[13]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[13]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[14]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[14]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[15]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[15]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[1]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[1]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[2]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[2]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[3]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[3]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[4]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[4]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[5]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[5]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[6]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[6]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[7]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[7]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[8]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[8]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     4.967 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     5.419 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[9]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl1_1ff_reg[9]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[0]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[10]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[10]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[11]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[11]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[12]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[12]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[13]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[13]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[14]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[14]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[15]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[15]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[1]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[1]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[2]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[2]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[3]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[3]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[4]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[4]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[5]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[5]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[6]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[6]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[7]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[7]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[8]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[8]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 1.395ns (38.261%)  route 2.251ns (61.739%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     4.967 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.314    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     5.419 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.839    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[9]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl2_1ff_reg[9]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.839    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[0]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[10]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[10]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[11]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[11]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[12]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[12]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[13]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[13]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[14]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[14]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[15]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[15]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[1]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[1]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[2]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[2]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[3]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[3]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[4]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[4]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[5]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[5]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[6]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[6]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[7]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[7]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[8]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[8]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.636ns  (logic 1.395ns (38.366%)  route 2.241ns (61.634%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     4.957 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     5.304    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     5.409 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     5.829    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[9]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl3_1ff_reg[9]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -5.829    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.293ns (46.561%)  route 1.484ns (53.439%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[14]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     4.970 r  lvl2_1ff[14]_i_1/O
                         net (fo=1, unplaced)         0.000     4.970    lvl2_1ff1_in[14]
                         FDRE                                         r  lvl2_1ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[14]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[14]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.293ns (46.561%)  route 1.484ns (53.439%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     4.970 r  lvl2_1ff[1]_i_1/O
                         net (fo=1, unplaced)         0.000     4.970    lvl2_1ff1_in[1]
                         FDRE                                         r  lvl2_1ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[1]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[1]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.293ns (46.561%)  route 1.484ns (53.439%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     4.970 r  lvl2_1ff[2]_i_1/O
                         net (fo=1, unplaced)         0.000     4.970    lvl2_1ff1_in[2]
                         FDRE                                         r  lvl2_1ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[2]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[2]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.293ns (46.561%)  route 1.484ns (53.439%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     4.970 r  lvl2_1ff[3]_i_1/O
                         net (fo=1, unplaced)         0.000     4.970    lvl2_1ff1_in[3]
                         FDRE                                         r  lvl2_1ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[3]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[3]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.293ns (46.561%)  route 1.484ns (53.439%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[4]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     4.970 r  lvl2_1ff[4]_i_1/O
                         net (fo=1, unplaced)         0.000     4.970    lvl2_1ff1_in[4]
                         FDRE                                         r  lvl2_1ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[4]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[4]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.293ns (46.561%)  route 1.484ns (53.439%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[5]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     4.970 r  lvl2_1ff[5]_i_1/O
                         net (fo=1, unplaced)         0.000     4.970    lvl2_1ff1_in[5]
                         FDRE                                         r  lvl2_1ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[5]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[5]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.293ns (46.561%)  route 1.484ns (53.439%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[8]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     4.970 r  lvl2_1ff[8]_i_1/O
                         net (fo=1, unplaced)         0.000     4.970    lvl2_1ff1_in[8]
                         FDRE                                         r  lvl2_1ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[8]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[8]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 1.293ns (46.561%)  route 1.484ns (53.439%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[9]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     4.970 r  lvl2_1ff[9]_i_1/O
                         net (fo=1, unplaced)         0.000     4.970    lvl2_1ff1_in[9]
                         FDRE                                         r  lvl2_1ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[9]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[9]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.970    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 1.290ns (46.503%)  route 1.484ns (53.497%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     4.967 r  lvl2_1ff[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.967    lvl2_1ff1_in[0]
                         FDRE                                         r  lvl2_1ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[0]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 1.290ns (46.503%)  route 1.484ns (53.497%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[10]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     4.967 r  lvl2_1ff[10]_i_1/O
                         net (fo=1, unplaced)         0.000     4.967    lvl2_1ff1_in[10]
                         FDRE                                         r  lvl2_1ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[10]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[10]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 1.290ns (46.503%)  route 1.484ns (53.497%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     4.967 r  lvl2_1ff[11]_i_1/O
                         net (fo=1, unplaced)         0.000     4.967    lvl2_1ff1_in[11]
                         FDRE                                         r  lvl2_1ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[11]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[11]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 1.290ns (46.503%)  route 1.484ns (53.497%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[12]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     4.967 r  lvl2_1ff[12]_i_1/O
                         net (fo=1, unplaced)         0.000     4.967    lvl2_1ff1_in[12]
                         FDRE                                         r  lvl2_1ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[12]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[12]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 1.290ns (46.503%)  route 1.484ns (53.497%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[13]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     4.967 r  lvl2_1ff[13]_i_1/O
                         net (fo=1, unplaced)         0.000     4.967    lvl2_1ff1_in[13]
                         FDRE                                         r  lvl2_1ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[13]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[13]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 1.290ns (46.503%)  route 1.484ns (53.497%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     4.967 r  lvl2_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.000     4.967    lvl2_1ff1_in[15]
                         FDRE                                         r  lvl2_1ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[15]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[15]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 1.290ns (46.503%)  route 1.484ns (53.497%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[6]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     4.967 r  lvl2_1ff[6]_i_1/O
                         net (fo=1, unplaced)         0.000     4.967    lvl2_1ff1_in[6]
                         FDRE                                         r  lvl2_1ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[6]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[6]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.774ns  (logic 1.290ns (46.503%)  route 1.484ns (53.497%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl1_OBUF[0]
                                                                      f  lvl2_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     4.862    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[7]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     4.967 r  lvl2_1ff[7]_i_1/O
                         net (fo=1, unplaced)         0.000     4.967    lvl2_1ff1_in[7]
                         FDRE                                         r  lvl2_1ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[7]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl2_1ff_reg[7]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[0]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[0]
                         FDRE                                         r  lvl3_1ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[0]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[10]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[10]_i_1/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[10]
                         FDRE                                         r  lvl3_1ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[10]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[10]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[11]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[11]_i_1/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[11]
                         FDRE                                         r  lvl3_1ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[11]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[11]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[12]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[12]_i_1/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[12]
                         FDRE                                         r  lvl3_1ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[12]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[12]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[13]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[13]_i_1/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[13]
                         FDRE                                         r  lvl3_1ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[13]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[13]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[14]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[14]_i_1/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[14]
                         FDRE                                         r  lvl3_1ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[14]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[14]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[15]
                         FDRE                                         r  lvl3_1ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[15]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[15]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[1]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[1]_i_1/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[1]
                         FDRE                                         r  lvl3_1ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[1]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[1]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[2]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[2]_i_1/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[2]
                         FDRE                                         r  lvl3_1ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[2]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[2]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[3]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[3]_i_1/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[3]
                         FDRE                                         r  lvl3_1ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[3]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[3]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[4]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[4]_i_1/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[4]
                         FDRE                                         r  lvl3_1ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[4]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[4]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[5]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[5]_i_1/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[5]
                         FDRE                                         r  lvl3_1ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[5]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[5]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[6]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[6]_i_1/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[6]
                         FDRE                                         r  lvl3_1ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[6]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[6]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[7]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[7]_i_1/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[7]
                         FDRE                                         r  lvl3_1ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[7]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[7]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[8]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[8]_i_1/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[8]
                         FDRE                                         r  lvl3_1ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[8]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[8]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.085ns  (required time - arrival time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 1.290ns (46.671%)  route 1.474ns (53.329%))
  Logic Levels:           4  (CARRY4=2 LUT4=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl2_OBUF[0]
                                                                      f  lvl3_1ff[15]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     3.446    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     4.852    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[9]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     4.957 r  lvl3_1ff[9]_i_1/O
                         net (fo=1, unplaced)         0.000     4.957    lvl3_1ff1_in[9]
                         FDRE                                         r  lvl3_1ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[9]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl3_1ff_reg[9]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.957    
  -------------------------------------------------------------------
                         slack                                  1.085    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[0]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[0]_i_1/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[0]
                         FDRE                                         r  lvl4_1ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[0]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[0]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[10]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[10]_i_1/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[10]
                         FDRE                                         r  lvl4_1ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[10]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[10]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[11]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[11]_i_1/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[11]
                         FDRE                                         r  lvl4_1ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[11]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[11]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[12]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[12]_i_1/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[12]
                         FDRE                                         r  lvl4_1ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[12]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[12]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[13]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[13]_i_1/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[13]
                         FDRE                                         r  lvl4_1ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[13]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[13]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[14]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[14]_i_1/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[14]
                         FDRE                                         r  lvl4_1ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[14]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[14]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[15]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[15]
                         FDRE                                         r  lvl4_1ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[15]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[15]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[1]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[1]_i_1/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[1]
                         FDRE                                         r  lvl4_1ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[1]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[1]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[2]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[2]_i_1/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[2]
                         FDRE                                         r  lvl4_1ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[2]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[2]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[3]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[3]_i_1/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[3]
                         FDRE                                         r  lvl4_1ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[3]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[3]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[4]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[4]_i_1/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[4]
                         FDRE                                         r  lvl4_1ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[4]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[4]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[5]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[5]_i_1/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[5]
                         FDRE                                         r  lvl4_1ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[5]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[5]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[6]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[6]_i_1/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[6]
                         FDRE                                         r  lvl4_1ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[6]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[6]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[7]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[7]_i_1/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[7]
                         FDRE                                         r  lvl4_1ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[7]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[7]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[8]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[8]_i_1/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[8]
                         FDRE                                         r  lvl4_1ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[8]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[8]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.102ns  (required time - arrival time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.747ns  (logic 1.290ns (46.960%)  route 1.457ns (53.040%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 f  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.623     3.195    lvl3_OBUF[0]
                                                                      f  lvl4_1ff[15]_i_16/I1
                         LUT4 (Prop_lut4_I1_O)        0.251     3.446 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     3.446    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     3.903 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     3.911    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.009 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     4.835    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[9]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     4.940 r  lvl4_1ff[9]_i_1/O
                         net (fo=1, unplaced)         0.000     4.940    p_1_in__0[9]
                         FDRE                                         r  lvl4_1ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[9]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    lvl4_1ff_reg[9]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -4.940    
  -------------------------------------------------------------------
                         slack                                  1.102    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[0]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[0]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[10]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[10]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[11]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[11]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[12]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[12]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[13]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[13]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[14]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[14]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[15]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[15]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[1]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[1]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[2]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[2]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[3]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[3]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[4]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[4]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[5]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[5]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[6]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[6]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[7]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[7]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[8]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[8]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.611ns (36.565%)  route 1.060ns (63.435%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.640     3.212    fsm_cs[3]
                                                                      r  lvl4_1ff[15]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.232     3.444 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     3.864    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[9]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    lvl4_1ff_reg[9]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.864    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.611ns (37.302%)  route 1.027ns (62.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.637     3.209    fsm_cs[1]
                                                                      r  fsm_cs[3]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.232     3.441 r  fsm_cs[3]_i_2/O
                         net (fo=4, unplaced)         0.390     3.831    fsm_cs[3]_i_2_n_0
                         FDSE                                         r  fsm_cs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDSE (Setup_fdse_C_CE)      -0.165     5.847    fsm_cs_reg[0]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.611ns (37.302%)  route 1.027ns (62.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.637     3.209    fsm_cs[1]
                                                                      r  fsm_cs[3]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.232     3.441 r  fsm_cs[3]_i_2/O
                         net (fo=4, unplaced)         0.390     3.831    fsm_cs[3]_i_2_n_0
                         FDRE                                         r  fsm_cs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    fsm_cs_reg[1]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.611ns (37.302%)  route 1.027ns (62.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.637     3.209    fsm_cs[1]
                                                                      r  fsm_cs[3]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.232     3.441 r  fsm_cs[3]_i_2/O
                         net (fo=4, unplaced)         0.390     3.831    fsm_cs[3]_i_2_n_0
                         FDRE                                         r  fsm_cs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[2]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    fsm_cs_reg[2]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.017ns  (required time - arrival time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.611ns (37.302%)  route 1.027ns (62.698%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.637     3.209    fsm_cs[1]
                                                                      r  fsm_cs[3]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.232     3.441 r  fsm_cs[3]_i_2/O
                         net (fo=4, unplaced)         0.390     3.831    fsm_cs[3]_i_2_n_0
                         FDRE                                         r  fsm_cs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    fsm_cs_reg[3]
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.831    
  -------------------------------------------------------------------
                         slack                                  2.017    

Slack (MET) :             2.041ns  (required time - arrival time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            done_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.611ns (37.856%)  route 1.003ns (62.144%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.379     2.572 r  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.637     3.209    fsm_cs[0]
                                                                      r  done_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.232     3.441 r  done_i_1/O
                         net (fo=1, unplaced)         0.366     3.807    done_i_1_n_0
                         FDRE                                         r  done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  done_reg/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_CE)      -0.165     5.847    done_reg
  -------------------------------------------------------------------
                         required time                          5.847    
                         arrival time                          -3.807    
  -------------------------------------------------------------------
                         slack                                  2.041    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.630ns (49.724%)  route 0.637ns (50.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.637     3.209    fsm_cs[1]
                                                                      r  fsm_cs[2]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.251     3.460 r  fsm_cs[2]_i_1/O
                         net (fo=1, unplaced)         0.000     3.460    p_1_in[2]
                         FDRE                                         r  fsm_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[2]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    fsm_cs_reg[2]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -3.460    
  -------------------------------------------------------------------
                         slack                                  2.582    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.611ns (48.958%)  route 0.637ns (51.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.379     2.572 r  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.637     3.209    fsm_cs[0]
                                                                      r  fsm_cs[0]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.232     3.441 r  fsm_cs[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.441    p_1_in[0]
                         FDSE                                         r  fsm_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDSE (Setup_fdse_C_D)        0.029     6.041    fsm_cs_reg[0]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.611ns (48.958%)  route 0.637ns (51.042%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.379     2.572 r  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.637     3.209    fsm_cs[0]
                                                                      r  fsm_cs[1]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.232     3.441 r  fsm_cs[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.441    p_1_in[1]
                         FDRE                                         r  fsm_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    fsm_cs_reg[1]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.601ns  (required time - arrival time)
  Source:                 fsm_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.248ns  (logic 0.611ns (48.958%)  route 0.637ns (51.042%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[2]/Q
                         net (fo=8, unplaced)         0.637     3.209    fsm_cs[2]
                                                                      r  fsm_cs[3]_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.232     3.441 r  fsm_cs[3]_i_3/O
                         net (fo=1, unplaced)         0.000     3.441    p_1_in[3]
                         FDRE                                         r  fsm_cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    fsm_cs_reg[3]
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -3.441    
  -------------------------------------------------------------------
                         slack                                  2.601    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        1.014ns  (logic 0.611ns (60.256%)  route 0.403ns (39.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns = ( 5.881 - 4.000 ) 
    Source Clock Delay      (SCD):    2.193ns
    Clock Pessimism Removal (CPR):    0.167ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.403     2.975    fsm_cs[3]
                                                                      r  done_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.232     3.207 r  done_i_2/O
                         net (fo=1, unplaced)         0.000     3.207    done_i_2_n_0
                         FDRE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     4.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     5.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     5.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     5.881    clk_IBUF_BUFG
                         FDRE                                         r  done_reg/C
                         clock pessimism              0.167     6.048    
                         clock uncertainty           -0.035     6.012    
                         FDRE (Setup_fdre_C_D)        0.029     6.041    done_reg
  -------------------------------------------------------------------
                         required time                          6.041    
                         arrival time                          -3.207    
  -------------------------------------------------------------------
                         slack                                  2.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.239ns (63.418%)  route 0.138ns (36.582%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[1]
                                                                      r  fsm_cs[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.016 r  fsm_cs[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.016    p_1_in[1]
                         FDRE                                         r  fsm_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    fsm_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.169%)  route 0.139ns (36.831%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.139     0.920    fsm_cs[3]
                                                                      r  fsm_cs[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.018 r  fsm_cs[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.018    p_1_in[0]
                         FDSE                                         r  fsm_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
                         clock pessimism             -0.209     0.784    
                         FDSE (Hold_fdse_C_D)         0.091     0.875    fsm_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.239ns (63.169%)  route 0.139ns (36.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.139     0.920    fsm_cs[3]
                                                                      r  fsm_cs[3]_i_3/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.018 r  fsm_cs[3]_i_3/O
                         net (fo=1, unplaced)         0.000     1.018    p_1_in[3]
                         FDRE                                         r  fsm_cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    fsm_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 fsm_cs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.242ns (63.707%)  route 0.138ns (36.293%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[2]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[2]
                                                                      r  fsm_cs[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.101     1.019 r  fsm_cs[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.019    p_1_in[2]
                         FDRE                                         r  fsm_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[2]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    fsm_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.019    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.239ns (54.461%)  route 0.200ns (45.539%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.200     0.980    fsm_cs[3]
                                                                      r  done_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.078 r  done_i_2/O
                         net (fo=1, unplaced)         0.000     1.078    done_i_2_n_0
                         FDRE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  done_reg/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    done_reg
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[0]
                                                                      r  lvl3_1ff[0]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[0]
                         FDRE                                         r  lvl3_1ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[10]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[10]
                                                                      r  lvl3_1ff[10]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[10]
                         FDRE                                         r  lvl3_1ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[10]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[11]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[11]
                                                                      r  lvl3_1ff[11]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[11]
                         FDRE                                         r  lvl3_1ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[11]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[12]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[12]
                                                                      r  lvl3_1ff[12]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[12]
                         FDRE                                         r  lvl3_1ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[12]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[13]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[13]
                                                                      r  lvl3_1ff[13]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[13]
                         FDRE                                         r  lvl3_1ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[13]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[14]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[14]
                                                                      r  lvl3_1ff[14]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[14]
                         FDRE                                         r  lvl3_1ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[14]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[15]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[15]
                                                                      r  lvl3_1ff[15]_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[15]
                         FDRE                                         r  lvl3_1ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[15]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[1]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[1]
                                                                      r  lvl3_1ff[1]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[1]
                         FDRE                                         r  lvl3_1ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[1]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[2]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[2]
                                                                      r  lvl3_1ff[2]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[2]
                         FDRE                                         r  lvl3_1ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[2]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[3]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[3]
                                                                      r  lvl3_1ff[3]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[3]
                         FDRE                                         r  lvl3_1ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[3]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[4]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[4]
                                                                      r  lvl3_1ff[4]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[4]
                         FDRE                                         r  lvl3_1ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[4]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[5]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[5]
                                                                      r  lvl3_1ff[5]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[5]
                         FDRE                                         r  lvl3_1ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[5]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[6]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[6]
                                                                      r  lvl3_1ff[6]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[6]
                         FDRE                                         r  lvl3_1ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[6]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[7]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[7]
                                                                      r  lvl3_1ff[7]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[7]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[7]
                         FDRE                                         r  lvl3_1ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[7]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[8]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[8]
                                                                      r  lvl3_1ff[8]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[8]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[8]
                         FDRE                                         r  lvl3_1ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[8]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 lvl2_1ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.239ns (46.703%)  route 0.273ns (53.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[9]/Q
                         net (fo=4, unplaced)         0.273     1.053    lvl2_OBUF[9]
                                                                      r  lvl3_1ff[9]_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.098     1.151 r  lvl3_1ff[9]_i_1/O
                         net (fo=1, unplaced)         0.000     1.151    lvl3_1ff1_in[9]
                         FDRE                                         r  lvl3_1ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[9]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl3_1ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.236ns (43.307%)  route 0.309ns (56.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[14]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[14]
                                                                      r  lvl2_1ff[14]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     1.184 r  lvl2_1ff[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.184    lvl2_1ff1_in[14]
                         FDRE                                         r  lvl2_1ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[14]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.236ns (43.307%)  route 0.309ns (56.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[1]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[1]
                                                                      r  lvl2_1ff[1]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     1.184 r  lvl2_1ff[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.184    lvl2_1ff1_in[1]
                         FDRE                                         r  lvl2_1ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[1]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.236ns (43.307%)  route 0.309ns (56.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[2]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[2]
                                                                      r  lvl2_1ff[2]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     1.184 r  lvl2_1ff[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.184    lvl2_1ff1_in[2]
                         FDRE                                         r  lvl2_1ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[2]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.236ns (43.307%)  route 0.309ns (56.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[3]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[3]
                                                                      r  lvl2_1ff[3]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     1.184 r  lvl2_1ff[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.184    lvl2_1ff1_in[3]
                         FDRE                                         r  lvl2_1ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[3]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.236ns (43.307%)  route 0.309ns (56.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[4]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[4]
                                                                      r  lvl2_1ff[4]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     1.184 r  lvl2_1ff[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.184    lvl2_1ff1_in[4]
                         FDRE                                         r  lvl2_1ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[4]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.236ns (43.307%)  route 0.309ns (56.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[5]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[5]
                                                                      r  lvl2_1ff[5]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     1.184 r  lvl2_1ff[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.184    lvl2_1ff1_in[5]
                         FDRE                                         r  lvl2_1ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[5]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.236ns (43.307%)  route 0.309ns (56.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[8]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[8]
                                                                      r  lvl2_1ff[8]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     1.184 r  lvl2_1ff[8]_i_1/O
                         net (fo=1, unplaced)         0.000     1.184    lvl2_1ff1_in[8]
                         FDRE                                         r  lvl2_1ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[8]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.236ns (43.307%)  route 0.309ns (56.693%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[9]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[9]
                                                                      r  lvl2_1ff[9]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.095     1.184 r  lvl2_1ff[9]_i_1/O
                         net (fo=1, unplaced)         0.000     1.184    lvl2_1ff1_in[9]
                         FDRE                                         r  lvl2_1ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[9]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.239ns (43.617%)  route 0.309ns (56.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[0]
                                                                      r  lvl2_1ff[0]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.098     1.187 r  lvl2_1ff[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.187    lvl2_1ff1_in[0]
                         FDRE                                         r  lvl2_1ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.239ns (43.617%)  route 0.309ns (56.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[10]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[10]
                                                                      r  lvl2_1ff[10]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.098     1.187 r  lvl2_1ff[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.187    lvl2_1ff1_in[10]
                         FDRE                                         r  lvl2_1ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[10]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.239ns (43.617%)  route 0.309ns (56.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[11]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[11]
                                                                      r  lvl2_1ff[11]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.098     1.187 r  lvl2_1ff[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.187    lvl2_1ff1_in[11]
                         FDRE                                         r  lvl2_1ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[11]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.239ns (43.617%)  route 0.309ns (56.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[12]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[12]
                                                                      r  lvl2_1ff[12]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.098     1.187 r  lvl2_1ff[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.187    lvl2_1ff1_in[12]
                         FDRE                                         r  lvl2_1ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[12]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.239ns (43.617%)  route 0.309ns (56.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[13]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[13]
                                                                      r  lvl2_1ff[13]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.098     1.187 r  lvl2_1ff[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.187    lvl2_1ff1_in[13]
                         FDRE                                         r  lvl2_1ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[13]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.239ns (43.617%)  route 0.309ns (56.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[15]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[15]
                                                                      r  lvl2_1ff[15]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.098     1.187 r  lvl2_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.000     1.187    lvl2_1ff1_in[15]
                         FDRE                                         r  lvl2_1ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[15]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.239ns (43.617%)  route 0.309ns (56.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[6]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[6]
                                                                      r  lvl2_1ff[6]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.098     1.187 r  lvl2_1ff[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.187    lvl2_1ff1_in[6]
                         FDRE                                         r  lvl2_1ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[6]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 lvl1_1ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.239ns (43.617%)  route 0.309ns (56.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[7]/Q
                         net (fo=4, unplaced)         0.309     1.089    lvl1_OBUF[7]
                                                                      r  lvl2_1ff[7]_i_1/I0
                         LUT3 (Prop_lut3_I0_O)        0.098     1.187 r  lvl2_1ff[7]_i_1/O
                         net (fo=1, unplaced)         0.000     1.187    lvl2_1ff1_in[7]
                         FDRE                                         r  lvl2_1ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[7]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl2_1ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[0]
                                                                      r  lvl4_1ff[0]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[0]
                         FDRE                                         r  lvl4_1ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[0]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[10]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[10]
                                                                      r  lvl4_1ff[10]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[10]_i_1/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[10]
                         FDRE                                         r  lvl4_1ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[10]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[11]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[11]
                                                                      r  lvl4_1ff[11]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[11]_i_1/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[11]
                         FDRE                                         r  lvl4_1ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[11]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[12]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[12]
                                                                      r  lvl4_1ff[12]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[12]_i_1/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[12]
                         FDRE                                         r  lvl4_1ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[12]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[13]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[13]
                                                                      r  lvl4_1ff[13]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[13]_i_1/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[13]
                         FDRE                                         r  lvl4_1ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[13]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[14]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[14]
                                                                      r  lvl4_1ff[14]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[14]_i_1/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[14]
                         FDRE                                         r  lvl4_1ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[14]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[15]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[15]
                                                                      r  lvl4_1ff[15]_i_2/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[15]
                         FDRE                                         r  lvl4_1ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[15]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[1]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[1]
                                                                      r  lvl4_1ff[1]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[1]
                         FDRE                                         r  lvl4_1ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[1]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[2]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[2]
                                                                      r  lvl4_1ff[2]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[2]
                         FDRE                                         r  lvl4_1ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[2]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[3]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[3]
                                                                      r  lvl4_1ff[3]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[3]
                         FDRE                                         r  lvl4_1ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[3]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[4]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[4]
                                                                      r  lvl4_1ff[4]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[4]_i_1/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[4]
                         FDRE                                         r  lvl4_1ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[4]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[5]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[5]
                                                                      r  lvl4_1ff[5]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[5]
                         FDRE                                         r  lvl4_1ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[5]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[6]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[6]
                                                                      r  lvl4_1ff[6]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[6]
                         FDRE                                         r  lvl4_1ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[6]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[7]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[7]
                                                                      r  lvl4_1ff[7]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[7]_i_1/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[7]
                         FDRE                                         r  lvl4_1ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[7]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[8]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[8]
                                                                      r  lvl4_1ff[8]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[8]_i_1/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[8]
                         FDRE                                         r  lvl4_1ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[8]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 lvl3_1ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.239ns (41.442%)  route 0.338ns (58.558%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[9]/Q
                         net (fo=4, unplaced)         0.338     1.118    lvl3_OBUF[9]
                                                                      r  lvl4_1ff[9]_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.098     1.216 r  lvl4_1ff[9]_i_1/O
                         net (fo=1, unplaced)         0.000     1.216    p_1_in__0[9]
                         FDRE                                         r  lvl4_1ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[9]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_D)         0.091     0.875    lvl4_1ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.875    
                         arrival time                           1.216    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            done_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.239ns (42.804%)  route 0.319ns (57.196%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[1]
                                                                      f  done_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.016 r  done_i_1/O
                         net (fo=1, unplaced)         0.182     1.198    done_i_1_n_0
                         FDRE                                         r  done_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  done_reg/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    done_reg
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.239ns (41.801%)  route 0.333ns (58.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.139     0.920    fsm_cs[3]
                                                                      r  fsm_cs[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.018 r  fsm_cs[3]_i_2/O
                         net (fo=4, unplaced)         0.193     1.211    fsm_cs[3]_i_2_n_0
                         FDSE                                         r  fsm_cs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
                         clock pessimism             -0.209     0.784    
                         FDSE (Hold_fdse_C_CE)       -0.037     0.747    fsm_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.239ns (41.801%)  route 0.333ns (58.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.139     0.920    fsm_cs[3]
                                                                      r  fsm_cs[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.018 r  fsm_cs[3]_i_2/O
                         net (fo=4, unplaced)         0.193     1.211    fsm_cs[3]_i_2_n_0
                         FDRE                                         r  fsm_cs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    fsm_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.239ns (41.801%)  route 0.333ns (58.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.139     0.920    fsm_cs[3]
                                                                      r  fsm_cs[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.018 r  fsm_cs[3]_i_2/O
                         net (fo=4, unplaced)         0.193     1.211    fsm_cs[3]_i_2_n_0
                         FDRE                                         r  fsm_cs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[2]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    fsm_cs_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            fsm_cs_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.239ns (41.801%)  route 0.333ns (58.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.139     0.920    fsm_cs[3]
                                                                      r  fsm_cs[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.018 r  fsm_cs[3]_i_2/O
                         net (fo=4, unplaced)         0.193     1.211    fsm_cs[3]_i_2_n_0
                         FDRE                                         r  fsm_cs_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    fsm_cs_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[0]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[10]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[11]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[12]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[13]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[14]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[15]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[1]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[2]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[3]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[4]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[5]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[6]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[7]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[8]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.239ns (40.845%)  route 0.346ns (59.155%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.138     0.918    fsm_cs[0]
                                                                      f  lvl4_1ff[15]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.016 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.224    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[9]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl4_1ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[10]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[11]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[12]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[13]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[14]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[15]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[1]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[2]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[3]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[4]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[5]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[6]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[7]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[8]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.141     0.780 f  fsm_cs_reg[0]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[0]
                                                                      f  lvl2_1ff[15]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.098     1.077 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[9]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl2_1ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[10]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[11]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[12]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[13]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[14]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[15]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[1]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[2]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[3]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[4]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[5]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[6]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[7]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[8]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 fsm_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.239ns (37.017%)  route 0.407ns (62.983%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 f  fsm_cs_reg[1]/Q
                         net (fo=8, unplaced)         0.198     0.979    fsm_cs[1]
                                                                      f  lvl3_1ff[15]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.098     1.077 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.285    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[9]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl3_1ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[10]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[11]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[12]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[13]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[14]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[15]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[1]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[2]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[3]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[4]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[5]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[6]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[7]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[8]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 fsm_cs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.239ns (32.809%)  route 0.489ns (67.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  fsm_cs_reg[3]/Q
                         net (fo=9, unplaced)         0.281     1.061    fsm_cs[3]
                                                                      r  lvl1_1ff[15]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.098     1.159 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     1.368    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[9]/C
                         clock pessimism             -0.209     0.784    
                         FDRE (Hold_fdre_C_CE)       -0.037     0.747    lvl1_1ff_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.620    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.592         4.000       2.408                clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                done_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         4.000       3.000                fsm_cs_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                fsm_cs_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                fsm_cs_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                fsm_cs_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl1_1ff_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl3_1ff_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl4_1ff_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.000       3.000                lvl2_1ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                done_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                done_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                done_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                fsm_cs_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl1_1ff_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl3_1ff_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl4_1ff_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         2.000       1.500                lvl2_1ff_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  done_reg/Q
                         net (fo=1, unplaced)         0.646     3.217    done_OBUF
                                                                      r  done_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     5.714    done
                                                                      r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[0]
                                                                      r  lvl1_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[0]
                                                                      r  lvl1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[10]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[10]
                                                                      r  lvl1_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[10]
                                                                      r  lvl1[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[11]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[11]
                                                                      r  lvl1_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[11]
                                                                      r  lvl1[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[12]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[12]
                                                                      r  lvl1_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[12]
                                                                      r  lvl1[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[13]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[13]
                                                                      r  lvl1_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[13]
                                                                      r  lvl1[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[14]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[14]
                                                                      r  lvl1_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[14]
                                                                      r  lvl1[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[15]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[15]
                                                                      r  lvl1_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[15]
                                                                      r  lvl1[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[1]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[1]
                                                                      r  lvl1_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[1]
                                                                      r  lvl1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[2]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[2]
                                                                      r  lvl1_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[2]
                                                                      r  lvl1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[3]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[3]
                                                                      r  lvl1_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[3]
                                                                      r  lvl1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[4]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[4]
                                                                      r  lvl1_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[4]
                                                                      r  lvl1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[5]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[5]
                                                                      r  lvl1_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[5]
                                                                      r  lvl1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[6]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[6]
                                                                      r  lvl1_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[6]
                                                                      r  lvl1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[7]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[7]
                                                                      r  lvl1_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[7]
                                                                      r  lvl1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[8]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[8]
                                                                      r  lvl1_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[8]
                                                                      r  lvl1[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl1_1ff_reg[9]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl1_OBUF[9]
                                                                      r  lvl1_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.714    lvl1[9]
                                                                      r  lvl1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[0]
                                                                      r  lvl2_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[0]
                                                                      r  lvl2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[10]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[10]
                                                                      r  lvl2_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[10]
                                                                      r  lvl2[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[11]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[11]
                                                                      r  lvl2_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[11]
                                                                      r  lvl2[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[12]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[12]
                                                                      r  lvl2_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[12]
                                                                      r  lvl2[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[13]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[13]
                                                                      r  lvl2_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[13]
                                                                      r  lvl2[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[14]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[14]
                                                                      r  lvl2_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[14]
                                                                      r  lvl2[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[15]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[15]
                                                                      r  lvl2_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[15]
                                                                      r  lvl2[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[1]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[1]
                                                                      r  lvl2_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[1]
                                                                      r  lvl2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[2]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[2]
                                                                      r  lvl2_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[2]
                                                                      r  lvl2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[3]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[3]
                                                                      r  lvl2_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[3]
                                                                      r  lvl2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[4]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[4]
                                                                      r  lvl2_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[4]
                                                                      r  lvl2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[5]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[5]
                                                                      r  lvl2_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[5]
                                                                      r  lvl2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[6]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[6]
                                                                      r  lvl2_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[6]
                                                                      r  lvl2[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[7]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[7]
                                                                      r  lvl2_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[7]
                                                                      r  lvl2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[8]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[8]
                                                                      r  lvl2_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[8]
                                                                      r  lvl2[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl2_1ff_reg[9]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl2_OBUF[9]
                                                                      r  lvl2_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl2_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.714    lvl2[9]
                                                                      r  lvl2[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[0]
                                                                      r  lvl3_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[0]
                                                                      r  lvl3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[10]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[10]
                                                                      r  lvl3_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[10]
                                                                      r  lvl3[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[11]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[11]
                                                                      r  lvl3_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[11]
                                                                      r  lvl3[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[12]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[12]
                                                                      r  lvl3_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[12]
                                                                      r  lvl3[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[13]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[13]
                                                                      r  lvl3_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[13]
                                                                      r  lvl3[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[14]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[14]
                                                                      r  lvl3_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[14]
                                                                      r  lvl3[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[15]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[15]
                                                                      r  lvl3_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[15]
                                                                      r  lvl3[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[1]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[1]
                                                                      r  lvl3_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[1]
                                                                      r  lvl3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[2]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[2]
                                                                      r  lvl3_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[2]
                                                                      r  lvl3[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[3]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[3]
                                                                      r  lvl3_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[3]
                                                                      r  lvl3[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[4]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[4]
                                                                      r  lvl3_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[4]
                                                                      r  lvl3[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[5]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[5]
                                                                      r  lvl3_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[5]
                                                                      r  lvl3[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[6]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[6]
                                                                      r  lvl3_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[6]
                                                                      r  lvl3[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[7]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[7]
                                                                      r  lvl3_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[7]
                                                                      r  lvl3[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[8]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[8]
                                                                      r  lvl3_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[8]
                                                                      r  lvl3[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl3_1ff_reg[9]/Q
                         net (fo=4, unplaced)         0.646     3.217    lvl3_OBUF[9]
                                                                      r  lvl3_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl3_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.714    lvl3[9]
                                                                      r  lvl3[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[0]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[0]
                                                                      r  lvl4_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[0]
                                                                      r  lvl4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[10]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[10]
                                                                      r  lvl4_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[10]
                                                                      r  lvl4[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[11]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[11]
                                                                      r  lvl4_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[11]
                                                                      r  lvl4[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[12]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[12]
                                                                      r  lvl4_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[12]
                                                                      r  lvl4[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[13]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[13]
                                                                      r  lvl4_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[13]
                                                                      r  lvl4[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[14]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[14]
                                                                      r  lvl4_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[14]
                                                                      r  lvl4[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[15]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[15]
                                                                      r  lvl4_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[15]
                                                                      r  lvl4[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[1]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[1]
                                                                      r  lvl4_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[1]
                                                                      r  lvl4[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[2]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[2]
                                                                      r  lvl4_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[2]
                                                                      r  lvl4[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[3]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[3]
                                                                      r  lvl4_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[3]
                                                                      r  lvl4[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[4]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[4]
                                                                      r  lvl4_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[4]
                                                                      r  lvl4[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[5]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[5]
                                                                      r  lvl4_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[5]
                                                                      r  lvl4[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[6]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[6]
                                                                      r  lvl4_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[6]
                                                                      r  lvl4[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[7]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[7]
                                                                      r  lvl4_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[7]
                                                                      r  lvl4[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[8]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[8]
                                                                      r  lvl4_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[8]
                                                                      r  lvl4[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.521ns  (logic 2.876ns (81.666%)  route 0.646ns (18.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.081     1.609 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.584     2.193    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.379     2.572 r  lvl4_1ff_reg[9]/Q
                         net (fo=1, unplaced)         0.646     3.217    lvl4_OBUF[9]
                                                                      r  lvl4_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.497     5.714 r  lvl4_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.714    lvl4[9]
                                                                      r  lvl4[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  done_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  done_reg/Q
                         net (fo=1, unplaced)         0.320     1.100    done_OBUF
                                                                      r  done_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     2.284    done
                                                                      r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[0]
                                                                      r  lvl1_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[0]
                                                                      r  lvl1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[10]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[10]
                                                                      r  lvl1_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[10]
                                                                      r  lvl1[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[11]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[11]
                                                                      r  lvl1_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[11]
                                                                      r  lvl1[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[12]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[12]
                                                                      r  lvl1_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[12]
                                                                      r  lvl1[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[13]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[13]
                                                                      r  lvl1_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[13]
                                                                      r  lvl1[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[14]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[14]
                                                                      r  lvl1_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[14]
                                                                      r  lvl1[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[15]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[15]
                                                                      r  lvl1_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[15]
                                                                      r  lvl1[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[1]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[1]
                                                                      r  lvl1_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[1]
                                                                      r  lvl1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[2]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[2]
                                                                      r  lvl1_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[2]
                                                                      r  lvl1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[3]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[3]
                                                                      r  lvl1_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[3]
                                                                      r  lvl1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[4]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[4]
                                                                      r  lvl1_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[4]
                                                                      r  lvl1[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[5]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[5]
                                                                      r  lvl1_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[5]
                                                                      r  lvl1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[6]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[6]
                                                                      r  lvl1_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[6]
                                                                      r  lvl1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[7]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[7]
                                                                      r  lvl1_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[7]
                                                                      r  lvl1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[8]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[8]
                                                                      r  lvl1_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[8]
                                                                      r  lvl1[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl1_1ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl1_1ff_reg[9]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl1_OBUF[9]
                                                                      r  lvl1_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.284    lvl1[9]
                                                                      r  lvl1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[0]
                                                                      r  lvl2_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[0]
                                                                      r  lvl2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[10]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[10]
                                                                      r  lvl2_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[10]
                                                                      r  lvl2[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[11]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[11]
                                                                      r  lvl2_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[11]
                                                                      r  lvl2[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[12]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[12]
                                                                      r  lvl2_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[12]
                                                                      r  lvl2[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[13]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[13]
                                                                      r  lvl2_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[13]
                                                                      r  lvl2[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[14]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[14]
                                                                      r  lvl2_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[14]
                                                                      r  lvl2[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[15]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[15]
                                                                      r  lvl2_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[15]
                                                                      r  lvl2[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[1]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[1]
                                                                      r  lvl2_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[1]
                                                                      r  lvl2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[2]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[2]
                                                                      r  lvl2_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[2]
                                                                      r  lvl2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[3]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[3]
                                                                      r  lvl2_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[3]
                                                                      r  lvl2[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[4]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[4]
                                                                      r  lvl2_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[4]
                                                                      r  lvl2[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[5]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[5]
                                                                      r  lvl2_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[5]
                                                                      r  lvl2[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[6]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[6]
                                                                      r  lvl2_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[6]
                                                                      r  lvl2[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[7]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[7]
                                                                      r  lvl2_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[7]
                                                                      r  lvl2[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[8]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[8]
                                                                      r  lvl2_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[8]
                                                                      r  lvl2[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl2_1ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl2[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl2_1ff_reg[9]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl2_OBUF[9]
                                                                      r  lvl2_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl2_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.284    lvl2[9]
                                                                      r  lvl2[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[0]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[0]
                                                                      r  lvl3_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[0]
                                                                      r  lvl3[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[10]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[10]
                                                                      r  lvl3_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[10]
                                                                      r  lvl3[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[11]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[11]
                                                                      r  lvl3_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[11]
                                                                      r  lvl3[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[12]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[12]
                                                                      r  lvl3_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[12]
                                                                      r  lvl3[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[13]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[13]
                                                                      r  lvl3_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[13]
                                                                      r  lvl3[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[14]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[14]
                                                                      r  lvl3_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[14]
                                                                      r  lvl3[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[15]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[15]
                                                                      r  lvl3_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[15]
                                                                      r  lvl3[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[1]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[1]
                                                                      r  lvl3_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[1]
                                                                      r  lvl3[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[2]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[2]
                                                                      r  lvl3_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[2]
                                                                      r  lvl3[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[3]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[3]
                                                                      r  lvl3_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[3]
                                                                      r  lvl3[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[4]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[4]
                                                                      r  lvl3_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[4]
                                                                      r  lvl3[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[5]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[5]
                                                                      r  lvl3_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[5]
                                                                      r  lvl3[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[6]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[6]
                                                                      r  lvl3_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[6]
                                                                      r  lvl3[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[7]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[7]
                                                                      r  lvl3_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[7]
                                                                      r  lvl3[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[8]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[8]
                                                                      r  lvl3_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[8]
                                                                      r  lvl3[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl3_1ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl3[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl3_1ff_reg[9]/Q
                         net (fo=4, unplaced)         0.320     1.100    lvl3_OBUF[9]
                                                                      r  lvl3_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl3_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.284    lvl3[9]
                                                                      r  lvl3[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[0]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[0]
                                                                      r  lvl4_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[0]
                                                                      r  lvl4[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[10]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[10]
                                                                      r  lvl4_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[10]
                                                                      r  lvl4[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[11]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[11]
                                                                      r  lvl4_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[11]
                                                                      r  lvl4[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[12]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[12]
                                                                      r  lvl4_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[12]
                                                                      r  lvl4[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[13]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[13]
                                                                      r  lvl4_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[13]
                                                                      r  lvl4[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[14]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[14]
                                                                      r  lvl4_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[14]
                                                                      r  lvl4[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[15]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[15]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[15]
                                                                      r  lvl4_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[15]
                                                                      r  lvl4[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[1]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[1]
                                                                      r  lvl4_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[1]
                                                                      r  lvl4[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[2]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[2]
                                                                      r  lvl4_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[2]
                                                                      r  lvl4[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[3]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[3]
                                                                      r  lvl4_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[3]
                                                                      r  lvl4[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[4]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[4]
                                                                      r  lvl4_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[4]
                                                                      r  lvl4[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[5]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[5]
                                                                      r  lvl4_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[5]
                                                                      r  lvl4[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[6]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[6]
                                                                      r  lvl4_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[6]
                                                                      r  lvl4[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[7]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[7]
                                                                      r  lvl4_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[7]
                                                                      r  lvl4[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[8]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[8]
                                                                      r  lvl4_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[8]
                                                                      r  lvl4[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lvl4_1ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            lvl4[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.645ns  (logic 1.325ns (80.539%)  route 0.320ns (19.461%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.525 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.114     0.639    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.780 r  lvl4_1ff_reg[9]/Q
                         net (fo=1, unplaced)         0.320     1.100    lvl4_OBUF[9]
                                                                      r  lvl4_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.184     2.284 r  lvl4_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.284    lvl4[9]
                                                                      r  lvl4[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           202 Endpoints
Min Delay           202 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[10]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[11]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[12]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[13]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[14]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[15]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[1]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[2]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[3]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[4]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[5]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[6]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[7]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[8]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl1_1ff[15]_i_3/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.164 r  lvl1_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl1_1ff[15]_i_3_n_0
                                                                      r  lvl1_1ff[15]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.105     3.616 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[9]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[10]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[11]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[12]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[13]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[14]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[15]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[1]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[2]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[3]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[4]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[5]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[6]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[7]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[8]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.036ns  (logic 1.762ns (43.664%)  route 2.274ns (56.336%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_3/I2
                         LUT6 (Prop_lut6_I2_O)        0.105     3.164 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.511    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     3.616 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.036    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[9]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[10]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[11]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[12]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[13]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[14]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[15]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[1]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[2]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[3]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[4]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[5]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[6]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[7]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[8]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.026ns  (logic 1.762ns (43.772%)  route 2.264ns (56.228%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_3/I4
                         LUT6 (Prop_lut6_I4_O)        0.105     3.154 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.347     3.501    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.606 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     4.026    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[9]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.660ns (52.425%)  route 1.507ns (47.575%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[14]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     3.167 r  lvl2_1ff[14]_i_1/O
                         net (fo=1, unplaced)         0.000     3.167    lvl2_1ff1_in[14]
                         FDRE                                         r  lvl2_1ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[14]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.660ns (52.425%)  route 1.507ns (47.575%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[1]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     3.167 r  lvl2_1ff[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.167    lvl2_1ff1_in[1]
                         FDRE                                         r  lvl2_1ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[1]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.660ns (52.425%)  route 1.507ns (47.575%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[2]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     3.167 r  lvl2_1ff[2]_i_1/O
                         net (fo=1, unplaced)         0.000     3.167    lvl2_1ff1_in[2]
                         FDRE                                         r  lvl2_1ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[2]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.660ns (52.425%)  route 1.507ns (47.575%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[3]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     3.167 r  lvl2_1ff[3]_i_1/O
                         net (fo=1, unplaced)         0.000     3.167    lvl2_1ff1_in[3]
                         FDRE                                         r  lvl2_1ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[3]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.660ns (52.425%)  route 1.507ns (47.575%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[4]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     3.167 r  lvl2_1ff[4]_i_1/O
                         net (fo=1, unplaced)         0.000     3.167    lvl2_1ff1_in[4]
                         FDRE                                         r  lvl2_1ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[4]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.660ns (52.425%)  route 1.507ns (47.575%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[5]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     3.167 r  lvl2_1ff[5]_i_1/O
                         net (fo=1, unplaced)         0.000     3.167    lvl2_1ff1_in[5]
                         FDRE                                         r  lvl2_1ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[5]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.660ns (52.425%)  route 1.507ns (47.575%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[8]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     3.167 r  lvl2_1ff[8]_i_1/O
                         net (fo=1, unplaced)         0.000     3.167    lvl2_1ff1_in[8]
                         FDRE                                         r  lvl2_1ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[8]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.660ns (52.425%)  route 1.507ns (47.575%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[9]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.108     3.167 r  lvl2_1ff[9]_i_1/O
                         net (fo=1, unplaced)         0.000     3.167    lvl2_1ff1_in[9]
                         FDRE                                         r  lvl2_1ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[9]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 1.657ns (52.379%)  route 1.507ns (47.621%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[0]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.164 r  lvl2_1ff[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.164    lvl2_1ff1_in[0]
                         FDRE                                         r  lvl2_1ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 1.657ns (52.379%)  route 1.507ns (47.621%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[10]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.164 r  lvl2_1ff[10]_i_1/O
                         net (fo=1, unplaced)         0.000     3.164    lvl2_1ff1_in[10]
                         FDRE                                         r  lvl2_1ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[10]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 1.657ns (52.379%)  route 1.507ns (47.621%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.164 r  lvl2_1ff[11]_i_1/O
                         net (fo=1, unplaced)         0.000     3.164    lvl2_1ff1_in[11]
                         FDRE                                         r  lvl2_1ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[11]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 1.657ns (52.379%)  route 1.507ns (47.621%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[12]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.164 r  lvl2_1ff[12]_i_1/O
                         net (fo=1, unplaced)         0.000     3.164    lvl2_1ff1_in[12]
                         FDRE                                         r  lvl2_1ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[12]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 1.657ns (52.379%)  route 1.507ns (47.621%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[13]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.164 r  lvl2_1ff[13]_i_1/O
                         net (fo=1, unplaced)         0.000     3.164    lvl2_1ff1_in[13]
                         FDRE                                         r  lvl2_1ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[13]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 1.657ns (52.379%)  route 1.507ns (47.621%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[15]_i_2/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.164 r  lvl2_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.000     3.164    lvl2_1ff1_in[15]
                         FDRE                                         r  lvl2_1ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[15]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 1.657ns (52.379%)  route 1.507ns (47.621%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[6]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.164 r  lvl2_1ff[6]_i_1/O
                         net (fo=1, unplaced)         0.000     3.164    lvl2_1ff1_in[6]
                         FDRE                                         r  lvl2_1ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[6]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 1.657ns (52.379%)  route 1.507ns (47.621%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT3=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl2_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl2_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl2_1ff[15]_i_17_n_0
                                                                      r  lvl2_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl2_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl2_1ff_reg[15]_i_5_n_0
                                                                      r  lvl2_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl2_1ff_reg[15]_i_4/CO[3]
                         net (fo=51, unplaced)        0.853     3.059    lvl2_1ff_reg[15]_i_4_n_0
                                                                      r  lvl2_1ff[7]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.105     3.164 r  lvl2_1ff[7]_i_1/O
                         net (fo=1, unplaced)         0.000     3.164    lvl2_1ff1_in[7]
                         FDRE                                         r  lvl2_1ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[7]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[0]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[0]
                         FDRE                                         r  lvl3_1ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[10]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[10]_i_1/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[10]
                         FDRE                                         r  lvl3_1ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[10]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[11]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[11]_i_1/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[11]
                         FDRE                                         r  lvl3_1ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[11]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[12]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[12]_i_1/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[12]
                         FDRE                                         r  lvl3_1ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[12]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[13]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[13]_i_1/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[13]
                         FDRE                                         r  lvl3_1ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[13]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[14]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[14]_i_1/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[14]
                         FDRE                                         r  lvl3_1ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[14]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[15]_i_2/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[15]
                         FDRE                                         r  lvl3_1ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[15]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[1]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[1]
                         FDRE                                         r  lvl3_1ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[1]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[2]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[2]_i_1/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[2]
                         FDRE                                         r  lvl3_1ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[2]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[3]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[3]_i_1/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[3]
                         FDRE                                         r  lvl3_1ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[3]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[4]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[4]_i_1/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[4]
                         FDRE                                         r  lvl3_1ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[4]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[5]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[5]_i_1/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[5]
                         FDRE                                         r  lvl3_1ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[5]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[6]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[6]_i_1/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[6]
                         FDRE                                         r  lvl3_1ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[6]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[7]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[7]_i_1/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[7]
                         FDRE                                         r  lvl3_1ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[7]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[8]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[8]_i_1/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[8]
                         FDRE                                         r  lvl3_1ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[8]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.657ns (52.546%)  route 1.497ns (47.454%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=2)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl3_1ff[15]_i_17/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl3_1ff[15]_i_17/O
                         net (fo=1, unplaced)         0.000     1.643    lvl3_1ff[15]_i_17_n_0
                                                                      r  lvl3_1ff_reg[15]_i_5/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl3_1ff_reg[15]_i_5/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl3_1ff_reg[15]_i_5_n_0
                                                                      r  lvl3_1ff_reg[15]_i_4/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl3_1ff_reg[15]_i_4/CO[3]
                         net (fo=34, unplaced)        0.843     3.049    lvl3_1ff_reg[15]_i_4_n_0
                                                                      r  lvl3_1ff[9]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     3.154 r  lvl3_1ff[9]_i_1/O
                         net (fo=1, unplaced)         0.000     3.154    lvl3_1ff1_in[9]
                         FDRE                                         r  lvl3_1ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[9]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[0]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[0]
                         FDRE                                         r  lvl4_1ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[0]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[10]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[10]_i_1/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[10]
                         FDRE                                         r  lvl4_1ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[10]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[11]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[11]_i_1/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[11]
                         FDRE                                         r  lvl4_1ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[11]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[12]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[12]_i_1/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[12]
                         FDRE                                         r  lvl4_1ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[12]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[13]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[13]_i_1/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[13]
                         FDRE                                         r  lvl4_1ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[13]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[14]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[14]_i_1/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[14]
                         FDRE                                         r  lvl4_1ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[14]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[15]_i_2/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[15]
                         FDRE                                         r  lvl4_1ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[15]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[1]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[1]
                         FDRE                                         r  lvl4_1ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[1]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[2]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[2]_i_1/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[2]
                         FDRE                                         r  lvl4_1ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[2]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[3]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[3]_i_1/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[3]
                         FDRE                                         r  lvl4_1ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[3]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[4]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[4]_i_1/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[4]
                         FDRE                                         r  lvl4_1ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[4]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[5]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[5]_i_1/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[5]
                         FDRE                                         r  lvl4_1ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[5]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[6]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[6]_i_1/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[6]
                         FDRE                                         r  lvl4_1ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[6]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[7]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[7]_i_1/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[7]
                         FDRE                                         r  lvl4_1ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[7]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[8]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[8]_i_1/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[8]
                         FDRE                                         r  lvl4_1ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[8]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.137ns  (logic 1.657ns (52.830%)  route 1.480ns (47.170%))
  Logic Levels:           5  (CARRY4=2 IBUF=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                                                                      r  lvl4_1ff[15]_i_16/I0
                         LUT4 (Prop_lut4_I0_O)        0.115     1.643 r  lvl4_1ff[15]_i_16/O
                         net (fo=1, unplaced)         0.000     1.643    lvl4_1ff[15]_i_16_n_0
                                                                      r  lvl4_1ff_reg[15]_i_4/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.457     2.100 r  lvl4_1ff_reg[15]_i_4/CO[3]
                         net (fo=1, unplaced)         0.008     2.108    lvl4_1ff_reg[15]_i_4_n_0
                                                                      r  lvl4_1ff_reg[15]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.206 r  lvl4_1ff_reg[15]_i_3/CO[3]
                         net (fo=17, unplaced)        0.826     3.032    lvl4_1ff_reg[15]_i_3_n_0
                                                                      r  lvl4_1ff[9]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.105     3.137 r  lvl4_1ff[9]_i_1/O
                         net (fo=1, unplaced)         0.000     3.137    p_1_in__0[9]
                         FDRE                                         r  lvl4_1ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_cs_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDSE                                         r  fsm_cs_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_cs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  fsm_cs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_cs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  fsm_cs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_cs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  fsm_cs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.367ns  (logic 0.987ns (41.709%)  route 1.380ns (58.291%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.646     1.528    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.105     1.633 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.734     2.367    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[9]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[0]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[10]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[11]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[12]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[13]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[14]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[15]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[1]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[2]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[3]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[4]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[5]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[6]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[7]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[8]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.053ns  (logic 0.987ns (48.089%)  route 1.066ns (51.911%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.105     1.633 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.420     2.053    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[9]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            fsm_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.654ns  (logic 1.008ns (60.962%)  route 0.646ns (39.038%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  fsm_cs[2]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.126     1.654 r  fsm_cs[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.654    p_1_in[2]
                         FDRE                                         r  fsm_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[2]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.633ns  (logic 0.987ns (60.460%)  route 0.646ns (39.540%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  done_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.105     1.633 r  done_i_2/O
                         net (fo=1, unplaced)         0.000     1.633    done_i_2_n_0
                         FDRE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  done_reg/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            fsm_cs_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.633ns  (logic 0.987ns (60.460%)  route 0.646ns (39.540%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  fsm_cs[0]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     1.633 r  fsm_cs[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.633    p_1_in[0]
                         FDSE                                         r  fsm_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            fsm_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.633ns  (logic 0.987ns (60.460%)  route 0.646ns (39.540%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  fsm_cs[1]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.105     1.633 r  fsm_cs[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.633    p_1_in[1]
                         FDRE                                         r  fsm_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            fsm_cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.633ns  (logic 0.987ns (60.460%)  route 0.646ns (39.540%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.646     1.528    vld_IBUF
                                                                      r  fsm_cs[3]_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.105     1.633 r  fsm_cs[3]_i_3/O
                         net (fo=1, unplaced)         0.000     1.633    p_1_in[3]
                         FDRE                                         r  fsm_cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[0]
                         FDRE                                         r  lvl1_1ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C

Slack:                    inf
  Source:                 din[10]
                            (input port)
  Destination:            lvl1_1ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[10] (IN)
                         net (fo=0)                   0.000     0.000    din[10]
                                                                      r  din_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[10]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[10]
                         FDRE                                         r  lvl1_1ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[10]/C

Slack:                    inf
  Source:                 din[11]
                            (input port)
  Destination:            lvl1_1ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[11] (IN)
                         net (fo=0)                   0.000     0.000    din[11]
                                                                      r  din_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[11]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[11]
                         FDRE                                         r  lvl1_1ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[11]/C

Slack:                    inf
  Source:                 din[12]
                            (input port)
  Destination:            lvl1_1ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[12] (IN)
                         net (fo=0)                   0.000     0.000    din[12]
                                                                      r  din_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[12]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[12]
                         FDRE                                         r  lvl1_1ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[12]/C

Slack:                    inf
  Source:                 din[13]
                            (input port)
  Destination:            lvl1_1ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[13] (IN)
                         net (fo=0)                   0.000     0.000    din[13]
                                                                      r  din_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[13]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[13]
                         FDRE                                         r  lvl1_1ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[13]/C

Slack:                    inf
  Source:                 din[14]
                            (input port)
  Destination:            lvl1_1ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[14] (IN)
                         net (fo=0)                   0.000     0.000    din[14]
                                                                      r  din_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[14]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[14]
                         FDRE                                         r  lvl1_1ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[14]/C

Slack:                    inf
  Source:                 din[15]
                            (input port)
  Destination:            lvl1_1ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[15] (IN)
                         net (fo=0)                   0.000     0.000    din[15]
                                                                      r  din_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[15]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[15]
                         FDRE                                         r  lvl1_1ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[15]/C

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            lvl1_1ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
                                                                      r  din_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[1]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[1]
                         FDRE                                         r  lvl1_1ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[1]/C

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            lvl1_1ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
                                                                      r  din_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[2]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[2]
                         FDRE                                         r  lvl1_1ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[2]/C

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            lvl1_1ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
                                                                      r  din_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[3]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[3]
                         FDRE                                         r  lvl1_1ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[3]/C

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            lvl1_1ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
                                                                      r  din_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[4]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[4]
                         FDRE                                         r  lvl1_1ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[4]/C

Slack:                    inf
  Source:                 din[5]
                            (input port)
  Destination:            lvl1_1ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[5] (IN)
                         net (fo=0)                   0.000     0.000    din[5]
                                                                      r  din_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[5]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[5]
                         FDRE                                         r  lvl1_1ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[5]/C

Slack:                    inf
  Source:                 din[6]
                            (input port)
  Destination:            lvl1_1ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[6] (IN)
                         net (fo=0)                   0.000     0.000    din[6]
                                                                      r  din_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[6]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[6]
                         FDRE                                         r  lvl1_1ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[6]/C

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            lvl1_1ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
                                                                      r  din_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[7]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[7]
                         FDRE                                         r  lvl1_1ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[7]/C

Slack:                    inf
  Source:                 din[8]
                            (input port)
  Destination:            lvl1_1ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[8] (IN)
                         net (fo=0)                   0.000     0.000    din[8]
                                                                      r  din_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[8]
                         FDRE                                         r  lvl1_1ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[8]/C

Slack:                    inf
  Source:                 din[9]
                            (input port)
  Destination:            lvl1_1ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.528ns  (logic 0.882ns (57.742%)  route 0.646ns (42.258%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[9] (IN)
                         net (fo=0)                   0.000     0.000    din[9]
                                                                      r  din_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.882     0.882 r  din_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.646     1.528    din_IBUF[9]
                         FDRE                                         r  lvl1_1ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.751     0.751 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.613     1.365    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.077     1.442 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.439     1.881    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl1_1ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[0]
                         FDRE                                         r  lvl1_1ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C

Slack:                    inf
  Source:                 din[10]
                            (input port)
  Destination:            lvl1_1ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[10] (IN)
                         net (fo=0)                   0.000     0.000    din[10]
                                                                      r  din_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[10]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[10]
                         FDRE                                         r  lvl1_1ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[10]/C

Slack:                    inf
  Source:                 din[11]
                            (input port)
  Destination:            lvl1_1ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[11] (IN)
                         net (fo=0)                   0.000     0.000    din[11]
                                                                      r  din_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[11]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[11]
                         FDRE                                         r  lvl1_1ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[11]/C

Slack:                    inf
  Source:                 din[12]
                            (input port)
  Destination:            lvl1_1ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[12] (IN)
                         net (fo=0)                   0.000     0.000    din[12]
                                                                      r  din_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[12]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[12]
                         FDRE                                         r  lvl1_1ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[12]/C

Slack:                    inf
  Source:                 din[13]
                            (input port)
  Destination:            lvl1_1ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[13] (IN)
                         net (fo=0)                   0.000     0.000    din[13]
                                                                      r  din_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[13]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[13]
                         FDRE                                         r  lvl1_1ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[13]/C

Slack:                    inf
  Source:                 din[14]
                            (input port)
  Destination:            lvl1_1ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[14] (IN)
                         net (fo=0)                   0.000     0.000    din[14]
                                                                      r  din_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[14]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[14]
                         FDRE                                         r  lvl1_1ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[14]/C

Slack:                    inf
  Source:                 din[15]
                            (input port)
  Destination:            lvl1_1ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[15] (IN)
                         net (fo=0)                   0.000     0.000    din[15]
                                                                      r  din_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[15]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[15]
                         FDRE                                         r  lvl1_1ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[15]/C

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            lvl1_1ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
                                                                      r  din_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[1]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[1]
                         FDRE                                         r  lvl1_1ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[1]/C

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            lvl1_1ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
                                                                      r  din_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[2]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[2]
                         FDRE                                         r  lvl1_1ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[2]/C

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            lvl1_1ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
                                                                      r  din_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[3]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[3]
                         FDRE                                         r  lvl1_1ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[3]/C

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            lvl1_1ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
                                                                      r  din_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[4]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[4]
                         FDRE                                         r  lvl1_1ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[4]/C

Slack:                    inf
  Source:                 din[5]
                            (input port)
  Destination:            lvl1_1ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[5] (IN)
                         net (fo=0)                   0.000     0.000    din[5]
                                                                      r  din_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[5]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[5]
                         FDRE                                         r  lvl1_1ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[5]/C

Slack:                    inf
  Source:                 din[6]
                            (input port)
  Destination:            lvl1_1ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[6] (IN)
                         net (fo=0)                   0.000     0.000    din[6]
                                                                      r  din_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[6]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[6]
                         FDRE                                         r  lvl1_1ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[6]/C

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            lvl1_1ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
                                                                      r  din_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[7]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[7]
                         FDRE                                         r  lvl1_1ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[7]/C

Slack:                    inf
  Source:                 din[8]
                            (input port)
  Destination:            lvl1_1ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[8] (IN)
                         net (fo=0)                   0.000     0.000    din[8]
                                                                      r  din_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[8]
                         FDRE                                         r  lvl1_1ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[8]/C

Slack:                    inf
  Source:                 din[9]
                            (input port)
  Destination:            lvl1_1ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.499ns  (logic 0.179ns (35.877%)  route 0.320ns (64.123%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[9] (IN)
                         net (fo=0)                   0.000     0.000    din[9]
                                                                      r  din_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[9]
                         FDRE                                         r  lvl1_1ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[9]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  done_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.544 r  done_i_2/O
                         net (fo=1, unplaced)         0.000     0.544    done_i_2_n_0
                         FDRE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  done_reg/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            fsm_cs_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  fsm_cs[0]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     0.544 r  fsm_cs[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in[0]
                         FDSE                                         r  fsm_cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            fsm_cs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  fsm_cs[1]_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.045     0.544 r  fsm_cs[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in[1]
                         FDRE                                         r  fsm_cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            fsm_cs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  fsm_cs[3]_i_3/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.544 r  fsm_cs[3]_i_3/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in[3]
                         FDRE                                         r  fsm_cs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl2_1ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[0]
                                                                      r  lvl2_1ff[0]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.544 r  lvl2_1ff[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl2_1ff1_in[0]
                         FDRE                                         r  lvl2_1ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C

Slack:                    inf
  Source:                 din[10]
                            (input port)
  Destination:            lvl2_1ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[10] (IN)
                         net (fo=0)                   0.000     0.000    din[10]
                                                                      r  din_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[10]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[10]
                                                                      r  lvl2_1ff[10]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.544 r  lvl2_1ff[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl2_1ff1_in[10]
                         FDRE                                         r  lvl2_1ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[10]/C

Slack:                    inf
  Source:                 din[11]
                            (input port)
  Destination:            lvl2_1ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[11] (IN)
                         net (fo=0)                   0.000     0.000    din[11]
                                                                      r  din_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[11]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[11]
                                                                      r  lvl2_1ff[11]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.544 r  lvl2_1ff[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl2_1ff1_in[11]
                         FDRE                                         r  lvl2_1ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[11]/C

Slack:                    inf
  Source:                 din[12]
                            (input port)
  Destination:            lvl2_1ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[12] (IN)
                         net (fo=0)                   0.000     0.000    din[12]
                                                                      r  din_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[12]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[12]
                                                                      r  lvl2_1ff[12]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.544 r  lvl2_1ff[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl2_1ff1_in[12]
                         FDRE                                         r  lvl2_1ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[12]/C

Slack:                    inf
  Source:                 din[13]
                            (input port)
  Destination:            lvl2_1ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[13] (IN)
                         net (fo=0)                   0.000     0.000    din[13]
                                                                      r  din_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[13]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[13]
                                                                      r  lvl2_1ff[13]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.544 r  lvl2_1ff[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl2_1ff1_in[13]
                         FDRE                                         r  lvl2_1ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[13]/C

Slack:                    inf
  Source:                 din[15]
                            (input port)
  Destination:            lvl2_1ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[15] (IN)
                         net (fo=0)                   0.000     0.000    din[15]
                                                                      r  din_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[15]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[15]
                                                                      r  lvl2_1ff[15]_i_2/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.544 r  lvl2_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.000     0.544    lvl2_1ff1_in[15]
                         FDRE                                         r  lvl2_1ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[15]/C

Slack:                    inf
  Source:                 din[6]
                            (input port)
  Destination:            lvl2_1ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[6] (IN)
                         net (fo=0)                   0.000     0.000    din[6]
                                                                      r  din_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[6]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[6]
                                                                      r  lvl2_1ff[6]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.544 r  lvl2_1ff[6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl2_1ff1_in[6]
                         FDRE                                         r  lvl2_1ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[6]/C

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            lvl2_1ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
                                                                      r  din_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[7]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[7]
                                                                      r  lvl2_1ff[7]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.544 r  lvl2_1ff[7]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl2_1ff1_in[7]
                         FDRE                                         r  lvl2_1ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[7]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl3_1ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[0]
                                                                      r  lvl3_1ff[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[0]
                         FDRE                                         r  lvl3_1ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C

Slack:                    inf
  Source:                 din[10]
                            (input port)
  Destination:            lvl3_1ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[10] (IN)
                         net (fo=0)                   0.000     0.000    din[10]
                                                                      r  din_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[10]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[10]
                                                                      r  lvl3_1ff[10]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[10]
                         FDRE                                         r  lvl3_1ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[10]/C

Slack:                    inf
  Source:                 din[11]
                            (input port)
  Destination:            lvl3_1ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[11] (IN)
                         net (fo=0)                   0.000     0.000    din[11]
                                                                      r  din_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[11]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[11]
                                                                      r  lvl3_1ff[11]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[11]
                         FDRE                                         r  lvl3_1ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[11]/C

Slack:                    inf
  Source:                 din[12]
                            (input port)
  Destination:            lvl3_1ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[12] (IN)
                         net (fo=0)                   0.000     0.000    din[12]
                                                                      r  din_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[12]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[12]
                                                                      r  lvl3_1ff[12]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[12]
                         FDRE                                         r  lvl3_1ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[12]/C

Slack:                    inf
  Source:                 din[13]
                            (input port)
  Destination:            lvl3_1ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[13] (IN)
                         net (fo=0)                   0.000     0.000    din[13]
                                                                      r  din_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[13]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[13]
                                                                      r  lvl3_1ff[13]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[13]
                         FDRE                                         r  lvl3_1ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[13]/C

Slack:                    inf
  Source:                 din[14]
                            (input port)
  Destination:            lvl3_1ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[14] (IN)
                         net (fo=0)                   0.000     0.000    din[14]
                                                                      r  din_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[14]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[14]
                                                                      r  lvl3_1ff[14]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[14]
                         FDRE                                         r  lvl3_1ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[14]/C

Slack:                    inf
  Source:                 din[15]
                            (input port)
  Destination:            lvl3_1ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[15] (IN)
                         net (fo=0)                   0.000     0.000    din[15]
                                                                      r  din_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[15]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[15]
                                                                      r  lvl3_1ff[15]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[15]
                         FDRE                                         r  lvl3_1ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[15]/C

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            lvl3_1ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
                                                                      r  din_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[1]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[1]
                                                                      r  lvl3_1ff[1]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[1]
                         FDRE                                         r  lvl3_1ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[1]/C

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            lvl3_1ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
                                                                      r  din_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[2]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[2]
                                                                      r  lvl3_1ff[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[2]
                         FDRE                                         r  lvl3_1ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[2]/C

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            lvl3_1ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
                                                                      r  din_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[3]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[3]
                                                                      r  lvl3_1ff[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[3]
                         FDRE                                         r  lvl3_1ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[3]/C

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            lvl3_1ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
                                                                      r  din_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[4]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[4]
                                                                      r  lvl3_1ff[4]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[4]
                         FDRE                                         r  lvl3_1ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[4]/C

Slack:                    inf
  Source:                 din[5]
                            (input port)
  Destination:            lvl3_1ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[5] (IN)
                         net (fo=0)                   0.000     0.000    din[5]
                                                                      r  din_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[5]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[5]
                                                                      r  lvl3_1ff[5]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[5]
                         FDRE                                         r  lvl3_1ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[5]/C

Slack:                    inf
  Source:                 din[6]
                            (input port)
  Destination:            lvl3_1ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[6] (IN)
                         net (fo=0)                   0.000     0.000    din[6]
                                                                      r  din_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[6]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[6]
                                                                      r  lvl3_1ff[6]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[6]
                         FDRE                                         r  lvl3_1ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[6]/C

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            lvl3_1ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
                                                                      r  din_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[7]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[7]
                                                                      r  lvl3_1ff[7]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[7]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[7]
                         FDRE                                         r  lvl3_1ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[7]/C

Slack:                    inf
  Source:                 din[8]
                            (input port)
  Destination:            lvl3_1ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[8] (IN)
                         net (fo=0)                   0.000     0.000    din[8]
                                                                      r  din_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[8]
                                                                      r  lvl3_1ff[8]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[8]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[8]
                         FDRE                                         r  lvl3_1ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[8]/C

Slack:                    inf
  Source:                 din[9]
                            (input port)
  Destination:            lvl3_1ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[9] (IN)
                         net (fo=0)                   0.000     0.000    din[9]
                                                                      r  din_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[9]
                                                                      r  lvl3_1ff[9]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.544 r  lvl3_1ff[9]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    lvl3_1ff1_in[9]
                         FDRE                                         r  lvl3_1ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[9]/C

Slack:                    inf
  Source:                 din[0]
                            (input port)
  Destination:            lvl4_1ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[0] (IN)
                         net (fo=0)                   0.000     0.000    din[0]
                                                                      r  din_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[0]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[0]
                                                                      r  lvl4_1ff[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[0]
                         FDRE                                         r  lvl4_1ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[0]/C

Slack:                    inf
  Source:                 din[10]
                            (input port)
  Destination:            lvl4_1ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[10] (IN)
                         net (fo=0)                   0.000     0.000    din[10]
                                                                      r  din_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[10]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[10]
                                                                      r  lvl4_1ff[10]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[10]
                         FDRE                                         r  lvl4_1ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[10]/C

Slack:                    inf
  Source:                 din[11]
                            (input port)
  Destination:            lvl4_1ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[11] (IN)
                         net (fo=0)                   0.000     0.000    din[11]
                                                                      r  din_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[11]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[11]
                                                                      r  lvl4_1ff[11]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[11]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[11]
                         FDRE                                         r  lvl4_1ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[11]/C

Slack:                    inf
  Source:                 din[12]
                            (input port)
  Destination:            lvl4_1ff_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[12] (IN)
                         net (fo=0)                   0.000     0.000    din[12]
                                                                      r  din_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[12]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[12]
                                                                      r  lvl4_1ff[12]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[12]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[12]
                         FDRE                                         r  lvl4_1ff_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[12]/C

Slack:                    inf
  Source:                 din[13]
                            (input port)
  Destination:            lvl4_1ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[13] (IN)
                         net (fo=0)                   0.000     0.000    din[13]
                                                                      r  din_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[13]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[13]
                                                                      r  lvl4_1ff[13]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[13]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[13]
                         FDRE                                         r  lvl4_1ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[13]/C

Slack:                    inf
  Source:                 din[14]
                            (input port)
  Destination:            lvl4_1ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[14] (IN)
                         net (fo=0)                   0.000     0.000    din[14]
                                                                      r  din_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[14]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[14]
                                                                      r  lvl4_1ff[14]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[14]
                         FDRE                                         r  lvl4_1ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[14]/C

Slack:                    inf
  Source:                 din[15]
                            (input port)
  Destination:            lvl4_1ff_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[15] (IN)
                         net (fo=0)                   0.000     0.000    din[15]
                                                                      r  din_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[15]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[15]
                                                                      r  lvl4_1ff[15]_i_2/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[15]
                         FDRE                                         r  lvl4_1ff_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[15]/C

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            lvl4_1ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
                                                                      r  din_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[1]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[1]
                                                                      r  lvl4_1ff[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[1]
                         FDRE                                         r  lvl4_1ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[1]/C

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            lvl4_1ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
                                                                      r  din_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[2]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[2]
                                                                      r  lvl4_1ff[2]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[2]
                         FDRE                                         r  lvl4_1ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[2]/C

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            lvl4_1ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
                                                                      r  din_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[3]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[3]
                                                                      r  lvl4_1ff[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[3]
                         FDRE                                         r  lvl4_1ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[3]/C

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            lvl4_1ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
                                                                      r  din_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[4]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[4]
                                                                      r  lvl4_1ff[4]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[4]
                         FDRE                                         r  lvl4_1ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[4]/C

Slack:                    inf
  Source:                 din[5]
                            (input port)
  Destination:            lvl4_1ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[5] (IN)
                         net (fo=0)                   0.000     0.000    din[5]
                                                                      r  din_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[5]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[5]
                                                                      r  lvl4_1ff[5]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[5]
                         FDRE                                         r  lvl4_1ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[5]/C

Slack:                    inf
  Source:                 din[6]
                            (input port)
  Destination:            lvl4_1ff_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[6] (IN)
                         net (fo=0)                   0.000     0.000    din[6]
                                                                      r  din_IBUF[6]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[6]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[6]
                                                                      r  lvl4_1ff[6]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[6]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[6]
                         FDRE                                         r  lvl4_1ff_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[6]/C

Slack:                    inf
  Source:                 din[7]
                            (input port)
  Destination:            lvl4_1ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[7] (IN)
                         net (fo=0)                   0.000     0.000    din[7]
                                                                      r  din_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[7]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[7]
                                                                      r  lvl4_1ff[7]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[7]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[7]
                         FDRE                                         r  lvl4_1ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[7]/C

Slack:                    inf
  Source:                 din[8]
                            (input port)
  Destination:            lvl4_1ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[8] (IN)
                         net (fo=0)                   0.000     0.000    din[8]
                                                                      r  din_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[8]
                                                                      r  lvl4_1ff[8]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[8]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[8]
                         FDRE                                         r  lvl4_1ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[8]/C

Slack:                    inf
  Source:                 din[9]
                            (input port)
  Destination:            lvl4_1ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.544ns  (logic 0.224ns (41.178%)  route 0.320ns (58.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[9] (IN)
                         net (fo=0)                   0.000     0.000    din[9]
                                                                      r  din_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[9]
                                                                      r  lvl4_1ff[9]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.544 r  lvl4_1ff[9]_i_1/O
                         net (fo=1, unplaced)         0.000     0.544    p_1_in__0[9]
                         FDRE                                         r  lvl4_1ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[9]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            fsm_cs_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.225ns (41.286%)  route 0.320ns (58.714%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  fsm_cs[2]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.046     0.545 r  fsm_cs[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.545    p_1_in[2]
                         FDRE                                         r  fsm_cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[2]/C

Slack:                    inf
  Source:                 din[14]
                            (input port)
  Destination:            lvl2_1ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.225ns (41.286%)  route 0.320ns (58.714%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[14] (IN)
                         net (fo=0)                   0.000     0.000    din[14]
                                                                      r  din_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[14]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[14]
                                                                      r  lvl2_1ff[14]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.046     0.545 r  lvl2_1ff[14]_i_1/O
                         net (fo=1, unplaced)         0.000     0.545    lvl2_1ff1_in[14]
                         FDRE                                         r  lvl2_1ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[14]/C

Slack:                    inf
  Source:                 din[1]
                            (input port)
  Destination:            lvl2_1ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.225ns (41.286%)  route 0.320ns (58.714%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[1] (IN)
                         net (fo=0)                   0.000     0.000    din[1]
                                                                      r  din_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[1]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[1]
                                                                      r  lvl2_1ff[1]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.046     0.545 r  lvl2_1ff[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.545    lvl2_1ff1_in[1]
                         FDRE                                         r  lvl2_1ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[1]/C

Slack:                    inf
  Source:                 din[2]
                            (input port)
  Destination:            lvl2_1ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.225ns (41.286%)  route 0.320ns (58.714%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[2] (IN)
                         net (fo=0)                   0.000     0.000    din[2]
                                                                      r  din_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[2]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[2]
                                                                      r  lvl2_1ff[2]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.046     0.545 r  lvl2_1ff[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.545    lvl2_1ff1_in[2]
                         FDRE                                         r  lvl2_1ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[2]/C

Slack:                    inf
  Source:                 din[3]
                            (input port)
  Destination:            lvl2_1ff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.225ns (41.286%)  route 0.320ns (58.714%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[3] (IN)
                         net (fo=0)                   0.000     0.000    din[3]
                                                                      r  din_IBUF[3]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[3]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[3]
                                                                      r  lvl2_1ff[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.046     0.545 r  lvl2_1ff[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.545    lvl2_1ff1_in[3]
                         FDRE                                         r  lvl2_1ff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[3]/C

Slack:                    inf
  Source:                 din[4]
                            (input port)
  Destination:            lvl2_1ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.225ns (41.286%)  route 0.320ns (58.714%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[4] (IN)
                         net (fo=0)                   0.000     0.000    din[4]
                                                                      r  din_IBUF[4]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[4]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[4]
                                                                      r  lvl2_1ff[4]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.046     0.545 r  lvl2_1ff[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.545    lvl2_1ff1_in[4]
                         FDRE                                         r  lvl2_1ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[4]/C

Slack:                    inf
  Source:                 din[5]
                            (input port)
  Destination:            lvl2_1ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.225ns (41.286%)  route 0.320ns (58.714%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[5] (IN)
                         net (fo=0)                   0.000     0.000    din[5]
                                                                      r  din_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[5]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[5]
                                                                      r  lvl2_1ff[5]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.046     0.545 r  lvl2_1ff[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.545    lvl2_1ff1_in[5]
                         FDRE                                         r  lvl2_1ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[5]/C

Slack:                    inf
  Source:                 din[8]
                            (input port)
  Destination:            lvl2_1ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.225ns (41.286%)  route 0.320ns (58.714%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[8] (IN)
                         net (fo=0)                   0.000     0.000    din[8]
                                                                      r  din_IBUF[8]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[8]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[8]
                                                                      r  lvl2_1ff[8]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.046     0.545 r  lvl2_1ff[8]_i_1/O
                         net (fo=1, unplaced)         0.000     0.545    lvl2_1ff1_in[8]
                         FDRE                                         r  lvl2_1ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[8]/C

Slack:                    inf
  Source:                 din[9]
                            (input port)
  Destination:            lvl2_1ff_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.545ns  (logic 0.225ns (41.286%)  route 0.320ns (58.714%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  din[9] (IN)
                         net (fo=0)                   0.000     0.000    din[9]
                                                                      r  din_IBUF[9]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  din_IBUF[9]_inst/O
                         net (fo=10, unplaced)        0.320     0.499    din_IBUF[9]
                                                                      r  lvl2_1ff[9]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.046     0.545 r  lvl2_1ff[9]_i_1/O
                         net (fo=1, unplaced)         0.000     0.545    lvl2_1ff1_in[9]
                         FDRE                                         r  lvl2_1ff_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[9]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[0]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[10]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[11]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[12]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[13]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[14]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[15]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[1]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[2]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[3]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[4]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[5]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[6]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[7]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[8]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl4_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.224ns (29.781%)  route 0.528ns (70.219%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl4_1ff[15]_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.544 r  lvl4_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.753    lvl4_1ff
                         FDRE                                         r  lvl4_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_cs_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDSE                                         r  fsm_cs_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDSE                                         r  fsm_cs_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_cs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  fsm_cs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_cs_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  fsm_cs_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            fsm_cs_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  fsm_cs_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  fsm_cs_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl1_1ff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl1_1ff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl2_1ff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl2_1ff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl3_1ff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl3_1ff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[9]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[10]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[11]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            lvl4_1ff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.908ns  (logic 0.224ns (24.676%)  route 0.684ns (75.324%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
                                                                      f  rst_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 f  rst_IBUF_inst/O
                         net (fo=1, unplaced)         0.320     0.499    rst_IBUF
                                                                      f  fsm_cs[3]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.045     0.544 r  fsm_cs[3]_i_1/O
                         net (fo=69, unplaced)        0.364     0.908    fsm_cs[3]_i_1_n_0
                         FDRE                                         r  lvl4_1ff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl4_1ff_reg[9]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[0]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[10]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[11]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[12]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[13]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[14]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[15]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[1]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[2]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[3]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[4]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[5]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[6]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[7]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[8]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl1_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.961ns  (logic 0.270ns (28.102%)  route 0.691ns (71.898%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl1_1ff[15]_i_2/I0
                         LUT2 (Prop_lut2_I0_O)        0.046     0.545 r  lvl1_1ff[15]_i_2/O
                         net (fo=1, unplaced)         0.163     0.708    lvl1_1ff[15]_i_2_n_0
                                                                      r  lvl1_1ff[15]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.753 r  lvl1_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.961    lvl1_1ff
                         FDRE                                         r  lvl1_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl1_1ff_reg[9]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[0]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[10]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[11]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[12]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[13]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[14]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[15]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[1]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[2]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[3]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[4]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[5]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[6]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[7]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[8]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl2_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl2_1ff[15]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.045     0.544 f  lvl2_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl2_1ff[15]_i_3_n_0
                                                                      f  lvl2_1ff[15]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.761 r  lvl2_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl2_1ff
                         FDRE                                         r  lvl2_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl2_1ff_reg[9]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[0]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[10]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[11]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[12]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[13]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[14]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[15]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[1]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[2]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[3]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[4]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[5]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[6]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[7]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[8]/C

Slack:                    inf
  Source:                 vld
                            (input port)
  Destination:            lvl3_1ff_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.970ns  (logic 0.269ns (27.755%)  route 0.701ns (72.245%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  vld (IN)
                         net (fo=0)                   0.000     0.000    vld
                                                                      r  vld_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.179     0.179 r  vld_IBUF_inst/O
                         net (fo=10, unplaced)        0.320     0.499    vld_IBUF
                                                                      r  lvl3_1ff[15]_i_3/I5
                         LUT6 (Prop_lut6_I5_O)        0.045     0.544 r  lvl3_1ff[15]_i_3/O
                         net (fo=1, unplaced)         0.172     0.716    lvl3_1ff[15]_i_3_n_0
                                                                      r  lvl3_1ff[15]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.045     0.761 r  lvl3_1ff[15]_i_1/O
                         net (fo=16, unplaced)        0.208     0.970    lvl3_1ff
                         FDRE                                         r  lvl3_1ff_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
                                                                      r  clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.368     0.368 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.705    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.734 r  clk_IBUF_BUFG_inst/O
                         net (fo=69, unplaced)        0.259     0.993    clk_IBUF_BUFG
                         FDRE                                         r  lvl3_1ff_reg[9]/C





