{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1577113070416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1577113070424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 11:57:50 2019 " "Processing started: Mon Dec 23 11:57:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1577113070424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1577113070424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cofredigital -c cofredigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off cofredigital -c cofredigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1577113070424 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1577113071432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cofredigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cofredigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cofredigital-arquiteturacofre " "Found design unit 1: cofredigital-arquiteturacofre" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577113072296 ""} { "Info" "ISGN_ENTITY_NAME" "1 cofredigital " "Found entity 1: cofredigital" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577113072296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577113072296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock/clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavioral " "Found design unit 1: clock-behavioral" {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/Clock/clock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577113072307 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "Clock/clock.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/Clock/clock.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577113072307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577113072307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vetor display/displaycvector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vetor display/displaycvector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displaycvector-arquitetura " "Found design unit 1: displaycvector-arquitetura" {  } { { "Vetor Display/displaycvector.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/Vetor Display/displaycvector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577113072312 ""} { "Info" "ISGN_ENTITY_NAME" "1 displaycvector " "Found entity 1: displaycvector" {  } { { "Vetor Display/displaycvector.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/Vetor Display/displaycvector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1577113072312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1577113072312 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cofredigital " "Elaborating entity \"cofredigital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1577113072384 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 cofredigital.vhd(14) " "VHDL Signal Declaration warning at cofredigital.vhd(14): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1577113072393 "|cofredigital"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 cofredigital.vhd(14) " "VHDL Signal Declaration warning at cofredigital.vhd(14): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1577113072393 "|cofredigital"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX2 cofredigital.vhd(14) " "VHDL Signal Declaration warning at cofredigital.vhd(14): used implicit default value for signal \"HEX2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1577113072393 "|cofredigital"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1577113072869 "|cofredigital|HEX2[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1577113072869 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1577113073059 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577113073059 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch2 " "No output dependent on input pin \"ch2\"" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577113073114 "|cofredigital|ch2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch3 " "No output dependent on input pin \"ch3\"" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577113073114 "|cofredigital|ch3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ch4 " "No output dependent on input pin \"ch4\"" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577113073114 "|cofredigital|ch4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577113073114 "|cofredigital|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "cofredigital.vhd" "" { Text "C:/Users/nicol/Documents/codigos/Projeto De FPGA - Cofre Digital com Combinação/cofredigital.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1577113073114 "|cofredigital|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1577113073114 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1577113073114 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1577113073114 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1577113073114 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1577113073150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 23 11:57:53 2019 " "Processing ended: Mon Dec 23 11:57:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1577113073150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1577113073150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1577113073150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1577113073150 ""}
