
IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (17 9)  (131 537)  (131 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 2)  (185 531)  (185 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (1 3)  (205 530)  (205 530)  Enable bit of Mux _out_links/OutMux6_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_0
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (16 8)  (184 536)  (184 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (17 9)  (185 537)  (185 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (5 3)  (251 530)  (251 530)  routing T_5_33.span4_vert_18 <X> T_5_33.lc_trk_g0_2
 (6 3)  (252 530)  (252 530)  routing T_5_33.span4_vert_18 <X> T_5_33.lc_trk_g0_2
 (7 3)  (253 530)  (253 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (16 4)  (238 532)  (238 532)  IOB_0 IO Functioning bit
 (12 5)  (268 533)  (268 533)  routing T_5_33.lc_trk_g0_2 <X> T_5_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0



IO_Tile_6_33

 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (16 8)  (292 536)  (292 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (3 6)  (369 535)  (369 535)  IO control bit: BIOUP_IE_1

 (16 8)  (346 536)  (346 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit


IO_Tile_8_33

 (14 1)  (432 529)  (432 529)  routing T_8_33.span4_horz_l_12 <X> T_8_33.span4_horz_r_0
 (0 2)  (419 531)  (419 531)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (17 2)  (401 531)  (401 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (3 9)  (423 537)  (423 537)  IO control bit: BIOUP_IE_0



IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (14 1)  (582 529)  (582 529)  routing T_11_33.span4_horz_l_12 <X> T_11_33.span4_horz_r_0
 (3 6)  (573 535)  (573 535)  IO control bit: BIOUP_IE_1

 (16 8)  (550 536)  (550 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (551 541)  (551 541)  IOB_1 IO Functioning bit


IO_Tile_12_33

 (14 1)  (636 529)  (636 529)  routing T_12_33.span4_horz_l_12 <X> T_12_33.span4_horz_r_0


IO_Tile_15_33

 (14 0)  (798 528)  (798 528)  routing T_15_33.span4_horz_l_12 <X> T_15_33.span4_vert_1


IO_Tile_16_33

 (14 1)  (852 529)  (852 529)  routing T_16_33.span4_horz_l_12 <X> T_16_33.span4_horz_r_0
 (14 4)  (852 532)  (852 532)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_gbuf/in
 (15 4)  (853 532)  (853 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (852 533)  (852 533)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_gbuf/in
 (15 5)  (853 533)  (853 533)  routing T_16_33.lc_trk_g1_6 <X> T_16_33.wire_gbuf/in
 (6 15)  (834 542)  (834 542)  routing T_16_33.span12_vert_14 <X> T_16_33.lc_trk_g1_6
 (7 15)  (835 542)  (835 542)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_14 lc_trk_g1_6


IO_Tile_17_33

 (15 4)  (911 532)  (911 532)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (910 533)  (910 533)  routing T_17_33.lc_trk_g1_4 <X> T_17_33.wire_gbuf/in
 (15 5)  (911 533)  (911 533)  routing T_17_33.lc_trk_g1_4 <X> T_17_33.wire_gbuf/in
 (4 13)  (890 541)  (890 541)  routing T_17_33.span4_horz_r_4 <X> T_17_33.lc_trk_g1_4
 (5 13)  (891 541)  (891 541)  routing T_17_33.span4_horz_r_4 <X> T_17_33.lc_trk_g1_4
 (7 13)  (893 541)  (893 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (4 2)  (1418 531)  (1418 531)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (4 3)  (1418 530)  (1418 530)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (6 3)  (1420 530)  (1420 530)  routing T_27_33.span4_vert_10 <X> T_27_33.lc_trk_g0_2
 (7 3)  (1421 530)  (1421 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g0_2 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0



IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (4 10)  (1472 539)  (1472 539)  routing T_28_33.span12_vert_2 <X> T_28_33.lc_trk_g1_2
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_2 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (4 11)  (1472 538)  (1472 538)  routing T_28_33.span12_vert_2 <X> T_28_33.lc_trk_g1_2
 (5 11)  (1473 538)  (1473 538)  routing T_28_33.span12_vert_2 <X> T_28_33.lc_trk_g1_2
 (7 11)  (1475 538)  (1475 538)  Enable bit of Mux _local_links/g1_mux_2 => span12_vert_2 lc_trk_g1_2
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_2 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (16 14)  (1460 543)  (1460 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (4 4)  (1526 532)  (1526 532)  routing T_29_33.span4_vert_4 <X> T_29_33.lc_trk_g0_4
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g0_4 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1514 532)  (1514 532)  IOB_0 IO Functioning bit
 (6 5)  (1528 533)  (1528 533)  routing T_29_33.span4_vert_4 <X> T_29_33.lc_trk_g0_4
 (7 5)  (1529 533)  (1529 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_4 lc_trk_g0_4
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0



IO_Tile_31_33

 (5 0)  (1635 528)  (1635 528)  routing T_31_33.span4_vert_41 <X> T_31_33.lc_trk_g0_1
 (6 0)  (1636 528)  (1636 528)  routing T_31_33.span4_vert_41 <X> T_31_33.lc_trk_g0_1
 (7 0)  (1637 528)  (1637 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_41 lc_trk_g0_1
 (8 0)  (1638 528)  (1638 528)  routing T_31_33.span4_vert_41 <X> T_31_33.lc_trk_g0_1
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (8 1)  (1638 529)  (1638 529)  routing T_31_33.span4_vert_41 <X> T_31_33.lc_trk_g0_1
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (16 14)  (1622 543)  (1622 543)  IOB_1 IO Functioning bit


LogicTile_23_32

 (3 12)  (1201 524)  (1201 524)  routing T_23_32.sp12_v_b_1 <X> T_23_32.sp12_h_r_1
 (3 13)  (1201 525)  (1201 525)  routing T_23_32.sp12_v_b_1 <X> T_23_32.sp12_h_r_1


LogicTile_28_32

 (1 3)  (1457 515)  (1457 515)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_31_32

 (8 7)  (1626 519)  (1626 519)  routing T_31_32.sp4_h_l_41 <X> T_31_32.sp4_v_t_41


LogicTile_4_31

 (3 0)  (183 496)  (183 496)  routing T_4_31.sp12_v_t_23 <X> T_4_31.sp12_v_b_0


LogicTile_6_31

 (3 0)  (291 496)  (291 496)  routing T_6_31.sp12_v_t_23 <X> T_6_31.sp12_v_b_0


LogicTile_7_31

 (3 0)  (345 496)  (345 496)  routing T_7_31.sp12_v_t_23 <X> T_7_31.sp12_v_b_0


LogicTile_11_31

 (3 0)  (549 496)  (549 496)  routing T_11_31.sp12_v_t_23 <X> T_11_31.sp12_v_b_0


LogicTile_31_31

 (5 4)  (1623 500)  (1623 500)  routing T_31_31.sp4_v_b_9 <X> T_31_31.sp4_h_r_3
 (4 5)  (1622 501)  (1622 501)  routing T_31_31.sp4_v_b_9 <X> T_31_31.sp4_h_r_3
 (6 5)  (1624 501)  (1624 501)  routing T_31_31.sp4_v_b_9 <X> T_31_31.sp4_h_r_3


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 500)  (1742 500)  IOB_0 IO Functioning bit
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g0_6 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (4 6)  (1730 502)  (1730 502)  routing T_33_31.span4_horz_14 <X> T_33_31.lc_trk_g0_6
 (4 7)  (1730 503)  (1730 503)  routing T_33_31.span4_horz_14 <X> T_33_31.lc_trk_g0_6
 (6 7)  (1732 503)  (1732 503)  routing T_33_31.span4_horz_14 <X> T_33_31.lc_trk_g0_6
 (7 7)  (1733 503)  (1733 503)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_14 lc_trk_g0_6


IO_Tile_0_30

 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 488)  (1 488)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit


LogicTile_2_30

 (3 5)  (75 485)  (75 485)  routing T_2_30.sp12_h_l_23 <X> T_2_30.sp12_h_r_0


LogicTile_4_30

 (3 5)  (183 485)  (183 485)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_h_r_0


LogicTile_5_30

 (8 11)  (242 491)  (242 491)  routing T_5_30.sp4_h_r_1 <X> T_5_30.sp4_v_t_42
 (9 11)  (243 491)  (243 491)  routing T_5_30.sp4_h_r_1 <X> T_5_30.sp4_v_t_42
 (10 11)  (244 491)  (244 491)  routing T_5_30.sp4_h_r_1 <X> T_5_30.sp4_v_t_42


LogicTile_9_30

 (9 2)  (447 482)  (447 482)  routing T_9_30.sp4_v_b_1 <X> T_9_30.sp4_h_l_36


LogicTile_12_30

 (3 1)  (603 481)  (603 481)  routing T_12_30.sp12_h_l_23 <X> T_12_30.sp12_v_b_0


LogicTile_14_30

 (3 1)  (711 481)  (711 481)  routing T_14_30.sp12_h_l_23 <X> T_14_30.sp12_v_b_0


LogicTile_16_30

 (3 1)  (819 481)  (819 481)  routing T_16_30.sp12_h_l_23 <X> T_16_30.sp12_v_b_0


LogicTile_24_30

 (3 0)  (1255 480)  (1255 480)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0
 (3 1)  (1255 481)  (1255 481)  routing T_24_30.sp12_h_r_0 <X> T_24_30.sp12_v_b_0


LogicTile_28_30

 (3 0)  (1459 480)  (1459 480)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0
 (3 1)  (1459 481)  (1459 481)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_v_b_0


LogicTile_30_30

 (3 0)  (1567 480)  (1567 480)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0
 (3 1)  (1567 481)  (1567 481)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_v_b_0


LogicTile_31_30

 (19 9)  (1637 489)  (1637 489)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


IO_Tile_33_30

 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (17 5)  (1743 485)  (1743 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit


LogicTile_9_29

 (19 1)  (457 465)  (457 465)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_14_29

 (3 0)  (711 464)  (711 464)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0
 (3 1)  (711 465)  (711 465)  routing T_14_29.sp12_h_r_0 <X> T_14_29.sp12_v_b_0


LogicTile_15_29

 (9 1)  (771 465)  (771 465)  routing T_15_29.sp4_v_t_36 <X> T_15_29.sp4_v_b_1


LogicTile_21_29

 (3 12)  (1093 476)  (1093 476)  routing T_21_29.sp12_v_b_1 <X> T_21_29.sp12_h_r_1
 (3 13)  (1093 477)  (1093 477)  routing T_21_29.sp12_v_b_1 <X> T_21_29.sp12_h_r_1


LogicTile_26_29

 (3 2)  (1351 466)  (1351 466)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23
 (1 3)  (1349 467)  (1349 467)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4
 (3 3)  (1351 467)  (1351 467)  routing T_26_29.sp12_h_r_0 <X> T_26_29.sp12_h_l_23


LogicTile_27_29

 (9 15)  (1411 479)  (1411 479)  routing T_27_29.sp4_v_b_2 <X> T_27_29.sp4_v_t_47
 (10 15)  (1412 479)  (1412 479)  routing T_27_29.sp4_v_b_2 <X> T_27_29.sp4_v_t_47


LogicTile_29_29

 (8 7)  (1518 471)  (1518 471)  routing T_29_29.sp4_h_l_41 <X> T_29_29.sp4_v_t_41


IO_Tile_33_29

 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 473)  (1743 473)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit


LogicTile_16_28

 (3 14)  (819 462)  (819 462)  routing T_16_28.sp12_v_b_1 <X> T_16_28.sp12_v_t_22


IO_Tile_0_27

 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (6 6)  (11 438)  (11 438)  routing T_0_27.span4_horz_7 <X> T_0_27.lc_trk_g0_7
 (7 6)  (10 438)  (10 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
 (8 6)  (9 438)  (9 438)  routing T_0_27.span4_horz_7 <X> T_0_27.lc_trk_g0_7
 (6 8)  (11 440)  (11 440)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_9 lc_trk_g1_1
 (8 8)  (9 440)  (9 440)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (8 9)  (9 441)  (9 441)  routing T_0_27.span4_horz_9 <X> T_0_27.lc_trk_g1_1
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 442)  (4 442)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 443)  (5 443)  routing T_0_27.lc_trk_g0_7 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_3_27

 (3 0)  (129 432)  (129 432)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_v_b_0
 (3 4)  (129 436)  (129 436)  routing T_3_27.sp12_v_t_23 <X> T_3_27.sp12_h_r_0


LogicTile_4_27

 (3 1)  (183 433)  (183 433)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_v_b_0
 (3 4)  (183 436)  (183 436)  routing T_4_27.sp12_v_t_23 <X> T_4_27.sp12_h_r_0
 (8 10)  (188 442)  (188 442)  routing T_4_27.sp4_h_r_7 <X> T_4_27.sp4_h_l_42
 (4 15)  (184 447)  (184 447)  routing T_4_27.sp4_v_b_4 <X> T_4_27.sp4_h_l_44


RAM_Tile_8_27

 (10 10)  (406 442)  (406 442)  routing T_8_27.sp4_v_b_2 <X> T_8_27.sp4_h_l_42


LogicTile_11_27

 (2 8)  (548 440)  (548 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_14_27

 (4 12)  (712 444)  (712 444)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_v_b_9
 (5 13)  (713 445)  (713 445)  routing T_14_27.sp4_h_l_44 <X> T_14_27.sp4_v_b_9


LogicTile_16_27

 (3 1)  (819 433)  (819 433)  routing T_16_27.sp12_h_l_23 <X> T_16_27.sp12_v_b_0


LogicTile_18_27

 (3 0)  (931 432)  (931 432)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0
 (3 1)  (931 433)  (931 433)  routing T_18_27.sp12_h_r_0 <X> T_18_27.sp12_v_b_0


LogicTile_30_27

 (3 2)  (1567 434)  (1567 434)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23
 (3 3)  (1567 435)  (1567 435)  routing T_30_27.sp12_h_r_0 <X> T_30_27.sp12_h_l_23


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 438)  (1729 438)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 441)  (1742 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit


RAM_Tile_8_26

 (19 2)  (415 418)  (415 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_t_2


LogicTile_14_26

 (22 4)  (730 420)  (730 420)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (731 420)  (731 420)  routing T_14_26.sp4_v_b_19 <X> T_14_26.lc_trk_g1_3
 (24 4)  (732 420)  (732 420)  routing T_14_26.sp4_v_b_19 <X> T_14_26.lc_trk_g1_3
 (26 6)  (734 422)  (734 422)  routing T_14_26.lc_trk_g1_4 <X> T_14_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 422)  (736 422)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 422)  (737 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 422)  (738 422)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 422)  (740 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 422)  (742 422)  routing T_14_26.lc_trk_g1_3 <X> T_14_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 422)  (744 422)  LC_3 Logic Functioning bit
 (38 6)  (746 422)  (746 422)  LC_3 Logic Functioning bit
 (40 6)  (748 422)  (748 422)  LC_3 Logic Functioning bit
 (42 6)  (750 422)  (750 422)  LC_3 Logic Functioning bit
 (47 6)  (755 422)  (755 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (15 7)  (723 423)  (723 423)  routing T_14_26.sp4_v_t_9 <X> T_14_26.lc_trk_g1_4
 (16 7)  (724 423)  (724 423)  routing T_14_26.sp4_v_t_9 <X> T_14_26.lc_trk_g1_4
 (17 7)  (725 423)  (725 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (735 423)  (735 423)  routing T_14_26.lc_trk_g1_4 <X> T_14_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 423)  (737 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 423)  (739 423)  routing T_14_26.lc_trk_g1_3 <X> T_14_26.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 423)  (744 423)  LC_3 Logic Functioning bit
 (38 7)  (746 423)  (746 423)  LC_3 Logic Functioning bit
 (41 7)  (749 423)  (749 423)  LC_3 Logic Functioning bit
 (43 7)  (751 423)  (751 423)  LC_3 Logic Functioning bit
 (14 11)  (722 427)  (722 427)  routing T_14_26.sp4_r_v_b_36 <X> T_14_26.lc_trk_g2_4
 (17 11)  (725 427)  (725 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4


LogicTile_19_26

 (3 13)  (985 429)  (985 429)  routing T_19_26.sp12_h_l_22 <X> T_19_26.sp12_h_r_1


LogicTile_31_26

 (3 15)  (1621 431)  (1621 431)  routing T_31_26.sp12_h_l_22 <X> T_31_26.sp12_v_t_22


IO_Tile_0_25

 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 408)  (1 408)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (3 1)  (75 401)  (75 401)  routing T_2_25.sp12_h_l_23 <X> T_2_25.sp12_v_b_0


LogicTile_3_25



LogicTile_4_25

 (3 4)  (183 404)  (183 404)  routing T_4_25.sp12_v_t_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25



LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (3 0)  (399 400)  (399 400)  routing T_8_25.sp12_v_t_23 <X> T_8_25.sp12_v_b_0
 (2 8)  (398 408)  (398 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_9_25



LogicTile_10_25

 (2 12)  (494 412)  (494 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_25

 (6 13)  (552 413)  (552 413)  routing T_11_25.sp4_h_l_44 <X> T_11_25.sp4_h_r_9


LogicTile_12_25



LogicTile_13_25

 (11 4)  (665 404)  (665 404)  routing T_13_25.sp4_h_l_46 <X> T_13_25.sp4_v_b_5
 (13 4)  (667 404)  (667 404)  routing T_13_25.sp4_h_l_46 <X> T_13_25.sp4_v_b_5
 (12 5)  (666 405)  (666 405)  routing T_13_25.sp4_h_l_46 <X> T_13_25.sp4_v_b_5


LogicTile_14_25



LogicTile_15_25

 (4 4)  (766 404)  (766 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (6 4)  (768 404)  (768 404)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3
 (5 5)  (767 405)  (767 405)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_b_3


LogicTile_16_25

 (3 1)  (819 401)  (819 401)  routing T_16_25.sp12_h_l_23 <X> T_16_25.sp12_v_b_0
 (26 2)  (842 402)  (842 402)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 402)  (843 402)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 402)  (844 402)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 402)  (845 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 402)  (848 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 402)  (849 402)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 402)  (850 402)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (37 2)  (853 402)  (853 402)  LC_1 Logic Functioning bit
 (39 2)  (855 402)  (855 402)  LC_1 Logic Functioning bit
 (40 2)  (856 402)  (856 402)  LC_1 Logic Functioning bit
 (42 2)  (858 402)  (858 402)  LC_1 Logic Functioning bit
 (52 2)  (868 402)  (868 402)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (843 403)  (843 403)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 403)  (844 403)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 403)  (845 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 403)  (847 403)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 403)  (852 403)  LC_1 Logic Functioning bit
 (37 3)  (853 403)  (853 403)  LC_1 Logic Functioning bit
 (38 3)  (854 403)  (854 403)  LC_1 Logic Functioning bit
 (39 3)  (855 403)  (855 403)  LC_1 Logic Functioning bit
 (41 3)  (857 403)  (857 403)  LC_1 Logic Functioning bit
 (43 3)  (859 403)  (859 403)  LC_1 Logic Functioning bit
 (31 8)  (847 408)  (847 408)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 408)  (848 408)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 408)  (849 408)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 408)  (850 408)  routing T_16_25.lc_trk_g3_4 <X> T_16_25.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 408)  (852 408)  LC_4 Logic Functioning bit
 (40 8)  (856 408)  (856 408)  LC_4 Logic Functioning bit
 (41 8)  (857 408)  (857 408)  LC_4 Logic Functioning bit
 (42 8)  (858 408)  (858 408)  LC_4 Logic Functioning bit
 (43 8)  (859 408)  (859 408)  LC_4 Logic Functioning bit
 (47 8)  (863 408)  (863 408)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (27 9)  (843 409)  (843 409)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 409)  (844 409)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 409)  (845 409)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (848 409)  (848 409)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (849 409)  (849 409)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.input_2_4
 (34 9)  (850 409)  (850 409)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.input_2_4
 (35 9)  (851 409)  (851 409)  routing T_16_25.lc_trk_g3_3 <X> T_16_25.input_2_4
 (37 9)  (853 409)  (853 409)  LC_4 Logic Functioning bit
 (40 9)  (856 409)  (856 409)  LC_4 Logic Functioning bit
 (41 9)  (857 409)  (857 409)  LC_4 Logic Functioning bit
 (42 9)  (858 409)  (858 409)  LC_4 Logic Functioning bit
 (43 9)  (859 409)  (859 409)  LC_4 Logic Functioning bit
 (17 12)  (833 412)  (833 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (838 412)  (838 412)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (839 412)  (839 412)  routing T_16_25.sp12_v_b_11 <X> T_16_25.lc_trk_g3_3
 (14 15)  (830 415)  (830 415)  routing T_16_25.sp12_v_b_20 <X> T_16_25.lc_trk_g3_4
 (16 15)  (832 415)  (832 415)  routing T_16_25.sp12_v_b_20 <X> T_16_25.lc_trk_g3_4
 (17 15)  (833 415)  (833 415)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25

 (2 8)  (1254 408)  (1254 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25

 (11 2)  (1413 402)  (1413 402)  routing T_27_25.sp4_h_l_44 <X> T_27_25.sp4_v_t_39


LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24

 (7 13)  (499 397)  (499 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (499 399)  (499 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_11_24

 (7 13)  (553 397)  (553 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 399)  (553 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_24

 (7 13)  (607 397)  (607 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 399)  (607 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_24

 (7 13)  (661 397)  (661 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 13)  (715 397)  (715 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 13)  (769 397)  (769 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 10)  (823 394)  (823 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (823 397)  (823 397)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 8)  (881 392)  (881 392)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 394)  (881 394)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (881 397)  (881 397)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_4_23

 (8 7)  (188 375)  (188 375)  routing T_4_23.sp4_v_b_1 <X> T_4_23.sp4_v_t_41
 (10 7)  (190 375)  (190 375)  routing T_4_23.sp4_v_b_1 <X> T_4_23.sp4_v_t_41


LogicTile_12_23

 (19 6)  (619 374)  (619 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_14_23

 (6 10)  (714 378)  (714 378)  routing T_14_23.sp4_v_b_3 <X> T_14_23.sp4_v_t_43
 (5 11)  (713 379)  (713 379)  routing T_14_23.sp4_v_b_3 <X> T_14_23.sp4_v_t_43


LogicTile_16_23

 (3 6)  (819 374)  (819 374)  routing T_16_23.sp12_v_b_0 <X> T_16_23.sp12_v_t_23
 (26 10)  (842 378)  (842 378)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (37 10)  (853 378)  (853 378)  LC_5 Logic Functioning bit
 (39 10)  (855 378)  (855 378)  LC_5 Logic Functioning bit
 (40 10)  (856 378)  (856 378)  LC_5 Logic Functioning bit
 (42 10)  (858 378)  (858 378)  LC_5 Logic Functioning bit
 (52 10)  (868 378)  (868 378)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (843 379)  (843 379)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 379)  (844 379)  routing T_16_23.lc_trk_g3_4 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 379)  (845 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (852 379)  (852 379)  LC_5 Logic Functioning bit
 (38 11)  (854 379)  (854 379)  LC_5 Logic Functioning bit
 (41 11)  (857 379)  (857 379)  LC_5 Logic Functioning bit
 (43 11)  (859 379)  (859 379)  LC_5 Logic Functioning bit
 (16 15)  (832 383)  (832 383)  routing T_16_23.sp12_v_b_12 <X> T_16_23.lc_trk_g3_4
 (17 15)  (833 383)  (833 383)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_18_23

 (3 0)  (931 368)  (931 368)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0
 (3 1)  (931 369)  (931 369)  routing T_18_23.sp12_h_r_0 <X> T_18_23.sp12_v_b_0


LogicTile_30_23

 (3 2)  (1567 370)  (1567 370)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23
 (3 3)  (1567 371)  (1567 371)  routing T_30_23.sp12_h_r_0 <X> T_30_23.sp12_h_l_23


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 377)  (1742 377)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0



RAM_Tile_8_22

 (2 8)  (398 360)  (398 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_22

 (2 12)  (494 364)  (494 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_22

 (11 5)  (557 357)  (557 357)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_h_r_5
 (13 5)  (559 357)  (559 357)  routing T_11_22.sp4_h_l_44 <X> T_11_22.sp4_h_r_5


LogicTile_13_22

 (11 4)  (665 356)  (665 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (13 4)  (667 356)  (667 356)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (12 5)  (666 357)  (666 357)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_v_b_5
 (11 13)  (665 365)  (665 365)  routing T_13_22.sp4_h_l_46 <X> T_13_22.sp4_h_r_11


LogicTile_15_22

 (13 4)  (775 356)  (775 356)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_v_b_5
 (12 5)  (774 357)  (774 357)  routing T_15_22.sp4_h_l_40 <X> T_15_22.sp4_v_b_5


LogicTile_16_22

 (3 12)  (819 364)  (819 364)  routing T_16_22.sp12_v_t_22 <X> T_16_22.sp12_h_r_1


LogicTile_17_22

 (10 7)  (884 359)  (884 359)  routing T_17_22.sp4_h_l_46 <X> T_17_22.sp4_v_t_41


LogicTile_28_22

 (3 15)  (1459 367)  (1459 367)  routing T_28_22.sp12_h_l_22 <X> T_28_22.sp12_v_t_22


LogicTile_13_21

 (9 1)  (663 337)  (663 337)  routing T_13_21.sp4_v_t_40 <X> T_13_21.sp4_v_b_1
 (10 1)  (664 337)  (664 337)  routing T_13_21.sp4_v_t_40 <X> T_13_21.sp4_v_b_1


LogicTile_14_21

 (19 8)  (727 344)  (727 344)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_15_21

 (4 4)  (766 340)  (766 340)  routing T_15_21.sp4_v_t_38 <X> T_15_21.sp4_v_b_3


LogicTile_19_21

 (11 8)  (993 344)  (993 344)  routing T_19_21.sp4_h_r_3 <X> T_19_21.sp4_v_b_8


LogicTile_20_21

 (19 15)  (1055 351)  (1055 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 0)  (1675 336)  (1675 336)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_v_b_0
 (3 1)  (1675 337)  (1675 337)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_v_b_0


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_4_20

 (19 10)  (199 330)  (199 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_10_20

 (3 1)  (495 321)  (495 321)  routing T_10_20.sp12_h_l_23 <X> T_10_20.sp12_v_b_0
 (2 12)  (494 332)  (494 332)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_11_20

 (19 10)  (565 330)  (565 330)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_12_20

 (16 4)  (616 324)  (616 324)  routing T_12_20.sp4_v_b_1 <X> T_12_20.lc_trk_g1_1
 (17 4)  (617 324)  (617 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (618 324)  (618 324)  routing T_12_20.sp4_v_b_1 <X> T_12_20.lc_trk_g1_1
 (5 8)  (605 328)  (605 328)  routing T_12_20.sp4_v_t_43 <X> T_12_20.sp4_h_r_6
 (15 8)  (615 328)  (615 328)  routing T_12_20.sp12_v_b_1 <X> T_12_20.lc_trk_g2_1
 (17 8)  (617 328)  (617 328)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_b_1 lc_trk_g2_1
 (18 8)  (618 328)  (618 328)  routing T_12_20.sp12_v_b_1 <X> T_12_20.lc_trk_g2_1
 (18 9)  (618 329)  (618 329)  routing T_12_20.sp12_v_b_1 <X> T_12_20.lc_trk_g2_1
 (32 10)  (632 330)  (632 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 330)  (634 330)  routing T_12_20.lc_trk_g1_1 <X> T_12_20.wire_logic_cluster/lc_5/in_3
 (40 10)  (640 330)  (640 330)  LC_5 Logic Functioning bit
 (42 10)  (642 330)  (642 330)  LC_5 Logic Functioning bit
 (47 10)  (647 330)  (647 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (28 11)  (628 331)  (628 331)  routing T_12_20.lc_trk_g2_1 <X> T_12_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 331)  (629 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (41 11)  (641 331)  (641 331)  LC_5 Logic Functioning bit
 (43 11)  (643 331)  (643 331)  LC_5 Logic Functioning bit


LogicTile_13_20

 (16 0)  (670 320)  (670 320)  routing T_13_20.sp4_v_b_1 <X> T_13_20.lc_trk_g0_1
 (17 0)  (671 320)  (671 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_1 lc_trk_g0_1
 (18 0)  (672 320)  (672 320)  routing T_13_20.sp4_v_b_1 <X> T_13_20.lc_trk_g0_1
 (14 2)  (668 322)  (668 322)  routing T_13_20.sp4_v_t_1 <X> T_13_20.lc_trk_g0_4
 (27 2)  (681 322)  (681 322)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 322)  (683 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 322)  (686 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 322)  (687 322)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 322)  (690 322)  LC_1 Logic Functioning bit
 (38 2)  (692 322)  (692 322)  LC_1 Logic Functioning bit
 (14 3)  (668 323)  (668 323)  routing T_13_20.sp4_v_t_1 <X> T_13_20.lc_trk_g0_4
 (16 3)  (670 323)  (670 323)  routing T_13_20.sp4_v_t_1 <X> T_13_20.lc_trk_g0_4
 (17 3)  (671 323)  (671 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (29 3)  (683 323)  (683 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 323)  (684 323)  routing T_13_20.lc_trk_g1_3 <X> T_13_20.wire_logic_cluster/lc_1/in_1
 (40 3)  (694 323)  (694 323)  LC_1 Logic Functioning bit
 (42 3)  (696 323)  (696 323)  LC_1 Logic Functioning bit
 (11 4)  (665 324)  (665 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (13 4)  (667 324)  (667 324)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (21 4)  (675 324)  (675 324)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g1_3
 (22 4)  (676 324)  (676 324)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 324)  (677 324)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g1_3
 (24 4)  (678 324)  (678 324)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g1_3
 (12 5)  (666 325)  (666 325)  routing T_13_20.sp4_h_l_46 <X> T_13_20.sp4_v_b_5
 (21 5)  (675 325)  (675 325)  routing T_13_20.sp4_h_r_19 <X> T_13_20.lc_trk_g1_3
 (26 6)  (680 326)  (680 326)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 326)  (683 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 326)  (684 326)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 326)  (686 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 326)  (687 326)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 326)  (691 326)  LC_3 Logic Functioning bit
 (28 7)  (682 327)  (682 327)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 327)  (683 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 327)  (686 327)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (691 327)  (691 327)  LC_3 Logic Functioning bit
 (42 7)  (696 327)  (696 327)  LC_3 Logic Functioning bit
 (3 8)  (657 328)  (657 328)  routing T_13_20.sp12_h_r_1 <X> T_13_20.sp12_v_b_1
 (3 9)  (657 329)  (657 329)  routing T_13_20.sp12_h_r_1 <X> T_13_20.sp12_v_b_1
 (14 9)  (668 329)  (668 329)  routing T_13_20.sp4_r_v_b_32 <X> T_13_20.lc_trk_g2_0
 (17 9)  (671 329)  (671 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_32 lc_trk_g2_0
 (16 10)  (670 330)  (670 330)  routing T_13_20.sp4_v_t_16 <X> T_13_20.lc_trk_g2_5
 (17 10)  (671 330)  (671 330)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (672 330)  (672 330)  routing T_13_20.sp4_v_t_16 <X> T_13_20.lc_trk_g2_5
 (26 10)  (680 330)  (680 330)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 330)  (683 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 330)  (684 330)  routing T_13_20.lc_trk_g0_4 <X> T_13_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 330)  (686 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 330)  (687 330)  routing T_13_20.lc_trk_g2_0 <X> T_13_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 330)  (690 330)  LC_5 Logic Functioning bit
 (43 10)  (697 330)  (697 330)  LC_5 Logic Functioning bit
 (28 11)  (682 331)  (682 331)  routing T_13_20.lc_trk_g2_5 <X> T_13_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 331)  (683 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (686 331)  (686 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (690 331)  (690 331)  LC_5 Logic Functioning bit


LogicTile_14_20

 (15 0)  (723 320)  (723 320)  routing T_14_20.lft_op_1 <X> T_14_20.lc_trk_g0_1
 (17 0)  (725 320)  (725 320)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 320)  (726 320)  routing T_14_20.lft_op_1 <X> T_14_20.lc_trk_g0_1
 (21 0)  (729 320)  (729 320)  routing T_14_20.lft_op_3 <X> T_14_20.lc_trk_g0_3
 (22 0)  (730 320)  (730 320)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (732 320)  (732 320)  routing T_14_20.lft_op_3 <X> T_14_20.lc_trk_g0_3
 (29 0)  (737 320)  (737 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 320)  (740 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (40 0)  (748 320)  (748 320)  LC_0 Logic Functioning bit
 (42 0)  (750 320)  (750 320)  LC_0 Logic Functioning bit
 (51 0)  (759 320)  (759 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_logic_cluster/lc_0/out sp12_v_b_0
 (22 1)  (730 321)  (730 321)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 321)  (732 321)  routing T_14_20.bot_op_2 <X> T_14_20.lc_trk_g0_2
 (26 1)  (734 321)  (734 321)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 321)  (735 321)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 321)  (737 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 321)  (739 321)  routing T_14_20.lc_trk_g0_3 <X> T_14_20.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 321)  (740 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (742 321)  (742 321)  routing T_14_20.lc_trk_g1_1 <X> T_14_20.input_2_0
 (42 1)  (750 321)  (750 321)  LC_0 Logic Functioning bit
 (17 2)  (725 322)  (725 322)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (22 2)  (730 322)  (730 322)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (18 3)  (726 323)  (726 323)  routing T_14_20.sp4_r_v_b_29 <X> T_14_20.lc_trk_g0_5
 (21 3)  (729 323)  (729 323)  routing T_14_20.sp4_r_v_b_31 <X> T_14_20.lc_trk_g0_7
 (14 4)  (722 324)  (722 324)  routing T_14_20.sp4_v_b_0 <X> T_14_20.lc_trk_g1_0
 (17 4)  (725 324)  (725 324)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (22 4)  (730 324)  (730 324)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 324)  (732 324)  routing T_14_20.bot_op_3 <X> T_14_20.lc_trk_g1_3
 (26 4)  (734 324)  (734 324)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 324)  (737 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 324)  (738 324)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 324)  (740 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 324)  (742 324)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_2/in_3
 (16 5)  (724 325)  (724 325)  routing T_14_20.sp4_v_b_0 <X> T_14_20.lc_trk_g1_0
 (17 5)  (725 325)  (725 325)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (18 5)  (726 325)  (726 325)  routing T_14_20.sp4_r_v_b_25 <X> T_14_20.lc_trk_g1_1
 (26 5)  (734 325)  (734 325)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 325)  (736 325)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 325)  (737 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 325)  (745 325)  LC_2 Logic Functioning bit
 (39 5)  (747 325)  (747 325)  LC_2 Logic Functioning bit
 (15 6)  (723 326)  (723 326)  routing T_14_20.lft_op_5 <X> T_14_20.lc_trk_g1_5
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (726 326)  (726 326)  routing T_14_20.lft_op_5 <X> T_14_20.lc_trk_g1_5
 (29 6)  (737 326)  (737 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 326)  (740 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 326)  (741 326)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 326)  (742 326)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (39 6)  (747 326)  (747 326)  LC_3 Logic Functioning bit
 (40 6)  (748 326)  (748 326)  LC_3 Logic Functioning bit
 (47 6)  (755 326)  (755 326)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (758 326)  (758 326)  Cascade bit: LH_LC03_inmux02_5

 (29 7)  (737 327)  (737 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 327)  (738 327)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 327)  (739 327)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_3/in_3
 (38 7)  (746 327)  (746 327)  LC_3 Logic Functioning bit
 (27 10)  (735 330)  (735 330)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 330)  (737 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 330)  (738 330)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 330)  (740 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (35 10)  (743 330)  (743 330)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.input_2_5
 (37 10)  (745 330)  (745 330)  LC_5 Logic Functioning bit
 (40 10)  (748 330)  (748 330)  LC_5 Logic Functioning bit
 (42 10)  (750 330)  (750 330)  LC_5 Logic Functioning bit
 (47 10)  (755 330)  (755 330)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (730 331)  (730 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (29 11)  (737 331)  (737 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 331)  (739 331)  routing T_14_20.lc_trk_g0_2 <X> T_14_20.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 331)  (740 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (743 331)  (743 331)  routing T_14_20.lc_trk_g0_7 <X> T_14_20.input_2_5
 (22 12)  (730 332)  (730 332)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (731 332)  (731 332)  routing T_14_20.sp12_v_b_19 <X> T_14_20.lc_trk_g3_3
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 332)  (738 332)  routing T_14_20.lc_trk_g0_5 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (742 332)  (742 332)  routing T_14_20.lc_trk_g1_0 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (21 13)  (729 333)  (729 333)  routing T_14_20.sp12_v_b_19 <X> T_14_20.lc_trk_g3_3
 (26 13)  (734 333)  (734 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 333)  (736 333)  routing T_14_20.lc_trk_g2_6 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (27 14)  (735 334)  (735 334)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 334)  (737 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 334)  (740 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 334)  (741 334)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 334)  (742 334)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (39 14)  (747 334)  (747 334)  LC_7 Logic Functioning bit
 (40 14)  (748 334)  (748 334)  LC_7 Logic Functioning bit
 (50 14)  (758 334)  (758 334)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (760 334)  (760 334)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 335)  (738 335)  routing T_14_20.lc_trk_g1_3 <X> T_14_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (739 335)  (739 335)  routing T_14_20.lc_trk_g3_3 <X> T_14_20.wire_logic_cluster/lc_7/in_3
 (38 15)  (746 335)  (746 335)  LC_7 Logic Functioning bit


LogicTile_18_20

 (3 0)  (931 320)  (931 320)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0
 (3 1)  (931 321)  (931 321)  routing T_18_20.sp12_h_r_0 <X> T_18_20.sp12_v_b_0


LogicTile_19_20

 (3 9)  (985 329)  (985 329)  routing T_19_20.sp12_h_l_22 <X> T_19_20.sp12_v_b_1


LogicTile_23_20

 (3 15)  (1201 335)  (1201 335)  routing T_23_20.sp12_h_l_22 <X> T_23_20.sp12_v_t_22


LogicTile_30_20

 (3 2)  (1567 322)  (1567 322)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23
 (3 3)  (1567 323)  (1567 323)  routing T_30_20.sp12_h_r_0 <X> T_30_20.sp12_h_l_23


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 326)  (1729 326)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 329)  (1742 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 333)  (1743 333)  IOB_1 IO Functioning bit


LogicTile_4_19

 (8 3)  (188 307)  (188 307)  routing T_4_19.sp4_h_r_1 <X> T_4_19.sp4_v_t_36
 (9 3)  (189 307)  (189 307)  routing T_4_19.sp4_h_r_1 <X> T_4_19.sp4_v_t_36


LogicTile_6_19

 (3 4)  (291 308)  (291 308)  routing T_6_19.sp12_v_t_23 <X> T_6_19.sp12_h_r_0


LogicTile_7_19

 (3 4)  (345 308)  (345 308)  routing T_7_19.sp12_v_t_23 <X> T_7_19.sp12_h_r_0
 (26 4)  (368 308)  (368 308)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (37 4)  (379 308)  (379 308)  LC_2 Logic Functioning bit
 (39 4)  (381 308)  (381 308)  LC_2 Logic Functioning bit
 (40 4)  (382 308)  (382 308)  LC_2 Logic Functioning bit
 (42 4)  (384 308)  (384 308)  LC_2 Logic Functioning bit
 (27 5)  (369 309)  (369 309)  routing T_7_19.lc_trk_g1_5 <X> T_7_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 309)  (371 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (378 309)  (378 309)  LC_2 Logic Functioning bit
 (38 5)  (380 309)  (380 309)  LC_2 Logic Functioning bit
 (41 5)  (383 309)  (383 309)  LC_2 Logic Functioning bit
 (43 5)  (385 309)  (385 309)  LC_2 Logic Functioning bit
 (47 5)  (389 309)  (389 309)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (17 6)  (359 310)  (359 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (18 7)  (360 311)  (360 311)  routing T_7_19.sp4_r_v_b_29 <X> T_7_19.lc_trk_g1_5


LogicTile_9_19

 (19 15)  (457 319)  (457 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_12_19

 (2 4)  (602 308)  (602 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 12)  (604 316)  (604 316)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_9
 (6 12)  (606 316)  (606 316)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_9
 (5 13)  (605 317)  (605 317)  routing T_12_19.sp4_h_l_38 <X> T_12_19.sp4_v_b_9


LogicTile_14_19

 (26 4)  (734 308)  (734 308)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 308)  (742 308)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (41 4)  (749 308)  (749 308)  LC_2 Logic Functioning bit
 (43 4)  (751 308)  (751 308)  LC_2 Logic Functioning bit
 (22 5)  (730 309)  (730 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (731 309)  (731 309)  routing T_14_19.sp4_v_b_18 <X> T_14_19.lc_trk_g1_2
 (24 5)  (732 309)  (732 309)  routing T_14_19.sp4_v_b_18 <X> T_14_19.lc_trk_g1_2
 (26 5)  (734 309)  (734 309)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 309)  (735 309)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 309)  (737 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (40 5)  (748 309)  (748 309)  LC_2 Logic Functioning bit
 (42 5)  (750 309)  (750 309)  LC_2 Logic Functioning bit
 (4 6)  (712 310)  (712 310)  routing T_14_19.sp4_v_b_7 <X> T_14_19.sp4_v_t_38
 (6 6)  (714 310)  (714 310)  routing T_14_19.sp4_v_b_7 <X> T_14_19.sp4_v_t_38
 (21 6)  (729 310)  (729 310)  routing T_14_19.sp4_v_b_7 <X> T_14_19.lc_trk_g1_7
 (22 6)  (730 310)  (730 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (731 310)  (731 310)  routing T_14_19.sp4_v_b_7 <X> T_14_19.lc_trk_g1_7
 (31 6)  (739 310)  (739 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 310)  (744 310)  LC_3 Logic Functioning bit
 (38 6)  (746 310)  (746 310)  LC_3 Logic Functioning bit
 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 311)  (735 311)  routing T_14_19.lc_trk_g1_2 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 311)  (739 311)  routing T_14_19.lc_trk_g1_7 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (2 8)  (710 312)  (710 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_19

 (8 1)  (770 305)  (770 305)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_v_b_1
 (9 1)  (771 305)  (771 305)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_v_b_1
 (10 1)  (772 305)  (772 305)  routing T_15_19.sp4_h_l_42 <X> T_15_19.sp4_v_b_1


LogicTile_16_19

 (12 13)  (828 317)  (828 317)  routing T_16_19.sp4_h_r_11 <X> T_16_19.sp4_v_b_11


LogicTile_17_19

 (2 12)  (876 316)  (876 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (4 12)  (878 316)  (878 316)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_v_b_9
 (5 13)  (879 317)  (879 317)  routing T_17_19.sp4_h_l_44 <X> T_17_19.sp4_v_b_9


LogicTile_18_19

 (3 0)  (931 304)  (931 304)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0
 (3 1)  (931 305)  (931 305)  routing T_18_19.sp12_h_r_0 <X> T_18_19.sp12_v_b_0


LogicTile_30_19

 (3 2)  (1567 306)  (1567 306)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23
 (3 3)  (1567 307)  (1567 307)  routing T_30_19.sp12_h_r_0 <X> T_30_19.sp12_h_l_23


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 313)  (1742 313)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 289)  (0 289)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 296)  (1 296)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (3 5)  (75 293)  (75 293)  routing T_2_18.sp12_h_l_23 <X> T_2_18.sp12_h_r_0


RAM_Tile_8_18

 (19 6)  (415 294)  (415 294)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (2 8)  (398 296)  (398 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_11_18

 (11 5)  (557 293)  (557 293)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_h_r_5
 (13 5)  (559 293)  (559 293)  routing T_11_18.sp4_h_l_44 <X> T_11_18.sp4_h_r_5


LogicTile_12_18

 (14 3)  (614 291)  (614 291)  routing T_12_18.sp4_h_r_4 <X> T_12_18.lc_trk_g0_4
 (15 3)  (615 291)  (615 291)  routing T_12_18.sp4_h_r_4 <X> T_12_18.lc_trk_g0_4
 (16 3)  (616 291)  (616 291)  routing T_12_18.sp4_h_r_4 <X> T_12_18.lc_trk_g0_4
 (17 3)  (617 291)  (617 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 6)  (627 294)  (627 294)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 294)  (628 294)  routing T_12_18.lc_trk_g3_1 <X> T_12_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 294)  (629 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 294)  (631 294)  routing T_12_18.lc_trk_g0_4 <X> T_12_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 294)  (632 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (41 6)  (641 294)  (641 294)  LC_3 Logic Functioning bit
 (43 6)  (643 294)  (643 294)  LC_3 Logic Functioning bit
 (48 6)  (648 294)  (648 294)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (41 7)  (641 295)  (641 295)  LC_3 Logic Functioning bit
 (43 7)  (643 295)  (643 295)  LC_3 Logic Functioning bit
 (15 12)  (615 300)  (615 300)  routing T_12_18.rgt_op_1 <X> T_12_18.lc_trk_g3_1
 (17 12)  (617 300)  (617 300)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 300)  (618 300)  routing T_12_18.rgt_op_1 <X> T_12_18.lc_trk_g3_1


LogicTile_13_18

 (10 1)  (664 289)  (664 289)  routing T_13_18.sp4_h_r_8 <X> T_13_18.sp4_v_b_1
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (37 2)  (691 290)  (691 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (39 2)  (693 290)  (693 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (31 3)  (685 291)  (685 291)  routing T_13_18.lc_trk_g2_6 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (37 3)  (691 291)  (691 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (39 3)  (693 291)  (693 291)  LC_1 Logic Functioning bit
 (44 3)  (698 291)  (698 291)  LC_1 Logic Functioning bit
 (48 3)  (702 291)  (702 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (25 10)  (679 298)  (679 298)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g2_6
 (22 11)  (676 299)  (676 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 299)  (678 299)  routing T_13_18.rgt_op_6 <X> T_13_18.lc_trk_g2_6
 (0 14)  (654 302)  (654 302)  routing T_13_18.glb_netwk_4 <X> T_13_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 302)  (655 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_18

 (31 0)  (739 288)  (739 288)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 288)  (741 288)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 288)  (744 288)  LC_0 Logic Functioning bit
 (37 0)  (745 288)  (745 288)  LC_0 Logic Functioning bit
 (38 0)  (746 288)  (746 288)  LC_0 Logic Functioning bit
 (39 0)  (747 288)  (747 288)  LC_0 Logic Functioning bit
 (45 0)  (753 288)  (753 288)  LC_0 Logic Functioning bit
 (3 1)  (711 289)  (711 289)  routing T_14_18.sp12_h_l_23 <X> T_14_18.sp12_v_b_0
 (36 1)  (744 289)  (744 289)  LC_0 Logic Functioning bit
 (37 1)  (745 289)  (745 289)  LC_0 Logic Functioning bit
 (38 1)  (746 289)  (746 289)  LC_0 Logic Functioning bit
 (39 1)  (747 289)  (747 289)  LC_0 Logic Functioning bit
 (44 1)  (752 289)  (752 289)  LC_0 Logic Functioning bit
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 290)  (722 290)  routing T_14_18.sp12_h_l_3 <X> T_14_18.lc_trk_g0_4
 (14 3)  (722 291)  (722 291)  routing T_14_18.sp12_h_l_3 <X> T_14_18.lc_trk_g0_4
 (15 3)  (723 291)  (723 291)  routing T_14_18.sp12_h_l_3 <X> T_14_18.lc_trk_g0_4
 (17 3)  (725 291)  (725 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (15 10)  (723 298)  (723 298)  routing T_14_18.rgt_op_5 <X> T_14_18.lc_trk_g2_5
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.rgt_op_5 <X> T_14_18.lc_trk_g2_5
 (22 10)  (730 298)  (730 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (731 298)  (731 298)  routing T_14_18.sp12_v_b_23 <X> T_14_18.lc_trk_g2_7
 (21 11)  (729 299)  (729 299)  routing T_14_18.sp12_v_b_23 <X> T_14_18.lc_trk_g2_7
 (26 12)  (734 300)  (734 300)  routing T_14_18.lc_trk_g0_4 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (31 12)  (739 300)  (739 300)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 300)  (740 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 300)  (741 300)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (38 12)  (746 300)  (746 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (46 12)  (754 300)  (754 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 301)  (739 301)  routing T_14_18.lc_trk_g2_7 <X> T_14_18.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (39 13)  (747 301)  (747 301)  LC_6 Logic Functioning bit
 (44 13)  (752 301)  (752 301)  LC_6 Logic Functioning bit
 (0 14)  (708 302)  (708 302)  routing T_14_18.glb_netwk_4 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_15_18

 (14 0)  (776 288)  (776 288)  routing T_15_18.wire_logic_cluster/lc_0/out <X> T_15_18.lc_trk_g0_0
 (17 0)  (779 288)  (779 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 288)  (780 288)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g0_1
 (21 0)  (783 288)  (783 288)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 288)  (793 288)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 288)  (796 288)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 288)  (797 288)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.input_2_0
 (36 0)  (798 288)  (798 288)  LC_0 Logic Functioning bit
 (38 0)  (800 288)  (800 288)  LC_0 Logic Functioning bit
 (45 0)  (807 288)  (807 288)  LC_0 Logic Functioning bit
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 289)  (793 289)  routing T_15_18.lc_trk_g1_6 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 289)  (794 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (797 289)  (797 289)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.input_2_0
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (38 1)  (800 289)  (800 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (47 1)  (809 289)  (809 289)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 290)  (776 290)  routing T_15_18.sp4_v_t_1 <X> T_15_18.lc_trk_g0_4
 (21 2)  (783 290)  (783 290)  routing T_15_18.bnr_op_7 <X> T_15_18.lc_trk_g0_7
 (22 2)  (784 290)  (784 290)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 290)  (793 290)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 290)  (797 290)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.input_2_1
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (42 2)  (804 290)  (804 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (8 3)  (770 291)  (770 291)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_v_t_36
 (9 3)  (771 291)  (771 291)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_v_t_36
 (14 3)  (776 291)  (776 291)  routing T_15_18.sp4_v_t_1 <X> T_15_18.lc_trk_g0_4
 (16 3)  (778 291)  (778 291)  routing T_15_18.sp4_v_t_1 <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (21 3)  (783 291)  (783 291)  routing T_15_18.bnr_op_7 <X> T_15_18.lc_trk_g0_7
 (22 3)  (784 291)  (784 291)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 291)  (786 291)  routing T_15_18.bot_op_6 <X> T_15_18.lc_trk_g0_6
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 291)  (792 291)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g1_7 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (797 291)  (797 291)  routing T_15_18.lc_trk_g0_7 <X> T_15_18.input_2_1
 (43 3)  (805 291)  (805 291)  LC_1 Logic Functioning bit
 (13 4)  (775 292)  (775 292)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_5
 (12 5)  (774 293)  (774 293)  routing T_15_18.sp4_h_l_40 <X> T_15_18.sp4_v_b_5
 (22 6)  (784 294)  (784 294)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 294)  (786 294)  routing T_15_18.bot_op_7 <X> T_15_18.lc_trk_g1_7
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 294)  (798 294)  LC_3 Logic Functioning bit
 (37 6)  (799 294)  (799 294)  LC_3 Logic Functioning bit
 (38 6)  (800 294)  (800 294)  LC_3 Logic Functioning bit
 (41 6)  (803 294)  (803 294)  LC_3 Logic Functioning bit
 (42 6)  (804 294)  (804 294)  LC_3 Logic Functioning bit
 (43 6)  (805 294)  (805 294)  LC_3 Logic Functioning bit
 (45 6)  (807 294)  (807 294)  LC_3 Logic Functioning bit
 (22 7)  (784 295)  (784 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (785 295)  (785 295)  routing T_15_18.sp4_v_b_22 <X> T_15_18.lc_trk_g1_6
 (24 7)  (786 295)  (786 295)  routing T_15_18.sp4_v_b_22 <X> T_15_18.lc_trk_g1_6
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g0_6 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 295)  (794 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 295)  (797 295)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.input_2_3
 (37 7)  (799 295)  (799 295)  LC_3 Logic Functioning bit
 (40 7)  (802 295)  (802 295)  LC_3 Logic Functioning bit
 (42 7)  (804 295)  (804 295)  LC_3 Logic Functioning bit
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (38 10)  (800 298)  (800 298)  LC_5 Logic Functioning bit
 (39 10)  (801 298)  (801 298)  LC_5 Logic Functioning bit
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (8 11)  (770 299)  (770 299)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_v_t_42
 (9 11)  (771 299)  (771 299)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_v_t_42
 (10 11)  (772 299)  (772 299)  routing T_15_18.sp4_h_r_1 <X> T_15_18.sp4_v_t_42
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (38 11)  (800 299)  (800 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (44 11)  (806 299)  (806 299)  LC_5 Logic Functioning bit
 (0 14)  (762 302)  (762 302)  routing T_15_18.glb_netwk_4 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_18

 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (838 291)  (838 291)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (0 6)  (816 294)  (816 294)  routing T_16_18.glb_netwk_3 <X> T_16_18.glb2local_0
 (1 6)  (817 294)  (817 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_3 glb2local_0
 (0 7)  (816 295)  (816 295)  routing T_16_18.glb_netwk_3 <X> T_16_18.glb2local_0
 (1 10)  (817 298)  (817 298)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (1 11)  (817 299)  (817 299)  routing T_16_18.glb_netwk_4 <X> T_16_18.glb2local_2
 (19 13)  (835 301)  (835 301)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 14)  (842 302)  (842 302)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (37 14)  (853 302)  (853 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (39 14)  (855 302)  (855 302)  LC_7 Logic Functioning bit
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (53 14)  (869 302)  (869 302)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (17 15)  (833 303)  (833 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 303)  (844 303)  routing T_16_18.lc_trk_g3_4 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 303)  (846 303)  routing T_16_18.lc_trk_g0_6 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (41 15)  (857 303)  (857 303)  LC_7 Logic Functioning bit
 (43 15)  (859 303)  (859 303)  LC_7 Logic Functioning bit
 (48 15)  (864 303)  (864 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (867 303)  (867 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_17_18

 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (896 291)  (896 291)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (1 6)  (875 294)  (875 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_1 glb2local_0
 (0 7)  (874 295)  (874 295)  routing T_17_18.glb_netwk_1 <X> T_17_18.glb2local_0
 (15 7)  (889 295)  (889 295)  routing T_17_18.sp4_v_t_9 <X> T_17_18.lc_trk_g1_4
 (16 7)  (890 295)  (890 295)  routing T_17_18.sp4_v_t_9 <X> T_17_18.lc_trk_g1_4
 (17 7)  (891 295)  (891 295)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (1 10)  (875 298)  (875 298)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (1 11)  (875 299)  (875 299)  routing T_17_18.glb_netwk_4 <X> T_17_18.glb2local_2
 (26 14)  (900 302)  (900 302)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 14)  (903 302)  (903 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 302)  (904 302)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 302)  (905 302)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (910 302)  (910 302)  LC_7 Logic Functioning bit
 (37 14)  (911 302)  (911 302)  LC_7 Logic Functioning bit
 (38 14)  (912 302)  (912 302)  LC_7 Logic Functioning bit
 (39 14)  (913 302)  (913 302)  LC_7 Logic Functioning bit
 (41 14)  (915 302)  (915 302)  LC_7 Logic Functioning bit
 (43 14)  (917 302)  (917 302)  LC_7 Logic Functioning bit
 (27 15)  (901 303)  (901 303)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 303)  (904 303)  routing T_17_18.lc_trk_g0_6 <X> T_17_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (910 303)  (910 303)  LC_7 Logic Functioning bit
 (38 15)  (912 303)  (912 303)  LC_7 Logic Functioning bit
 (41 15)  (915 303)  (915 303)  LC_7 Logic Functioning bit
 (43 15)  (917 303)  (917 303)  LC_7 Logic Functioning bit
 (51 15)  (925 303)  (925 303)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (927 303)  (927 303)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_18_18

 (3 0)  (931 288)  (931 288)  routing T_18_18.sp12_h_r_0 <X> T_18_18.sp12_v_b_0
 (3 1)  (931 289)  (931 289)  routing T_18_18.sp12_h_r_0 <X> T_18_18.sp12_v_b_0
 (19 8)  (947 296)  (947 296)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_24_18

 (3 2)  (1255 290)  (1255 290)  routing T_24_18.sp12_v_t_23 <X> T_24_18.sp12_h_l_23


LogicTile_28_18

 (3 2)  (1459 290)  (1459 290)  routing T_28_18.sp12_v_t_23 <X> T_28_18.sp12_h_l_23


LogicTile_30_18

 (3 2)  (1567 290)  (1567 290)  routing T_30_18.sp12_v_t_23 <X> T_30_18.sp12_h_l_23


IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 275)  (0 275)  IOB_0 IO Functioning bit
 (15 4)  (2 276)  (2 276)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 wire_gbuf/in
 (14 5)  (3 277)  (3 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (15 5)  (2 277)  (2 277)  routing T_0_17.lc_trk_g1_4 <X> T_0_17.wire_gbuf/in
 (17 5)  (0 277)  (0 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (16 8)  (1 280)  (1 280)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 281)  (14 281)  IO control bit: GIOLEFT0_IE_0

 (4 12)  (13 284)  (13 284)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (6 13)  (11 285)  (11 285)  routing T_0_17.span4_horz_4 <X> T_0_17.lc_trk_g1_4
 (7 13)  (10 285)  (10 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_4 lc_trk_g1_4
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit


LogicTile_2_17

 (3 5)  (75 277)  (75 277)  routing T_2_17.sp12_h_l_23 <X> T_2_17.sp12_h_r_0


LogicTile_4_17

 (3 1)  (183 273)  (183 273)  routing T_4_17.sp12_h_l_23 <X> T_4_17.sp12_v_b_0
 (8 6)  (188 278)  (188 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (9 6)  (189 278)  (189 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41
 (10 6)  (190 278)  (190 278)  routing T_4_17.sp4_v_t_47 <X> T_4_17.sp4_h_l_41


RAM_Tile_8_17

 (3 6)  (399 278)  (399 278)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_t_23
 (13 6)  (409 278)  (409 278)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_v_t_40
 (3 7)  (399 279)  (399 279)  routing T_8_17.sp12_h_r_0 <X> T_8_17.sp12_v_t_23
 (12 7)  (408 279)  (408 279)  routing T_8_17.sp4_h_r_5 <X> T_8_17.sp4_v_t_40


LogicTile_9_17

 (3 14)  (441 286)  (441 286)  routing T_9_17.sp12_h_r_1 <X> T_9_17.sp12_v_t_22
 (3 15)  (441 287)  (441 287)  routing T_9_17.sp12_h_r_1 <X> T_9_17.sp12_v_t_22


LogicTile_10_17

 (25 0)  (517 272)  (517 272)  routing T_10_17.wire_logic_cluster/lc_2/out <X> T_10_17.lc_trk_g0_2
 (26 0)  (518 272)  (518 272)  routing T_10_17.lc_trk_g0_4 <X> T_10_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (520 272)  (520 272)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (521 272)  (521 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (522 272)  (522 272)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_0/in_1
 (31 0)  (523 272)  (523 272)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (524 272)  (524 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (37 0)  (529 272)  (529 272)  LC_0 Logic Functioning bit
 (42 0)  (534 272)  (534 272)  LC_0 Logic Functioning bit
 (45 0)  (537 272)  (537 272)  LC_0 Logic Functioning bit
 (47 0)  (539 272)  (539 272)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (514 273)  (514 273)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (29 1)  (521 273)  (521 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (524 273)  (524 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (527 273)  (527 273)  routing T_10_17.lc_trk_g0_2 <X> T_10_17.input_2_0
 (37 1)  (529 273)  (529 273)  LC_0 Logic Functioning bit
 (39 1)  (531 273)  (531 273)  LC_0 Logic Functioning bit
 (42 1)  (534 273)  (534 273)  LC_0 Logic Functioning bit
 (44 1)  (536 273)  (536 273)  LC_0 Logic Functioning bit
 (0 2)  (492 274)  (492 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (1 2)  (493 274)  (493 274)  routing T_10_17.glb_netwk_6 <X> T_10_17.wire_logic_cluster/lc_7/clk
 (2 2)  (494 274)  (494 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (507 274)  (507 274)  routing T_10_17.sp12_h_r_5 <X> T_10_17.lc_trk_g0_5
 (17 2)  (509 274)  (509 274)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_r_5 lc_trk_g0_5
 (18 2)  (510 274)  (510 274)  routing T_10_17.sp12_h_r_5 <X> T_10_17.lc_trk_g0_5
 (15 3)  (507 275)  (507 275)  routing T_10_17.bot_op_4 <X> T_10_17.lc_trk_g0_4
 (17 3)  (509 275)  (509 275)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (510 275)  (510 275)  routing T_10_17.sp12_h_r_5 <X> T_10_17.lc_trk_g0_5
 (22 4)  (514 276)  (514 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (515 276)  (515 276)  routing T_10_17.sp12_h_r_11 <X> T_10_17.lc_trk_g1_3
 (31 4)  (523 276)  (523 276)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (524 276)  (524 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (526 276)  (526 276)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (528 276)  (528 276)  LC_2 Logic Functioning bit
 (37 4)  (529 276)  (529 276)  LC_2 Logic Functioning bit
 (38 4)  (530 276)  (530 276)  LC_2 Logic Functioning bit
 (39 4)  (531 276)  (531 276)  LC_2 Logic Functioning bit
 (45 4)  (537 276)  (537 276)  LC_2 Logic Functioning bit
 (47 4)  (539 276)  (539 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (36 5)  (528 277)  (528 277)  LC_2 Logic Functioning bit
 (37 5)  (529 277)  (529 277)  LC_2 Logic Functioning bit
 (38 5)  (530 277)  (530 277)  LC_2 Logic Functioning bit
 (39 5)  (531 277)  (531 277)  LC_2 Logic Functioning bit
 (14 6)  (506 278)  (506 278)  routing T_10_17.wire_logic_cluster/lc_4/out <X> T_10_17.lc_trk_g1_4
 (17 7)  (509 279)  (509 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (14 8)  (506 280)  (506 280)  routing T_10_17.wire_logic_cluster/lc_0/out <X> T_10_17.lc_trk_g2_0
 (31 8)  (523 280)  (523 280)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 280)  (524 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (525 280)  (525 280)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (528 280)  (528 280)  LC_4 Logic Functioning bit
 (37 8)  (529 280)  (529 280)  LC_4 Logic Functioning bit
 (38 8)  (530 280)  (530 280)  LC_4 Logic Functioning bit
 (39 8)  (531 280)  (531 280)  LC_4 Logic Functioning bit
 (45 8)  (537 280)  (537 280)  LC_4 Logic Functioning bit
 (17 9)  (509 281)  (509 281)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (31 9)  (523 281)  (523 281)  routing T_10_17.lc_trk_g2_7 <X> T_10_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (528 281)  (528 281)  LC_4 Logic Functioning bit
 (37 9)  (529 281)  (529 281)  LC_4 Logic Functioning bit
 (38 9)  (530 281)  (530 281)  LC_4 Logic Functioning bit
 (39 9)  (531 281)  (531 281)  LC_4 Logic Functioning bit
 (17 10)  (509 282)  (509 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (510 282)  (510 282)  routing T_10_17.wire_logic_cluster/lc_5/out <X> T_10_17.lc_trk_g2_5
 (21 10)  (513 282)  (513 282)  routing T_10_17.wire_logic_cluster/lc_7/out <X> T_10_17.lc_trk_g2_7
 (22 10)  (514 282)  (514 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (517 282)  (517 282)  routing T_10_17.wire_logic_cluster/lc_6/out <X> T_10_17.lc_trk_g2_6
 (26 10)  (518 282)  (518 282)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (519 282)  (519 282)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (521 282)  (521 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (524 282)  (524 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (525 282)  (525 282)  routing T_10_17.lc_trk_g2_0 <X> T_10_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (527 282)  (527 282)  routing T_10_17.lc_trk_g0_5 <X> T_10_17.input_2_5
 (36 10)  (528 282)  (528 282)  LC_5 Logic Functioning bit
 (38 10)  (530 282)  (530 282)  LC_5 Logic Functioning bit
 (39 10)  (531 282)  (531 282)  LC_5 Logic Functioning bit
 (41 10)  (533 282)  (533 282)  LC_5 Logic Functioning bit
 (43 10)  (535 282)  (535 282)  LC_5 Logic Functioning bit
 (45 10)  (537 282)  (537 282)  LC_5 Logic Functioning bit
 (22 11)  (514 283)  (514 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (520 283)  (520 283)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (521 283)  (521 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (522 283)  (522 283)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (524 283)  (524 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (37 11)  (529 283)  (529 283)  LC_5 Logic Functioning bit
 (38 11)  (530 283)  (530 283)  LC_5 Logic Functioning bit
 (39 11)  (531 283)  (531 283)  LC_5 Logic Functioning bit
 (26 12)  (518 284)  (518 284)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (28 12)  (520 284)  (520 284)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 284)  (521 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 284)  (522 284)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 284)  (523 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 284)  (524 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (526 284)  (526 284)  routing T_10_17.lc_trk_g1_4 <X> T_10_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (528 284)  (528 284)  LC_6 Logic Functioning bit
 (37 12)  (529 284)  (529 284)  LC_6 Logic Functioning bit
 (38 12)  (530 284)  (530 284)  LC_6 Logic Functioning bit
 (39 12)  (531 284)  (531 284)  LC_6 Logic Functioning bit
 (43 12)  (535 284)  (535 284)  LC_6 Logic Functioning bit
 (45 12)  (537 284)  (537 284)  LC_6 Logic Functioning bit
 (47 12)  (539 284)  (539 284)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (518 285)  (518 285)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (520 285)  (520 285)  routing T_10_17.lc_trk_g2_6 <X> T_10_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (521 285)  (521 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (32 13)  (524 285)  (524 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (526 285)  (526 285)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.input_2_6
 (35 13)  (527 285)  (527 285)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.input_2_6
 (36 13)  (528 285)  (528 285)  LC_6 Logic Functioning bit
 (37 13)  (529 285)  (529 285)  LC_6 Logic Functioning bit
 (38 13)  (530 285)  (530 285)  LC_6 Logic Functioning bit
 (39 13)  (531 285)  (531 285)  LC_6 Logic Functioning bit
 (40 13)  (532 285)  (532 285)  LC_6 Logic Functioning bit
 (42 13)  (534 285)  (534 285)  LC_6 Logic Functioning bit
 (44 13)  (536 285)  (536 285)  LC_6 Logic Functioning bit
 (0 14)  (492 286)  (492 286)  routing T_10_17.glb_netwk_4 <X> T_10_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (493 286)  (493 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (518 286)  (518 286)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (32 14)  (524 286)  (524 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (526 286)  (526 286)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (41 14)  (533 286)  (533 286)  LC_7 Logic Functioning bit
 (43 14)  (535 286)  (535 286)  LC_7 Logic Functioning bit
 (45 14)  (537 286)  (537 286)  LC_7 Logic Functioning bit
 (28 15)  (520 287)  (520 287)  routing T_10_17.lc_trk_g2_5 <X> T_10_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (521 287)  (521 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (523 287)  (523 287)  routing T_10_17.lc_trk_g1_3 <X> T_10_17.wire_logic_cluster/lc_7/in_3
 (40 15)  (532 287)  (532 287)  LC_7 Logic Functioning bit
 (42 15)  (534 287)  (534 287)  LC_7 Logic Functioning bit


LogicTile_11_17

 (25 0)  (571 272)  (571 272)  routing T_11_17.sp12_h_r_2 <X> T_11_17.lc_trk_g0_2
 (22 1)  (568 273)  (568 273)  Enable bit of Mux _local_links/g0_mux_2 => sp12_h_r_2 lc_trk_g0_2
 (24 1)  (570 273)  (570 273)  routing T_11_17.sp12_h_r_2 <X> T_11_17.lc_trk_g0_2
 (25 1)  (571 273)  (571 273)  routing T_11_17.sp12_h_r_2 <X> T_11_17.lc_trk_g0_2
 (0 2)  (546 274)  (546 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (1 2)  (547 274)  (547 274)  routing T_11_17.glb_netwk_6 <X> T_11_17.wire_logic_cluster/lc_7/clk
 (2 2)  (548 274)  (548 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (1 4)  (547 276)  (547 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (560 276)  (560 276)  routing T_11_17.lft_op_0 <X> T_11_17.lc_trk_g1_0
 (15 4)  (561 276)  (561 276)  routing T_11_17.sp4_h_r_1 <X> T_11_17.lc_trk_g1_1
 (16 4)  (562 276)  (562 276)  routing T_11_17.sp4_h_r_1 <X> T_11_17.lc_trk_g1_1
 (17 4)  (563 276)  (563 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (1 5)  (547 277)  (547 277)  routing T_11_17.lc_trk_g0_2 <X> T_11_17.wire_logic_cluster/lc_7/cen
 (15 5)  (561 277)  (561 277)  routing T_11_17.lft_op_0 <X> T_11_17.lc_trk_g1_0
 (17 5)  (563 277)  (563 277)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (18 5)  (564 277)  (564 277)  routing T_11_17.sp4_h_r_1 <X> T_11_17.lc_trk_g1_1
 (25 6)  (571 278)  (571 278)  routing T_11_17.sp12_h_l_5 <X> T_11_17.lc_trk_g1_6
 (22 7)  (568 279)  (568 279)  Enable bit of Mux _local_links/g1_mux_6 => sp12_h_l_5 lc_trk_g1_6
 (24 7)  (570 279)  (570 279)  routing T_11_17.sp12_h_l_5 <X> T_11_17.lc_trk_g1_6
 (25 7)  (571 279)  (571 279)  routing T_11_17.sp12_h_l_5 <X> T_11_17.lc_trk_g1_6
 (27 8)  (573 280)  (573 280)  routing T_11_17.lc_trk_g1_0 <X> T_11_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 280)  (575 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (577 280)  (577 280)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (578 280)  (578 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (580 280)  (580 280)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (582 280)  (582 280)  LC_4 Logic Functioning bit
 (37 8)  (583 280)  (583 280)  LC_4 Logic Functioning bit
 (38 8)  (584 280)  (584 280)  LC_4 Logic Functioning bit
 (39 8)  (585 280)  (585 280)  LC_4 Logic Functioning bit
 (40 8)  (586 280)  (586 280)  LC_4 Logic Functioning bit
 (42 8)  (588 280)  (588 280)  LC_4 Logic Functioning bit
 (45 8)  (591 280)  (591 280)  LC_4 Logic Functioning bit
 (27 9)  (573 281)  (573 281)  routing T_11_17.lc_trk_g1_1 <X> T_11_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (575 281)  (575 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (577 281)  (577 281)  routing T_11_17.lc_trk_g1_6 <X> T_11_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (582 281)  (582 281)  LC_4 Logic Functioning bit
 (37 9)  (583 281)  (583 281)  LC_4 Logic Functioning bit
 (38 9)  (584 281)  (584 281)  LC_4 Logic Functioning bit
 (39 9)  (585 281)  (585 281)  LC_4 Logic Functioning bit
 (40 9)  (586 281)  (586 281)  LC_4 Logic Functioning bit
 (41 9)  (587 281)  (587 281)  LC_4 Logic Functioning bit
 (42 9)  (588 281)  (588 281)  LC_4 Logic Functioning bit
 (43 9)  (589 281)  (589 281)  LC_4 Logic Functioning bit
 (44 9)  (590 281)  (590 281)  LC_4 Logic Functioning bit
 (47 9)  (593 281)  (593 281)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (9 12)  (555 284)  (555 284)  routing T_11_17.sp4_v_t_47 <X> T_11_17.sp4_h_r_10
 (0 14)  (546 286)  (546 286)  routing T_11_17.glb_netwk_4 <X> T_11_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 286)  (547 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_17

 (3 0)  (603 272)  (603 272)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_b_0
 (21 0)  (621 272)  (621 272)  routing T_12_17.sp4_h_r_11 <X> T_12_17.lc_trk_g0_3
 (22 0)  (622 272)  (622 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (623 272)  (623 272)  routing T_12_17.sp4_h_r_11 <X> T_12_17.lc_trk_g0_3
 (24 0)  (624 272)  (624 272)  routing T_12_17.sp4_h_r_11 <X> T_12_17.lc_trk_g0_3
 (3 1)  (603 273)  (603 273)  routing T_12_17.sp12_h_r_0 <X> T_12_17.sp12_v_b_0
 (0 2)  (600 274)  (600 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (1 2)  (601 274)  (601 274)  routing T_12_17.glb_netwk_6 <X> T_12_17.wire_logic_cluster/lc_7/clk
 (2 2)  (602 274)  (602 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (621 274)  (621 274)  routing T_12_17.sp4_h_l_10 <X> T_12_17.lc_trk_g0_7
 (22 2)  (622 274)  (622 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (623 274)  (623 274)  routing T_12_17.sp4_h_l_10 <X> T_12_17.lc_trk_g0_7
 (24 2)  (624 274)  (624 274)  routing T_12_17.sp4_h_l_10 <X> T_12_17.lc_trk_g0_7
 (21 3)  (621 275)  (621 275)  routing T_12_17.sp4_h_l_10 <X> T_12_17.lc_trk_g0_7
 (22 3)  (622 275)  (622 275)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (623 275)  (623 275)  routing T_12_17.sp12_h_r_14 <X> T_12_17.lc_trk_g0_6
 (26 4)  (626 276)  (626 276)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 276)  (627 276)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 276)  (628 276)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 276)  (629 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 276)  (632 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (635 276)  (635 276)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.input_2_2
 (36 4)  (636 276)  (636 276)  LC_2 Logic Functioning bit
 (38 4)  (638 276)  (638 276)  LC_2 Logic Functioning bit
 (41 4)  (641 276)  (641 276)  LC_2 Logic Functioning bit
 (43 4)  (643 276)  (643 276)  LC_2 Logic Functioning bit
 (45 4)  (645 276)  (645 276)  LC_2 Logic Functioning bit
 (51 4)  (651 276)  (651 276)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (626 277)  (626 277)  routing T_12_17.lc_trk_g0_6 <X> T_12_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 277)  (629 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 277)  (630 277)  routing T_12_17.lc_trk_g3_2 <X> T_12_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 277)  (631 277)  routing T_12_17.lc_trk_g0_3 <X> T_12_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 277)  (632 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (633 277)  (633 277)  routing T_12_17.lc_trk_g2_4 <X> T_12_17.input_2_2
 (37 5)  (637 277)  (637 277)  LC_2 Logic Functioning bit
 (38 5)  (638 277)  (638 277)  LC_2 Logic Functioning bit
 (40 5)  (640 277)  (640 277)  LC_2 Logic Functioning bit
 (41 5)  (641 277)  (641 277)  LC_2 Logic Functioning bit
 (42 5)  (642 277)  (642 277)  LC_2 Logic Functioning bit
 (51 5)  (651 277)  (651 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (21 6)  (621 278)  (621 278)  routing T_12_17.wire_logic_cluster/lc_7/out <X> T_12_17.lc_trk_g1_7
 (22 6)  (622 278)  (622 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (16 8)  (616 280)  (616 280)  routing T_12_17.sp4_v_b_33 <X> T_12_17.lc_trk_g2_1
 (17 8)  (617 280)  (617 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (618 280)  (618 280)  routing T_12_17.sp4_v_b_33 <X> T_12_17.lc_trk_g2_1
 (25 8)  (625 280)  (625 280)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g2_2
 (18 9)  (618 281)  (618 281)  routing T_12_17.sp4_v_b_33 <X> T_12_17.lc_trk_g2_1
 (22 9)  (622 281)  (622 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 281)  (624 281)  routing T_12_17.rgt_op_2 <X> T_12_17.lc_trk_g2_2
 (17 11)  (617 283)  (617 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (25 12)  (625 284)  (625 284)  routing T_12_17.wire_logic_cluster/lc_2/out <X> T_12_17.lc_trk_g3_2
 (10 13)  (610 285)  (610 285)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_v_b_10
 (19 13)  (619 285)  (619 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (22 13)  (622 285)  (622 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (600 286)  (600 286)  routing T_12_17.glb_netwk_4 <X> T_12_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 286)  (601 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (626 286)  (626 286)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 286)  (628 286)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 286)  (629 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 286)  (631 286)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 286)  (632 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 286)  (634 286)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 286)  (637 286)  LC_7 Logic Functioning bit
 (39 14)  (639 286)  (639 286)  LC_7 Logic Functioning bit
 (40 14)  (640 286)  (640 286)  LC_7 Logic Functioning bit
 (45 14)  (645 286)  (645 286)  LC_7 Logic Functioning bit
 (26 15)  (626 287)  (626 287)  routing T_12_17.lc_trk_g0_7 <X> T_12_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 287)  (629 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 287)  (630 287)  routing T_12_17.lc_trk_g2_2 <X> T_12_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 287)  (631 287)  routing T_12_17.lc_trk_g1_7 <X> T_12_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 287)  (632 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (633 287)  (633 287)  routing T_12_17.lc_trk_g2_1 <X> T_12_17.input_2_7
 (37 15)  (637 287)  (637 287)  LC_7 Logic Functioning bit
 (38 15)  (638 287)  (638 287)  LC_7 Logic Functioning bit
 (39 15)  (639 287)  (639 287)  LC_7 Logic Functioning bit
 (41 15)  (641 287)  (641 287)  LC_7 Logic Functioning bit


LogicTile_13_17

 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (675 274)  (675 274)  routing T_13_17.sp4_v_b_15 <X> T_13_17.lc_trk_g0_7
 (22 2)  (676 274)  (676 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 274)  (677 274)  routing T_13_17.sp4_v_b_15 <X> T_13_17.lc_trk_g0_7
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 274)  (687 274)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (40 2)  (694 274)  (694 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (42 2)  (696 274)  (696 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (21 3)  (675 275)  (675 275)  routing T_13_17.sp4_v_b_15 <X> T_13_17.lc_trk_g0_7
 (30 3)  (684 275)  (684 275)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (37 3)  (691 275)  (691 275)  LC_1 Logic Functioning bit
 (39 3)  (693 275)  (693 275)  LC_1 Logic Functioning bit
 (40 3)  (694 275)  (694 275)  LC_1 Logic Functioning bit
 (41 3)  (695 275)  (695 275)  LC_1 Logic Functioning bit
 (42 3)  (696 275)  (696 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (48 3)  (702 275)  (702 275)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (655 276)  (655 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 276)  (678 276)  routing T_13_17.bot_op_3 <X> T_13_17.lc_trk_g1_3
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 276)  (684 276)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (39 4)  (693 276)  (693 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (46 4)  (700 276)  (700 276)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (48 4)  (702 276)  (702 276)  Enable bit of Mux _out_links/OutMux0_2 => wire_logic_cluster/lc_2/out sp4_v_b_4
 (50 4)  (704 276)  (704 276)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (707 276)  (707 276)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (0 5)  (654 277)  (654 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (1 5)  (655 277)  (655 277)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_7/cen
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 277)  (682 277)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g0_7 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (51 5)  (705 277)  (705 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (707 277)  (707 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (21 6)  (675 278)  (675 278)  routing T_13_17.lft_op_7 <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (678 278)  (678 278)  routing T_13_17.lft_op_7 <X> T_13_17.lc_trk_g1_7
 (15 7)  (669 279)  (669 279)  routing T_13_17.sp4_v_t_9 <X> T_13_17.lc_trk_g1_4
 (16 7)  (670 279)  (670 279)  routing T_13_17.sp4_v_t_9 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (11 8)  (665 280)  (665 280)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_b_8
 (15 9)  (669 281)  (669 281)  routing T_13_17.tnr_op_0 <X> T_13_17.lc_trk_g2_0
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (0 14)  (654 286)  (654 286)  routing T_13_17.glb_netwk_4 <X> T_13_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 286)  (655 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_14_17

 (15 0)  (723 272)  (723 272)  routing T_14_17.bot_op_1 <X> T_14_17.lc_trk_g0_1
 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (25 0)  (733 272)  (733 272)  routing T_14_17.lft_op_2 <X> T_14_17.lc_trk_g0_2
 (27 0)  (735 272)  (735 272)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 272)  (737 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 272)  (738 272)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 272)  (742 272)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (37 0)  (745 272)  (745 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (39 0)  (747 272)  (747 272)  LC_0 Logic Functioning bit
 (41 0)  (749 272)  (749 272)  LC_0 Logic Functioning bit
 (43 0)  (751 272)  (751 272)  LC_0 Logic Functioning bit
 (3 1)  (711 273)  (711 273)  routing T_14_17.sp12_h_l_23 <X> T_14_17.sp12_v_b_0
 (15 1)  (723 273)  (723 273)  routing T_14_17.bot_op_0 <X> T_14_17.lc_trk_g0_0
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.lft_op_2 <X> T_14_17.lc_trk_g0_2
 (30 1)  (738 273)  (738 273)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (744 273)  (744 273)  LC_0 Logic Functioning bit
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (38 1)  (746 273)  (746 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (41 1)  (749 273)  (749 273)  LC_0 Logic Functioning bit
 (43 1)  (751 273)  (751 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (733 274)  (733 274)  routing T_14_17.sp4_v_t_3 <X> T_14_17.lc_trk_g0_6
 (26 2)  (734 274)  (734 274)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 274)  (737 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 274)  (738 274)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 274)  (740 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 274)  (742 274)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 274)  (744 274)  LC_1 Logic Functioning bit
 (37 2)  (745 274)  (745 274)  LC_1 Logic Functioning bit
 (38 2)  (746 274)  (746 274)  LC_1 Logic Functioning bit
 (39 2)  (747 274)  (747 274)  LC_1 Logic Functioning bit
 (40 2)  (748 274)  (748 274)  LC_1 Logic Functioning bit
 (42 2)  (750 274)  (750 274)  LC_1 Logic Functioning bit
 (43 2)  (751 274)  (751 274)  LC_1 Logic Functioning bit
 (50 2)  (758 274)  (758 274)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (731 275)  (731 275)  routing T_14_17.sp4_v_t_3 <X> T_14_17.lc_trk_g0_6
 (25 3)  (733 275)  (733 275)  routing T_14_17.sp4_v_t_3 <X> T_14_17.lc_trk_g0_6
 (26 3)  (734 275)  (734 275)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 275)  (735 275)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 275)  (736 275)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 275)  (737 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 275)  (738 275)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_1/in_1
 (36 3)  (744 275)  (744 275)  LC_1 Logic Functioning bit
 (38 3)  (746 275)  (746 275)  LC_1 Logic Functioning bit
 (41 3)  (749 275)  (749 275)  LC_1 Logic Functioning bit
 (43 3)  (751 275)  (751 275)  LC_1 Logic Functioning bit
 (14 4)  (722 276)  (722 276)  routing T_14_17.bnr_op_0 <X> T_14_17.lc_trk_g1_0
 (15 4)  (723 276)  (723 276)  routing T_14_17.bot_op_1 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (729 276)  (729 276)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g1_3
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 276)  (733 276)  routing T_14_17.sp4_v_b_10 <X> T_14_17.lc_trk_g1_2
 (27 4)  (735 276)  (735 276)  routing T_14_17.lc_trk_g1_0 <X> T_14_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 276)  (741 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 276)  (744 276)  LC_2 Logic Functioning bit
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (38 4)  (746 276)  (746 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (40 4)  (748 276)  (748 276)  LC_2 Logic Functioning bit
 (41 4)  (749 276)  (749 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (43 4)  (751 276)  (751 276)  LC_2 Logic Functioning bit
 (50 4)  (758 276)  (758 276)  Cascade bit: LH_LC02_inmux02_5

 (14 5)  (722 277)  (722 277)  routing T_14_17.bnr_op_0 <X> T_14_17.lc_trk_g1_0
 (17 5)  (725 277)  (725 277)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (731 277)  (731 277)  routing T_14_17.sp4_v_b_10 <X> T_14_17.lc_trk_g1_2
 (25 5)  (733 277)  (733 277)  routing T_14_17.sp4_v_b_10 <X> T_14_17.lc_trk_g1_2
 (26 5)  (734 277)  (734 277)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 277)  (736 277)  routing T_14_17.lc_trk_g3_3 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g3_2 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 277)  (744 277)  LC_2 Logic Functioning bit
 (37 5)  (745 277)  (745 277)  LC_2 Logic Functioning bit
 (38 5)  (746 277)  (746 277)  LC_2 Logic Functioning bit
 (39 5)  (747 277)  (747 277)  LC_2 Logic Functioning bit
 (41 5)  (749 277)  (749 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (43 5)  (751 277)  (751 277)  LC_2 Logic Functioning bit
 (25 6)  (733 278)  (733 278)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g1_6
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (735 278)  (735 278)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 278)  (741 278)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (38 6)  (746 278)  (746 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (41 6)  (749 278)  (749 278)  LC_3 Logic Functioning bit
 (43 6)  (751 278)  (751 278)  LC_3 Logic Functioning bit
 (45 6)  (753 278)  (753 278)  LC_3 Logic Functioning bit
 (46 6)  (754 278)  (754 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (50 6)  (758 278)  (758 278)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (27 7)  (735 279)  (735 279)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 279)  (738 279)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g2_2 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (43 7)  (751 279)  (751 279)  LC_3 Logic Functioning bit
 (25 8)  (733 280)  (733 280)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g2_2
 (15 9)  (723 281)  (723 281)  routing T_14_17.sp4_v_t_29 <X> T_14_17.lc_trk_g2_0
 (16 9)  (724 281)  (724 281)  routing T_14_17.sp4_v_t_29 <X> T_14_17.lc_trk_g2_0
 (17 9)  (725 281)  (725 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (730 281)  (730 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 281)  (732 281)  routing T_14_17.rgt_op_2 <X> T_14_17.lc_trk_g2_2
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 282)  (736 282)  routing T_14_17.lc_trk_g2_0 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 283)  (735 283)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 283)  (740 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (37 11)  (745 283)  (745 283)  LC_5 Logic Functioning bit
 (21 12)  (729 284)  (729 284)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g3_3
 (22 12)  (730 284)  (730 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 284)  (731 284)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g3_3
 (26 12)  (734 284)  (734 284)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 284)  (735 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 284)  (737 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 284)  (738 284)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 284)  (739 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 284)  (740 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 284)  (741 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 284)  (742 284)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 284)  (745 284)  LC_6 Logic Functioning bit
 (38 12)  (746 284)  (746 284)  LC_6 Logic Functioning bit
 (41 12)  (749 284)  (749 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (21 13)  (729 285)  (729 285)  routing T_14_17.sp4_v_t_22 <X> T_14_17.lc_trk_g3_3
 (22 13)  (730 285)  (730 285)  Enable bit of Mux _local_links/g3_mux_2 => sp12_v_t_9 lc_trk_g3_2
 (23 13)  (731 285)  (731 285)  routing T_14_17.sp12_v_t_9 <X> T_14_17.lc_trk_g3_2
 (28 13)  (736 285)  (736 285)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 285)  (738 285)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 285)  (739 285)  routing T_14_17.lc_trk_g3_6 <X> T_14_17.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 285)  (740 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (36 13)  (744 285)  (744 285)  LC_6 Logic Functioning bit
 (38 13)  (746 285)  (746 285)  LC_6 Logic Functioning bit
 (41 13)  (749 285)  (749 285)  LC_6 Logic Functioning bit
 (43 13)  (751 285)  (751 285)  LC_6 Logic Functioning bit
 (48 13)  (756 285)  (756 285)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (708 286)  (708 286)  routing T_14_17.glb_netwk_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (733 286)  (733 286)  routing T_14_17.bnl_op_6 <X> T_14_17.lc_trk_g3_6
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (22 15)  (730 287)  (730 287)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (733 287)  (733 287)  routing T_14_17.bnl_op_6 <X> T_14_17.lc_trk_g3_6


LogicTile_15_17

 (15 0)  (777 272)  (777 272)  routing T_15_17.bot_op_1 <X> T_15_17.lc_trk_g0_1
 (17 0)  (779 272)  (779 272)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g0_3
 (26 0)  (788 272)  (788 272)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 272)  (792 272)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 272)  (795 272)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 272)  (798 272)  LC_0 Logic Functioning bit
 (38 0)  (800 272)  (800 272)  LC_0 Logic Functioning bit
 (41 0)  (803 272)  (803 272)  LC_0 Logic Functioning bit
 (43 0)  (805 272)  (805 272)  LC_0 Logic Functioning bit
 (21 1)  (783 273)  (783 273)  routing T_15_17.top_op_3 <X> T_15_17.lc_trk_g0_3
 (26 1)  (788 273)  (788 273)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 273)  (789 273)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 273)  (792 273)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 273)  (793 273)  routing T_15_17.lc_trk_g2_3 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 273)  (794 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (796 273)  (796 273)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.input_2_0
 (35 1)  (797 273)  (797 273)  routing T_15_17.lc_trk_g1_3 <X> T_15_17.input_2_0
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (38 1)  (800 273)  (800 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (42 1)  (804 273)  (804 273)  LC_0 Logic Functioning bit
 (43 1)  (805 273)  (805 273)  LC_0 Logic Functioning bit
 (15 2)  (777 274)  (777 274)  routing T_15_17.top_op_5 <X> T_15_17.lc_trk_g0_5
 (17 2)  (779 274)  (779 274)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (785 274)  (785 274)  routing T_15_17.sp12_h_r_23 <X> T_15_17.lc_trk_g0_7
 (25 2)  (787 274)  (787 274)  routing T_15_17.bnr_op_6 <X> T_15_17.lc_trk_g0_6
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (37 2)  (799 274)  (799 274)  LC_1 Logic Functioning bit
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (39 2)  (801 274)  (801 274)  LC_1 Logic Functioning bit
 (42 2)  (804 274)  (804 274)  LC_1 Logic Functioning bit
 (43 2)  (805 274)  (805 274)  LC_1 Logic Functioning bit
 (47 2)  (809 274)  (809 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (50 2)  (812 274)  (812 274)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (18 3)  (780 275)  (780 275)  routing T_15_17.top_op_5 <X> T_15_17.lc_trk_g0_5
 (21 3)  (783 275)  (783 275)  routing T_15_17.sp12_h_r_23 <X> T_15_17.lc_trk_g0_7
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (787 275)  (787 275)  routing T_15_17.bnr_op_6 <X> T_15_17.lc_trk_g0_6
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (37 3)  (799 275)  (799 275)  LC_1 Logic Functioning bit
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (39 3)  (801 275)  (801 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (43 3)  (805 275)  (805 275)  LC_1 Logic Functioning bit
 (22 4)  (784 276)  (784 276)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (785 276)  (785 276)  routing T_15_17.sp12_h_l_16 <X> T_15_17.lc_trk_g1_3
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 276)  (789 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 276)  (790 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 276)  (791 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 276)  (792 276)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (793 276)  (793 276)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 276)  (794 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 276)  (795 276)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (21 5)  (783 277)  (783 277)  routing T_15_17.sp12_h_l_16 <X> T_15_17.lc_trk_g1_3
 (27 5)  (789 277)  (789 277)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 277)  (793 277)  routing T_15_17.lc_trk_g2_7 <X> T_15_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (802 277)  (802 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (1 6)  (763 278)  (763 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_4 glb2local_0
 (15 6)  (777 278)  (777 278)  routing T_15_17.lft_op_5 <X> T_15_17.lc_trk_g1_5
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 278)  (780 278)  routing T_15_17.lft_op_5 <X> T_15_17.lc_trk_g1_5
 (21 6)  (783 278)  (783 278)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 278)  (795 278)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 278)  (796 278)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 278)  (802 278)  LC_3 Logic Functioning bit
 (42 6)  (804 278)  (804 278)  LC_3 Logic Functioning bit
 (47 6)  (809 278)  (809 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (1 7)  (763 279)  (763 279)  routing T_15_17.glb_netwk_4 <X> T_15_17.glb2local_0
 (21 7)  (783 279)  (783 279)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (26 7)  (788 279)  (788 279)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 279)  (793 279)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (41 7)  (803 279)  (803 279)  LC_3 Logic Functioning bit
 (43 7)  (805 279)  (805 279)  LC_3 Logic Functioning bit
 (15 8)  (777 280)  (777 280)  routing T_15_17.rgt_op_1 <X> T_15_17.lc_trk_g2_1
 (17 8)  (779 280)  (779 280)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 280)  (780 280)  routing T_15_17.rgt_op_1 <X> T_15_17.lc_trk_g2_1
 (21 8)  (783 280)  (783 280)  routing T_15_17.wire_logic_cluster/lc_3/out <X> T_15_17.lc_trk_g2_3
 (22 8)  (784 280)  (784 280)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 280)  (790 280)  routing T_15_17.lc_trk_g2_1 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (37 8)  (799 280)  (799 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (40 8)  (802 280)  (802 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (8 9)  (770 281)  (770 281)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_v_b_7
 (9 9)  (771 281)  (771 281)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_v_b_7
 (10 9)  (772 281)  (772 281)  routing T_15_17.sp4_h_l_36 <X> T_15_17.sp4_v_b_7
 (14 9)  (776 281)  (776 281)  routing T_15_17.tnl_op_0 <X> T_15_17.lc_trk_g2_0
 (15 9)  (777 281)  (777 281)  routing T_15_17.tnl_op_0 <X> T_15_17.lc_trk_g2_0
 (17 9)  (779 281)  (779 281)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (788 281)  (788 281)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 281)  (794 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (795 281)  (795 281)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.input_2_4
 (34 9)  (796 281)  (796 281)  routing T_15_17.lc_trk_g3_1 <X> T_15_17.input_2_4
 (36 9)  (798 281)  (798 281)  LC_4 Logic Functioning bit
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (38 9)  (800 281)  (800 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (40 9)  (802 281)  (802 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (43 9)  (805 281)  (805 281)  LC_4 Logic Functioning bit
 (21 10)  (783 282)  (783 282)  routing T_15_17.bnl_op_7 <X> T_15_17.lc_trk_g2_7
 (22 10)  (784 282)  (784 282)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (21 11)  (783 283)  (783 283)  routing T_15_17.bnl_op_7 <X> T_15_17.lc_trk_g2_7
 (16 12)  (778 284)  (778 284)  routing T_15_17.sp4_v_b_33 <X> T_15_17.lc_trk_g3_1
 (17 12)  (779 284)  (779 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (780 284)  (780 284)  routing T_15_17.sp4_v_b_33 <X> T_15_17.lc_trk_g3_1
 (21 12)  (783 284)  (783 284)  routing T_15_17.sp4_h_r_35 <X> T_15_17.lc_trk_g3_3
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_h_r_35 <X> T_15_17.lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.sp4_h_r_35 <X> T_15_17.lc_trk_g3_3
 (26 12)  (788 284)  (788 284)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 284)  (795 284)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 284)  (796 284)  routing T_15_17.lc_trk_g3_0 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 284)  (798 284)  LC_6 Logic Functioning bit
 (37 12)  (799 284)  (799 284)  LC_6 Logic Functioning bit
 (38 12)  (800 284)  (800 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (40 12)  (802 284)  (802 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (42 12)  (804 284)  (804 284)  LC_6 Logic Functioning bit
 (43 12)  (805 284)  (805 284)  LC_6 Logic Functioning bit
 (17 13)  (779 285)  (779 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (780 285)  (780 285)  routing T_15_17.sp4_v_b_33 <X> T_15_17.lc_trk_g3_1
 (26 13)  (788 285)  (788 285)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 285)  (791 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (36 13)  (798 285)  (798 285)  LC_6 Logic Functioning bit
 (38 13)  (800 285)  (800 285)  LC_6 Logic Functioning bit
 (40 13)  (802 285)  (802 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (42 13)  (804 285)  (804 285)  LC_6 Logic Functioning bit
 (43 13)  (805 285)  (805 285)  LC_6 Logic Functioning bit
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g0_5 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g2_0 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 286)  (798 286)  LC_7 Logic Functioning bit
 (37 14)  (799 286)  (799 286)  LC_7 Logic Functioning bit
 (39 14)  (801 286)  (801 286)  LC_7 Logic Functioning bit
 (40 14)  (802 286)  (802 286)  LC_7 Logic Functioning bit
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (50 14)  (812 286)  (812 286)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (777 287)  (777 287)  routing T_15_17.sp4_v_t_33 <X> T_15_17.lc_trk_g3_4
 (16 15)  (778 287)  (778 287)  routing T_15_17.sp4_v_t_33 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 287)  (798 287)  LC_7 Logic Functioning bit
 (37 15)  (799 287)  (799 287)  LC_7 Logic Functioning bit
 (38 15)  (800 287)  (800 287)  LC_7 Logic Functioning bit
 (40 15)  (802 287)  (802 287)  LC_7 Logic Functioning bit
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (42 15)  (804 287)  (804 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit
 (47 15)  (809 287)  (809 287)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_16_17

 (26 0)  (842 272)  (842 272)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 272)  (844 272)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 272)  (846 272)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 272)  (850 272)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 272)  (852 272)  LC_0 Logic Functioning bit
 (38 0)  (854 272)  (854 272)  LC_0 Logic Functioning bit
 (43 0)  (859 272)  (859 272)  LC_0 Logic Functioning bit
 (45 0)  (861 272)  (861 272)  LC_0 Logic Functioning bit
 (29 1)  (845 273)  (845 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (848 273)  (848 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (849 273)  (849 273)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.input_2_0
 (35 1)  (851 273)  (851 273)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.input_2_0
 (36 1)  (852 273)  (852 273)  LC_0 Logic Functioning bit
 (37 1)  (853 273)  (853 273)  LC_0 Logic Functioning bit
 (39 1)  (855 273)  (855 273)  LC_0 Logic Functioning bit
 (43 1)  (859 273)  (859 273)  LC_0 Logic Functioning bit
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (1 2)  (817 274)  (817 274)  routing T_16_17.glb_netwk_6 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (830 274)  (830 274)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g0_4
 (26 2)  (842 274)  (842 274)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (843 274)  (843 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 274)  (844 274)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 274)  (847 274)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 274)  (852 274)  LC_1 Logic Functioning bit
 (38 2)  (854 274)  (854 274)  LC_1 Logic Functioning bit
 (45 2)  (861 274)  (861 274)  LC_1 Logic Functioning bit
 (15 3)  (831 275)  (831 275)  routing T_16_17.lft_op_4 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (28 3)  (844 275)  (844 275)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 275)  (845 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 275)  (848 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (850 275)  (850 275)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.input_2_1
 (35 3)  (851 275)  (851 275)  routing T_16_17.lc_trk_g1_2 <X> T_16_17.input_2_1
 (36 3)  (852 275)  (852 275)  LC_1 Logic Functioning bit
 (37 3)  (853 275)  (853 275)  LC_1 Logic Functioning bit
 (38 3)  (854 275)  (854 275)  LC_1 Logic Functioning bit
 (14 4)  (830 276)  (830 276)  routing T_16_17.wire_logic_cluster/lc_0/out <X> T_16_17.lc_trk_g1_0
 (21 4)  (837 276)  (837 276)  routing T_16_17.wire_logic_cluster/lc_3/out <X> T_16_17.lc_trk_g1_3
 (22 4)  (838 276)  (838 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 276)  (841 276)  routing T_16_17.wire_logic_cluster/lc_2/out <X> T_16_17.lc_trk_g1_2
 (28 4)  (844 276)  (844 276)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 276)  (845 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 276)  (846 276)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 276)  (847 276)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 276)  (849 276)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 276)  (852 276)  LC_2 Logic Functioning bit
 (37 4)  (853 276)  (853 276)  LC_2 Logic Functioning bit
 (38 4)  (854 276)  (854 276)  LC_2 Logic Functioning bit
 (39 4)  (855 276)  (855 276)  LC_2 Logic Functioning bit
 (45 4)  (861 276)  (861 276)  LC_2 Logic Functioning bit
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (19 5)  (835 277)  (835 277)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5
 (22 5)  (838 277)  (838 277)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (26 5)  (842 277)  (842 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (36 5)  (852 277)  (852 277)  LC_2 Logic Functioning bit
 (37 5)  (853 277)  (853 277)  LC_2 Logic Functioning bit
 (38 5)  (854 277)  (854 277)  LC_2 Logic Functioning bit
 (39 5)  (855 277)  (855 277)  LC_2 Logic Functioning bit
 (40 5)  (856 277)  (856 277)  LC_2 Logic Functioning bit
 (42 5)  (858 277)  (858 277)  LC_2 Logic Functioning bit
 (44 5)  (860 277)  (860 277)  LC_2 Logic Functioning bit
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (14 6)  (830 278)  (830 278)  routing T_16_17.wire_logic_cluster/lc_4/out <X> T_16_17.lc_trk_g1_4
 (21 6)  (837 278)  (837 278)  routing T_16_17.lft_op_7 <X> T_16_17.lc_trk_g1_7
 (22 6)  (838 278)  (838 278)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 278)  (840 278)  routing T_16_17.lft_op_7 <X> T_16_17.lc_trk_g1_7
 (26 6)  (842 278)  (842 278)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 278)  (843 278)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 278)  (847 278)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (36 6)  (852 278)  (852 278)  LC_3 Logic Functioning bit
 (38 6)  (854 278)  (854 278)  LC_3 Logic Functioning bit
 (41 6)  (857 278)  (857 278)  LC_3 Logic Functioning bit
 (43 6)  (859 278)  (859 278)  LC_3 Logic Functioning bit
 (45 6)  (861 278)  (861 278)  LC_3 Logic Functioning bit
 (47 6)  (863 278)  (863 278)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (3 7)  (819 279)  (819 279)  routing T_16_17.sp12_h_r_0 <X> T_16_17.sp12_v_t_23
 (11 7)  (827 279)  (827 279)  routing T_16_17.sp4_h_r_5 <X> T_16_17.sp4_h_l_40
 (17 7)  (833 279)  (833 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 279)  (844 279)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 279)  (846 279)  routing T_16_17.lc_trk_g1_3 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (36 7)  (852 279)  (852 279)  LC_3 Logic Functioning bit
 (37 7)  (853 279)  (853 279)  LC_3 Logic Functioning bit
 (38 7)  (854 279)  (854 279)  LC_3 Logic Functioning bit
 (39 7)  (855 279)  (855 279)  LC_3 Logic Functioning bit
 (40 7)  (856 279)  (856 279)  LC_3 Logic Functioning bit
 (42 7)  (858 279)  (858 279)  LC_3 Logic Functioning bit
 (44 7)  (860 279)  (860 279)  LC_3 Logic Functioning bit
 (14 8)  (830 280)  (830 280)  routing T_16_17.sp4_v_b_24 <X> T_16_17.lc_trk_g2_0
 (25 8)  (841 280)  (841 280)  routing T_16_17.wire_logic_cluster/lc_2/out <X> T_16_17.lc_trk_g2_2
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 280)  (843 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 280)  (846 280)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 280)  (849 280)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 280)  (850 280)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 280)  (852 280)  LC_4 Logic Functioning bit
 (37 8)  (853 280)  (853 280)  LC_4 Logic Functioning bit
 (38 8)  (854 280)  (854 280)  LC_4 Logic Functioning bit
 (39 8)  (855 280)  (855 280)  LC_4 Logic Functioning bit
 (45 8)  (861 280)  (861 280)  LC_4 Logic Functioning bit
 (16 9)  (832 281)  (832 281)  routing T_16_17.sp4_v_b_24 <X> T_16_17.lc_trk_g2_0
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 281)  (847 281)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (852 281)  (852 281)  LC_4 Logic Functioning bit
 (38 9)  (854 281)  (854 281)  LC_4 Logic Functioning bit
 (14 10)  (830 282)  (830 282)  routing T_16_17.bnl_op_4 <X> T_16_17.lc_trk_g2_4
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 282)  (834 282)  routing T_16_17.wire_logic_cluster/lc_5/out <X> T_16_17.lc_trk_g2_5
 (25 10)  (841 282)  (841 282)  routing T_16_17.wire_logic_cluster/lc_6/out <X> T_16_17.lc_trk_g2_6
 (26 10)  (842 282)  (842 282)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (28 10)  (844 282)  (844 282)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 282)  (849 282)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 282)  (850 282)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (40 10)  (856 282)  (856 282)  LC_5 Logic Functioning bit
 (41 10)  (857 282)  (857 282)  LC_5 Logic Functioning bit
 (42 10)  (858 282)  (858 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (14 11)  (830 283)  (830 283)  routing T_16_17.bnl_op_4 <X> T_16_17.lc_trk_g2_4
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (22 11)  (838 283)  (838 283)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (844 283)  (844 283)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 283)  (847 283)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 283)  (848 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (850 283)  (850 283)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.input_2_5
 (39 11)  (855 283)  (855 283)  LC_5 Logic Functioning bit
 (40 11)  (856 283)  (856 283)  LC_5 Logic Functioning bit
 (42 11)  (858 283)  (858 283)  LC_5 Logic Functioning bit
 (4 12)  (820 284)  (820 284)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_v_b_9
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 284)  (834 284)  routing T_16_17.wire_logic_cluster/lc_1/out <X> T_16_17.lc_trk_g3_1
 (21 12)  (837 284)  (837 284)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g3_3
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 284)  (839 284)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g3_3
 (25 12)  (841 284)  (841 284)  routing T_16_17.bnl_op_2 <X> T_16_17.lc_trk_g3_2
 (26 12)  (842 284)  (842 284)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (843 284)  (843 284)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (844 284)  (844 284)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 284)  (845 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 284)  (847 284)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 284)  (848 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 284)  (850 284)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_6/in_3
 (35 12)  (851 284)  (851 284)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_6
 (38 12)  (854 284)  (854 284)  LC_6 Logic Functioning bit
 (39 12)  (855 284)  (855 284)  LC_6 Logic Functioning bit
 (41 12)  (857 284)  (857 284)  LC_6 Logic Functioning bit
 (45 12)  (861 284)  (861 284)  LC_6 Logic Functioning bit
 (52 12)  (868 284)  (868 284)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (5 13)  (821 285)  (821 285)  routing T_16_17.sp4_h_l_44 <X> T_16_17.sp4_v_b_9
 (21 13)  (837 285)  (837 285)  routing T_16_17.sp4_v_t_22 <X> T_16_17.lc_trk_g3_3
 (22 13)  (838 285)  (838 285)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (841 285)  (841 285)  routing T_16_17.bnl_op_2 <X> T_16_17.lc_trk_g3_2
 (26 13)  (842 285)  (842 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 285)  (844 285)  routing T_16_17.lc_trk_g2_6 <X> T_16_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 285)  (845 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 285)  (846 285)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 285)  (848 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (849 285)  (849 285)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.input_2_6
 (39 13)  (855 285)  (855 285)  LC_6 Logic Functioning bit
 (40 13)  (856 285)  (856 285)  LC_6 Logic Functioning bit
 (0 14)  (816 286)  (816 286)  routing T_16_17.glb_netwk_4 <X> T_16_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 286)  (817 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (830 286)  (830 286)  routing T_16_17.bnl_op_4 <X> T_16_17.lc_trk_g3_4
 (21 14)  (837 286)  (837 286)  routing T_16_17.wire_logic_cluster/lc_7/out <X> T_16_17.lc_trk_g3_7
 (22 14)  (838 286)  (838 286)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (842 286)  (842 286)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 286)  (843 286)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 286)  (844 286)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 286)  (846 286)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 286)  (847 286)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 286)  (850 286)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (45 14)  (861 286)  (861 286)  LC_7 Logic Functioning bit
 (48 14)  (864 286)  (864 286)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (14 15)  (830 287)  (830 287)  routing T_16_17.bnl_op_4 <X> T_16_17.lc_trk_g3_4
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (843 287)  (843 287)  routing T_16_17.lc_trk_g1_4 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 287)  (846 287)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g1_7 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 287)  (848 287)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_2 input_2_7
 (33 15)  (849 287)  (849 287)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.input_2_7
 (34 15)  (850 287)  (850 287)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.input_2_7
 (35 15)  (851 287)  (851 287)  routing T_16_17.lc_trk_g3_2 <X> T_16_17.input_2_7
 (36 15)  (852 287)  (852 287)  LC_7 Logic Functioning bit
 (38 15)  (854 287)  (854 287)  LC_7 Logic Functioning bit
 (39 15)  (855 287)  (855 287)  LC_7 Logic Functioning bit


LogicTile_17_17

 (0 0)  (874 272)  (874 272)  Negative Clock bit

 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (910 272)  (910 272)  LC_0 Logic Functioning bit
 (37 0)  (911 272)  (911 272)  LC_0 Logic Functioning bit
 (38 0)  (912 272)  (912 272)  LC_0 Logic Functioning bit
 (39 0)  (913 272)  (913 272)  LC_0 Logic Functioning bit
 (45 0)  (919 272)  (919 272)  LC_0 Logic Functioning bit
 (46 0)  (920 272)  (920 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (21 1)  (895 273)  (895 273)  routing T_17_17.sp4_r_v_b_32 <X> T_17_17.lc_trk_g0_3
 (31 1)  (905 273)  (905 273)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 273)  (910 273)  LC_0 Logic Functioning bit
 (37 1)  (911 273)  (911 273)  LC_0 Logic Functioning bit
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_3 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 275)  (874 275)  routing T_17_17.glb_netwk_3 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (3 3)  (877 275)  (877 275)  routing T_17_17.sp12_v_b_0 <X> T_17_17.sp12_h_l_23
 (0 4)  (874 276)  (874 276)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (1 4)  (875 276)  (875 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (874 277)  (874 277)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (1 5)  (875 277)  (875 277)  routing T_17_17.lc_trk_g3_3 <X> T_17_17.wire_logic_cluster/lc_7/cen
 (22 12)  (896 284)  (896 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (897 284)  (897 284)  routing T_17_17.sp4_v_t_30 <X> T_17_17.lc_trk_g3_3
 (24 12)  (898 284)  (898 284)  routing T_17_17.sp4_v_t_30 <X> T_17_17.lc_trk_g3_3
 (0 14)  (874 286)  (874 286)  routing T_17_17.glb_netwk_4 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_17

 (4 8)  (932 280)  (932 280)  routing T_18_17.sp4_v_t_47 <X> T_18_17.sp4_v_b_6
 (6 8)  (934 280)  (934 280)  routing T_18_17.sp4_v_t_47 <X> T_18_17.sp4_v_b_6


LogicTile_19_17

 (11 12)  (993 284)  (993 284)  routing T_19_17.sp4_v_t_45 <X> T_19_17.sp4_v_b_11
 (12 13)  (994 285)  (994 285)  routing T_19_17.sp4_v_t_45 <X> T_19_17.sp4_v_b_11


LogicTile_21_17

 (3 15)  (1093 287)  (1093 287)  routing T_21_17.sp12_h_l_22 <X> T_21_17.sp12_v_t_22


LogicTile_24_17

 (3 2)  (1255 274)  (1255 274)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23
 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_h_r_0 <X> T_24_17.sp12_h_l_23


LogicTile_28_17

 (3 2)  (1459 274)  (1459 274)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23
 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_h_r_0 <X> T_28_17.sp12_h_l_23


IO_Tile_33_17

 (17 2)  (1743 274)  (1743 274)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (17 5)  (1743 277)  (1743 277)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (17 1)  (0 257)  (0 257)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 258)  (12 258)  routing T_0_16.span12_horz_3 <X> T_0_16.lc_trk_g0_3
 (7 2)  (10 258)  (10 258)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_3 lc_trk_g0_3
 (8 2)  (9 258)  (9 258)  routing T_0_16.span12_horz_3 <X> T_0_16.lc_trk_g0_3
 (8 3)  (9 259)  (9 259)  routing T_0_16.span12_horz_3 <X> T_0_16.lc_trk_g0_3
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g0_3 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_5_16

 (37 4)  (271 260)  (271 260)  LC_2 Logic Functioning bit
 (39 4)  (273 260)  (273 260)  LC_2 Logic Functioning bit
 (40 4)  (274 260)  (274 260)  LC_2 Logic Functioning bit
 (42 4)  (276 260)  (276 260)  LC_2 Logic Functioning bit
 (47 4)  (281 260)  (281 260)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (26 5)  (260 261)  (260 261)  routing T_5_16.lc_trk_g3_3 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 261)  (261 261)  routing T_5_16.lc_trk_g3_3 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 261)  (262 261)  routing T_5_16.lc_trk_g3_3 <X> T_5_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 261)  (263 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (36 5)  (270 261)  (270 261)  LC_2 Logic Functioning bit
 (38 5)  (272 261)  (272 261)  LC_2 Logic Functioning bit
 (41 5)  (275 261)  (275 261)  LC_2 Logic Functioning bit
 (43 5)  (277 261)  (277 261)  LC_2 Logic Functioning bit
 (21 12)  (255 268)  (255 268)  routing T_5_16.sp12_v_t_0 <X> T_5_16.lc_trk_g3_3
 (22 12)  (256 268)  (256 268)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (258 268)  (258 268)  routing T_5_16.sp12_v_t_0 <X> T_5_16.lc_trk_g3_3
 (21 13)  (255 269)  (255 269)  routing T_5_16.sp12_v_t_0 <X> T_5_16.lc_trk_g3_3


RAM_Tile_8_16

 (2 8)  (398 264)  (398 264)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_10_16

 (22 2)  (514 258)  (514 258)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (516 258)  (516 258)  routing T_10_16.top_op_7 <X> T_10_16.lc_trk_g0_7
 (21 3)  (513 259)  (513 259)  routing T_10_16.top_op_7 <X> T_10_16.lc_trk_g0_7
 (14 7)  (506 263)  (506 263)  routing T_10_16.top_op_4 <X> T_10_16.lc_trk_g1_4
 (15 7)  (507 263)  (507 263)  routing T_10_16.top_op_4 <X> T_10_16.lc_trk_g1_4
 (17 7)  (509 263)  (509 263)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 8)  (519 264)  (519 264)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (521 264)  (521 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (522 264)  (522 264)  routing T_10_16.lc_trk_g1_4 <X> T_10_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (523 264)  (523 264)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (524 264)  (524 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (40 8)  (532 264)  (532 264)  LC_4 Logic Functioning bit
 (42 8)  (534 264)  (534 264)  LC_4 Logic Functioning bit
 (31 9)  (523 265)  (523 265)  routing T_10_16.lc_trk_g0_7 <X> T_10_16.wire_logic_cluster/lc_4/in_3
 (40 9)  (532 265)  (532 265)  LC_4 Logic Functioning bit
 (42 9)  (534 265)  (534 265)  LC_4 Logic Functioning bit


LogicTile_11_16

 (4 4)  (550 260)  (550 260)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_v_b_3
 (6 4)  (552 260)  (552 260)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_v_b_3
 (5 5)  (551 261)  (551 261)  routing T_11_16.sp4_h_l_44 <X> T_11_16.sp4_v_b_3
 (3 8)  (549 264)  (549 264)  routing T_11_16.sp12_h_r_1 <X> T_11_16.sp12_v_b_1
 (3 9)  (549 265)  (549 265)  routing T_11_16.sp12_h_r_1 <X> T_11_16.sp12_v_b_1


LogicTile_12_16

 (22 0)  (622 256)  (622 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (623 256)  (623 256)  routing T_12_16.sp12_h_r_11 <X> T_12_16.lc_trk_g0_3
 (32 0)  (632 256)  (632 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 256)  (633 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 256)  (634 256)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 256)  (636 256)  LC_0 Logic Functioning bit
 (37 0)  (637 256)  (637 256)  LC_0 Logic Functioning bit
 (38 0)  (638 256)  (638 256)  LC_0 Logic Functioning bit
 (39 0)  (639 256)  (639 256)  LC_0 Logic Functioning bit
 (45 0)  (645 256)  (645 256)  LC_0 Logic Functioning bit
 (31 1)  (631 257)  (631 257)  routing T_12_16.lc_trk_g3_2 <X> T_12_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 257)  (636 257)  LC_0 Logic Functioning bit
 (37 1)  (637 257)  (637 257)  LC_0 Logic Functioning bit
 (38 1)  (638 257)  (638 257)  LC_0 Logic Functioning bit
 (39 1)  (639 257)  (639 257)  LC_0 Logic Functioning bit
 (44 1)  (644 257)  (644 257)  LC_0 Logic Functioning bit
 (0 2)  (600 258)  (600 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (1 2)  (601 258)  (601 258)  routing T_12_16.glb_netwk_6 <X> T_12_16.wire_logic_cluster/lc_7/clk
 (2 2)  (602 258)  (602 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (617 258)  (617 258)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (618 259)  (618 259)  routing T_12_16.sp4_r_v_b_29 <X> T_12_16.lc_trk_g0_5
 (6 4)  (606 260)  (606 260)  routing T_12_16.sp4_h_r_10 <X> T_12_16.sp4_v_b_3
 (12 4)  (612 260)  (612 260)  routing T_12_16.sp4_v_b_11 <X> T_12_16.sp4_h_r_5
 (17 4)  (617 260)  (617 260)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (21 4)  (621 260)  (621 260)  routing T_12_16.sp4_h_r_11 <X> T_12_16.lc_trk_g1_3
 (22 4)  (622 260)  (622 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (623 260)  (623 260)  routing T_12_16.sp4_h_r_11 <X> T_12_16.lc_trk_g1_3
 (24 4)  (624 260)  (624 260)  routing T_12_16.sp4_h_r_11 <X> T_12_16.lc_trk_g1_3
 (11 5)  (611 261)  (611 261)  routing T_12_16.sp4_v_b_11 <X> T_12_16.sp4_h_r_5
 (13 5)  (613 261)  (613 261)  routing T_12_16.sp4_v_b_11 <X> T_12_16.sp4_h_r_5
 (18 5)  (618 261)  (618 261)  routing T_12_16.sp4_r_v_b_25 <X> T_12_16.lc_trk_g1_1
 (22 6)  (622 262)  (622 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (623 262)  (623 262)  routing T_12_16.sp4_v_b_23 <X> T_12_16.lc_trk_g1_7
 (24 6)  (624 262)  (624 262)  routing T_12_16.sp4_v_b_23 <X> T_12_16.lc_trk_g1_7
 (27 6)  (627 262)  (627 262)  routing T_12_16.lc_trk_g1_1 <X> T_12_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 262)  (629 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 262)  (632 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 262)  (634 262)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 262)  (637 262)  LC_3 Logic Functioning bit
 (42 6)  (642 262)  (642 262)  LC_3 Logic Functioning bit
 (45 6)  (645 262)  (645 262)  LC_3 Logic Functioning bit
 (26 7)  (626 263)  (626 263)  routing T_12_16.lc_trk_g0_3 <X> T_12_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 263)  (629 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 263)  (631 263)  routing T_12_16.lc_trk_g1_3 <X> T_12_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 263)  (632 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (633 263)  (633 263)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.input_2_3
 (35 7)  (635 263)  (635 263)  routing T_12_16.lc_trk_g2_3 <X> T_12_16.input_2_3
 (36 7)  (636 263)  (636 263)  LC_3 Logic Functioning bit
 (41 7)  (641 263)  (641 263)  LC_3 Logic Functioning bit
 (43 7)  (643 263)  (643 263)  LC_3 Logic Functioning bit
 (46 7)  (646 263)  (646 263)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (621 264)  (621 264)  routing T_12_16.wire_logic_cluster/lc_3/out <X> T_12_16.lc_trk_g2_3
 (22 8)  (622 264)  (622 264)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (17 10)  (617 266)  (617 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (618 266)  (618 266)  routing T_12_16.wire_logic_cluster/lc_5/out <X> T_12_16.lc_trk_g2_5
 (26 10)  (626 266)  (626 266)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 266)  (627 266)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 266)  (628 266)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 266)  (629 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 266)  (630 266)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 266)  (631 266)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 266)  (632 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (634 266)  (634 266)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (635 266)  (635 266)  routing T_12_16.lc_trk_g0_5 <X> T_12_16.input_2_5
 (36 10)  (636 266)  (636 266)  LC_5 Logic Functioning bit
 (41 10)  (641 266)  (641 266)  LC_5 Logic Functioning bit
 (43 10)  (643 266)  (643 266)  LC_5 Logic Functioning bit
 (45 10)  (645 266)  (645 266)  LC_5 Logic Functioning bit
 (46 10)  (646 266)  (646 266)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (47 10)  (647 266)  (647 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (28 11)  (628 267)  (628 267)  routing T_12_16.lc_trk_g2_5 <X> T_12_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 267)  (629 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 267)  (630 267)  routing T_12_16.lc_trk_g3_7 <X> T_12_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 267)  (631 267)  routing T_12_16.lc_trk_g1_7 <X> T_12_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 267)  (632 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (636 267)  (636 267)  LC_5 Logic Functioning bit
 (37 11)  (637 267)  (637 267)  LC_5 Logic Functioning bit
 (39 11)  (639 267)  (639 267)  LC_5 Logic Functioning bit
 (40 11)  (640 267)  (640 267)  LC_5 Logic Functioning bit
 (41 11)  (641 267)  (641 267)  LC_5 Logic Functioning bit
 (42 11)  (642 267)  (642 267)  LC_5 Logic Functioning bit
 (43 11)  (643 267)  (643 267)  LC_5 Logic Functioning bit
 (44 11)  (644 267)  (644 267)  LC_5 Logic Functioning bit
 (22 13)  (622 269)  (622 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (625 269)  (625 269)  routing T_12_16.sp4_r_v_b_42 <X> T_12_16.lc_trk_g3_2
 (0 14)  (600 270)  (600 270)  routing T_12_16.glb_netwk_4 <X> T_12_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 270)  (601 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (621 270)  (621 270)  routing T_12_16.rgt_op_7 <X> T_12_16.lc_trk_g3_7
 (22 14)  (622 270)  (622 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 270)  (624 270)  routing T_12_16.rgt_op_7 <X> T_12_16.lc_trk_g3_7


LogicTile_13_16

 (14 0)  (668 256)  (668 256)  routing T_13_16.bnr_op_0 <X> T_13_16.lc_trk_g0_0
 (17 0)  (671 256)  (671 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (672 256)  (672 256)  routing T_13_16.wire_logic_cluster/lc_1/out <X> T_13_16.lc_trk_g0_1
 (29 0)  (683 256)  (683 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 256)  (685 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 256)  (686 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 256)  (687 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (688 256)  (688 256)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 256)  (690 256)  LC_0 Logic Functioning bit
 (43 0)  (697 256)  (697 256)  LC_0 Logic Functioning bit
 (14 1)  (668 257)  (668 257)  routing T_13_16.bnr_op_0 <X> T_13_16.lc_trk_g0_0
 (17 1)  (671 257)  (671 257)  Enable bit of Mux _local_links/g0_mux_0 => bnr_op_0 lc_trk_g0_0
 (27 1)  (681 257)  (681 257)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 257)  (683 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 257)  (685 257)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 257)  (686 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (687 257)  (687 257)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.input_2_0
 (34 1)  (688 257)  (688 257)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.input_2_0
 (38 1)  (692 257)  (692 257)  LC_0 Logic Functioning bit
 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 258)  (668 258)  routing T_13_16.wire_logic_cluster/lc_4/out <X> T_13_16.lc_trk_g0_4
 (17 2)  (671 258)  (671 258)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (22 2)  (676 258)  (676 258)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (678 258)  (678 258)  routing T_13_16.bot_op_7 <X> T_13_16.lc_trk_g0_7
 (28 2)  (682 258)  (682 258)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 258)  (683 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 258)  (684 258)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 258)  (686 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 258)  (688 258)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 258)  (690 258)  LC_1 Logic Functioning bit
 (38 2)  (692 258)  (692 258)  LC_1 Logic Functioning bit
 (17 3)  (671 259)  (671 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (676 259)  (676 259)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (678 259)  (678 259)  routing T_13_16.bot_op_6 <X> T_13_16.lc_trk_g0_6
 (30 3)  (684 259)  (684 259)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 259)  (685 259)  routing T_13_16.lc_trk_g1_3 <X> T_13_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 259)  (690 259)  LC_1 Logic Functioning bit
 (38 3)  (692 259)  (692 259)  LC_1 Logic Functioning bit
 (13 4)  (667 260)  (667 260)  routing T_13_16.sp4_v_t_40 <X> T_13_16.sp4_v_b_5
 (14 4)  (668 260)  (668 260)  routing T_13_16.wire_logic_cluster/lc_0/out <X> T_13_16.lc_trk_g1_0
 (17 4)  (671 260)  (671 260)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 260)  (672 260)  routing T_13_16.bnr_op_1 <X> T_13_16.lc_trk_g1_1
 (21 4)  (675 260)  (675 260)  routing T_13_16.bnr_op_3 <X> T_13_16.lc_trk_g1_3
 (22 4)  (676 260)  (676 260)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (27 4)  (681 260)  (681 260)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 260)  (683 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 260)  (685 260)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 260)  (686 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_3
 (35 4)  (689 260)  (689 260)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.input_2_2
 (36 4)  (690 260)  (690 260)  LC_2 Logic Functioning bit
 (37 4)  (691 260)  (691 260)  LC_2 Logic Functioning bit
 (38 4)  (692 260)  (692 260)  LC_2 Logic Functioning bit
 (41 4)  (695 260)  (695 260)  LC_2 Logic Functioning bit
 (43 4)  (697 260)  (697 260)  LC_2 Logic Functioning bit
 (17 5)  (671 261)  (671 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (18 5)  (672 261)  (672 261)  routing T_13_16.bnr_op_1 <X> T_13_16.lc_trk_g1_1
 (21 5)  (675 261)  (675 261)  routing T_13_16.bnr_op_3 <X> T_13_16.lc_trk_g1_3
 (29 5)  (683 261)  (683 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 261)  (685 261)  routing T_13_16.lc_trk_g0_7 <X> T_13_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 261)  (686 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (687 261)  (687 261)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.input_2_2
 (35 5)  (689 261)  (689 261)  routing T_13_16.lc_trk_g2_6 <X> T_13_16.input_2_2
 (36 5)  (690 261)  (690 261)  LC_2 Logic Functioning bit
 (37 5)  (691 261)  (691 261)  LC_2 Logic Functioning bit
 (15 6)  (669 262)  (669 262)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g1_5
 (16 6)  (670 262)  (670 262)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (25 6)  (679 262)  (679 262)  routing T_13_16.wire_logic_cluster/lc_6/out <X> T_13_16.lc_trk_g1_6
 (26 6)  (680 262)  (680 262)  routing T_13_16.lc_trk_g0_5 <X> T_13_16.wire_logic_cluster/lc_3/in_0
 (36 6)  (690 262)  (690 262)  LC_3 Logic Functioning bit
 (37 6)  (691 262)  (691 262)  LC_3 Logic Functioning bit
 (38 6)  (692 262)  (692 262)  LC_3 Logic Functioning bit
 (41 6)  (695 262)  (695 262)  LC_3 Logic Functioning bit
 (42 6)  (696 262)  (696 262)  LC_3 Logic Functioning bit
 (43 6)  (697 262)  (697 262)  LC_3 Logic Functioning bit
 (50 6)  (704 262)  (704 262)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (676 263)  (676 263)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (29 7)  (683 263)  (683 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (36 7)  (690 263)  (690 263)  LC_3 Logic Functioning bit
 (37 7)  (691 263)  (691 263)  LC_3 Logic Functioning bit
 (39 7)  (693 263)  (693 263)  LC_3 Logic Functioning bit
 (40 7)  (694 263)  (694 263)  LC_3 Logic Functioning bit
 (42 7)  (696 263)  (696 263)  LC_3 Logic Functioning bit
 (43 7)  (697 263)  (697 263)  LC_3 Logic Functioning bit
 (1 8)  (655 264)  (655 264)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_4 glb2local_1
 (21 8)  (675 264)  (675 264)  routing T_13_16.rgt_op_3 <X> T_13_16.lc_trk_g2_3
 (22 8)  (676 264)  (676 264)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 264)  (678 264)  routing T_13_16.rgt_op_3 <X> T_13_16.lc_trk_g2_3
 (28 8)  (682 264)  (682 264)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 264)  (684 264)  routing T_13_16.lc_trk_g2_5 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 264)  (689 264)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_4
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (1 9)  (655 265)  (655 265)  routing T_13_16.glb_netwk_4 <X> T_13_16.glb2local_1
 (32 9)  (686 265)  (686 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (687 265)  (687 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_4
 (34 9)  (688 265)  (688 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_4
 (35 9)  (689 265)  (689 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_4
 (38 9)  (692 265)  (692 265)  LC_4 Logic Functioning bit
 (14 10)  (668 266)  (668 266)  routing T_13_16.bnl_op_4 <X> T_13_16.lc_trk_g2_4
 (16 10)  (670 266)  (670 266)  routing T_13_16.sp4_v_t_16 <X> T_13_16.lc_trk_g2_5
 (17 10)  (671 266)  (671 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (672 266)  (672 266)  routing T_13_16.sp4_v_t_16 <X> T_13_16.lc_trk_g2_5
 (21 10)  (675 266)  (675 266)  routing T_13_16.bnl_op_7 <X> T_13_16.lc_trk_g2_7
 (22 10)  (676 266)  (676 266)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (25 10)  (679 266)  (679 266)  routing T_13_16.wire_logic_cluster/lc_6/out <X> T_13_16.lc_trk_g2_6
 (27 10)  (681 266)  (681 266)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 266)  (683 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 266)  (684 266)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 266)  (685 266)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 266)  (686 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (690 266)  (690 266)  LC_5 Logic Functioning bit
 (37 10)  (691 266)  (691 266)  LC_5 Logic Functioning bit
 (38 10)  (692 266)  (692 266)  LC_5 Logic Functioning bit
 (39 10)  (693 266)  (693 266)  LC_5 Logic Functioning bit
 (40 10)  (694 266)  (694 266)  LC_5 Logic Functioning bit
 (41 10)  (695 266)  (695 266)  LC_5 Logic Functioning bit
 (42 10)  (696 266)  (696 266)  LC_5 Logic Functioning bit
 (43 10)  (697 266)  (697 266)  LC_5 Logic Functioning bit
 (50 10)  (704 266)  (704 266)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (668 267)  (668 267)  routing T_13_16.bnl_op_4 <X> T_13_16.lc_trk_g2_4
 (17 11)  (671 267)  (671 267)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (21 11)  (675 267)  (675 267)  routing T_13_16.bnl_op_7 <X> T_13_16.lc_trk_g2_7
 (22 11)  (676 267)  (676 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (680 267)  (680 267)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 267)  (682 267)  routing T_13_16.lc_trk_g2_3 <X> T_13_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 267)  (683 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 267)  (685 267)  routing T_13_16.lc_trk_g0_6 <X> T_13_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 267)  (690 267)  LC_5 Logic Functioning bit
 (37 11)  (691 267)  (691 267)  LC_5 Logic Functioning bit
 (38 11)  (692 267)  (692 267)  LC_5 Logic Functioning bit
 (39 11)  (693 267)  (693 267)  LC_5 Logic Functioning bit
 (40 11)  (694 267)  (694 267)  LC_5 Logic Functioning bit
 (42 11)  (696 267)  (696 267)  LC_5 Logic Functioning bit
 (43 11)  (697 267)  (697 267)  LC_5 Logic Functioning bit
 (48 11)  (702 267)  (702 267)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (15 12)  (669 268)  (669 268)  routing T_13_16.rgt_op_1 <X> T_13_16.lc_trk_g3_1
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (672 268)  (672 268)  routing T_13_16.rgt_op_1 <X> T_13_16.lc_trk_g3_1
 (28 12)  (682 268)  (682 268)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 268)  (683 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 268)  (684 268)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 268)  (685 268)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 268)  (686 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 268)  (688 268)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 268)  (689 268)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_6
 (36 12)  (690 268)  (690 268)  LC_6 Logic Functioning bit
 (37 12)  (691 268)  (691 268)  LC_6 Logic Functioning bit
 (38 12)  (692 268)  (692 268)  LC_6 Logic Functioning bit
 (39 12)  (693 268)  (693 268)  LC_6 Logic Functioning bit
 (45 12)  (699 268)  (699 268)  LC_6 Logic Functioning bit
 (27 13)  (681 269)  (681 269)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 269)  (683 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 269)  (684 269)  routing T_13_16.lc_trk_g2_7 <X> T_13_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 269)  (685 269)  routing T_13_16.lc_trk_g1_6 <X> T_13_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 269)  (686 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (687 269)  (687 269)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_6
 (34 13)  (688 269)  (688 269)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_6
 (35 13)  (689 269)  (689 269)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.input_2_6
 (36 13)  (690 269)  (690 269)  LC_6 Logic Functioning bit
 (37 13)  (691 269)  (691 269)  LC_6 Logic Functioning bit
 (38 13)  (692 269)  (692 269)  LC_6 Logic Functioning bit
 (39 13)  (693 269)  (693 269)  LC_6 Logic Functioning bit
 (41 13)  (695 269)  (695 269)  LC_6 Logic Functioning bit
 (48 13)  (702 269)  (702 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (52 13)  (706 269)  (706 269)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (654 270)  (654 270)  routing T_13_16.glb_netwk_4 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (21 14)  (675 270)  (675 270)  routing T_13_16.rgt_op_7 <X> T_13_16.lc_trk_g3_7
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 270)  (678 270)  routing T_13_16.rgt_op_7 <X> T_13_16.lc_trk_g3_7
 (29 14)  (683 270)  (683 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 270)  (684 270)  routing T_13_16.lc_trk_g0_4 <X> T_13_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 270)  (685 270)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 270)  (686 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 270)  (687 270)  routing T_13_16.lc_trk_g2_4 <X> T_13_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 270)  (690 270)  LC_7 Logic Functioning bit
 (37 14)  (691 270)  (691 270)  LC_7 Logic Functioning bit
 (38 14)  (692 270)  (692 270)  LC_7 Logic Functioning bit
 (39 14)  (693 270)  (693 270)  LC_7 Logic Functioning bit
 (41 14)  (695 270)  (695 270)  LC_7 Logic Functioning bit
 (43 14)  (697 270)  (697 270)  LC_7 Logic Functioning bit
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (678 271)  (678 271)  routing T_13_16.tnr_op_6 <X> T_13_16.lc_trk_g3_6
 (36 15)  (690 271)  (690 271)  LC_7 Logic Functioning bit
 (37 15)  (691 271)  (691 271)  LC_7 Logic Functioning bit
 (38 15)  (692 271)  (692 271)  LC_7 Logic Functioning bit
 (39 15)  (693 271)  (693 271)  LC_7 Logic Functioning bit
 (41 15)  (695 271)  (695 271)  LC_7 Logic Functioning bit
 (43 15)  (697 271)  (697 271)  LC_7 Logic Functioning bit


LogicTile_14_16

 (3 0)  (711 256)  (711 256)  routing T_14_16.sp12_h_r_0 <X> T_14_16.sp12_v_b_0
 (15 0)  (723 256)  (723 256)  routing T_14_16.bot_op_1 <X> T_14_16.lc_trk_g0_1
 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 0)  (730 256)  (730 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (732 256)  (732 256)  routing T_14_16.bot_op_3 <X> T_14_16.lc_trk_g0_3
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 256)  (738 256)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 256)  (739 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 256)  (741 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (38 0)  (746 256)  (746 256)  LC_0 Logic Functioning bit
 (39 0)  (747 256)  (747 256)  LC_0 Logic Functioning bit
 (3 1)  (711 257)  (711 257)  routing T_14_16.sp12_h_r_0 <X> T_14_16.sp12_v_b_0
 (22 1)  (730 257)  (730 257)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 257)  (732 257)  routing T_14_16.bot_op_2 <X> T_14_16.lc_trk_g0_2
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 257)  (736 257)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 257)  (739 257)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (741 257)  (741 257)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_0
 (34 1)  (742 257)  (742 257)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_0
 (35 1)  (743 257)  (743 257)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_0
 (36 1)  (744 257)  (744 257)  LC_0 Logic Functioning bit
 (38 1)  (746 257)  (746 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 258)  (723 258)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g0_5
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 258)  (726 258)  routing T_14_16.lft_op_5 <X> T_14_16.lc_trk_g0_5
 (22 2)  (730 258)  (730 258)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 258)  (732 258)  routing T_14_16.bot_op_7 <X> T_14_16.lc_trk_g0_7
 (25 2)  (733 258)  (733 258)  routing T_14_16.lft_op_6 <X> T_14_16.lc_trk_g0_6
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 258)  (744 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (48 2)  (756 258)  (756 258)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (758 258)  (758 258)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (723 259)  (723 259)  routing T_14_16.bot_op_4 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (730 259)  (730 259)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 259)  (732 259)  routing T_14_16.lft_op_6 <X> T_14_16.lc_trk_g0_6
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g0_2 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 259)  (739 259)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 259)  (744 259)  LC_1 Logic Functioning bit
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (38 3)  (746 259)  (746 259)  LC_1 Logic Functioning bit
 (41 3)  (749 259)  (749 259)  LC_1 Logic Functioning bit
 (43 3)  (751 259)  (751 259)  LC_1 Logic Functioning bit
 (47 3)  (755 259)  (755 259)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (756 259)  (756 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (1 4)  (709 260)  (709 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (729 260)  (729 260)  routing T_14_16.sp4_h_r_11 <X> T_14_16.lc_trk_g1_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (731 260)  (731 260)  routing T_14_16.sp4_h_r_11 <X> T_14_16.lc_trk_g1_3
 (24 4)  (732 260)  (732 260)  routing T_14_16.sp4_h_r_11 <X> T_14_16.lc_trk_g1_3
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 260)  (741 260)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (743 260)  (743 260)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_2
 (37 4)  (745 260)  (745 260)  LC_2 Logic Functioning bit
 (41 4)  (749 260)  (749 260)  LC_2 Logic Functioning bit
 (0 5)  (708 261)  (708 261)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (1 5)  (709 261)  (709 261)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_7/cen
 (26 5)  (734 261)  (734 261)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (32 5)  (740 261)  (740 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (741 261)  (741 261)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_2
 (34 5)  (742 261)  (742 261)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.input_2_2
 (13 6)  (721 262)  (721 262)  routing T_14_16.sp4_v_b_5 <X> T_14_16.sp4_v_t_40
 (15 6)  (723 262)  (723 262)  routing T_14_16.bot_op_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (21 6)  (729 262)  (729 262)  routing T_14_16.wire_logic_cluster/lc_7/out <X> T_14_16.lc_trk_g1_7
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (28 6)  (736 262)  (736 262)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (50 6)  (758 262)  (758 262)  Cascade bit: LH_LC03_inmux02_5

 (53 6)  (761 262)  (761 262)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (730 263)  (730 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 263)  (732 263)  routing T_14_16.bot_op_6 <X> T_14_16.lc_trk_g1_6
 (30 7)  (738 263)  (738 263)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (17 8)  (725 264)  (725 264)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 264)  (726 264)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g2_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g2_1 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (43 8)  (751 264)  (751 264)  LC_4 Logic Functioning bit
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (733 265)  (733 265)  routing T_14_16.sp4_r_v_b_34 <X> T_14_16.lc_trk_g2_2
 (37 9)  (745 265)  (745 265)  LC_4 Logic Functioning bit
 (39 9)  (747 265)  (747 265)  LC_4 Logic Functioning bit
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit
 (12 10)  (720 266)  (720 266)  routing T_14_16.sp4_v_b_8 <X> T_14_16.sp4_h_l_45
 (15 10)  (723 266)  (723 266)  routing T_14_16.sp4_h_l_16 <X> T_14_16.lc_trk_g2_5
 (16 10)  (724 266)  (724 266)  routing T_14_16.sp4_h_l_16 <X> T_14_16.lc_trk_g2_5
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (733 266)  (733 266)  routing T_14_16.wire_logic_cluster/lc_6/out <X> T_14_16.lc_trk_g2_6
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 266)  (738 266)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (50 10)  (758 266)  (758 266)  Cascade bit: LH_LC05_inmux02_5

 (10 11)  (718 267)  (718 267)  routing T_14_16.sp4_h_l_39 <X> T_14_16.sp4_v_t_42
 (18 11)  (726 267)  (726 267)  routing T_14_16.sp4_h_l_16 <X> T_14_16.lc_trk_g2_5
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 267)  (734 267)  routing T_14_16.lc_trk_g0_3 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 267)  (738 267)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (52 11)  (760 267)  (760 267)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (12 12)  (720 268)  (720 268)  routing T_14_16.sp4_h_l_45 <X> T_14_16.sp4_h_r_11
 (15 12)  (723 268)  (723 268)  routing T_14_16.tnl_op_1 <X> T_14_16.lc_trk_g3_1
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (729 268)  (729 268)  routing T_14_16.sp4_v_t_22 <X> T_14_16.lc_trk_g3_3
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 268)  (731 268)  routing T_14_16.sp4_v_t_22 <X> T_14_16.lc_trk_g3_3
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 268)  (741 268)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 268)  (742 268)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (13 13)  (721 269)  (721 269)  routing T_14_16.sp4_h_l_45 <X> T_14_16.sp4_h_r_11
 (18 13)  (726 269)  (726 269)  routing T_14_16.tnl_op_1 <X> T_14_16.lc_trk_g3_1
 (21 13)  (729 269)  (729 269)  routing T_14_16.sp4_v_t_22 <X> T_14_16.lc_trk_g3_3
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (26 13)  (734 269)  (734 269)  routing T_14_16.lc_trk_g0_6 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 269)  (739 269)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (39 13)  (747 269)  (747 269)  LC_6 Logic Functioning bit
 (48 13)  (756 269)  (756 269)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (16 14)  (724 270)  (724 270)  routing T_14_16.sp12_v_b_21 <X> T_14_16.lc_trk_g3_5
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (25 14)  (733 270)  (733 270)  routing T_14_16.bnl_op_6 <X> T_14_16.lc_trk_g3_6
 (26 14)  (734 270)  (734 270)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 270)  (735 270)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 270)  (738 270)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 270)  (739 270)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (743 270)  (743 270)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_7
 (36 14)  (744 270)  (744 270)  LC_7 Logic Functioning bit
 (37 14)  (745 270)  (745 270)  LC_7 Logic Functioning bit
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (39 14)  (747 270)  (747 270)  LC_7 Logic Functioning bit
 (41 14)  (749 270)  (749 270)  LC_7 Logic Functioning bit
 (42 14)  (750 270)  (750 270)  LC_7 Logic Functioning bit
 (43 14)  (751 270)  (751 270)  LC_7 Logic Functioning bit
 (18 15)  (726 271)  (726 271)  routing T_14_16.sp12_v_b_21 <X> T_14_16.lc_trk_g3_5
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (733 271)  (733 271)  routing T_14_16.bnl_op_6 <X> T_14_16.lc_trk_g3_6
 (26 15)  (734 271)  (734 271)  routing T_14_16.lc_trk_g0_7 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 271)  (740 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (742 271)  (742 271)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_7
 (35 15)  (743 271)  (743 271)  routing T_14_16.lc_trk_g1_6 <X> T_14_16.input_2_7
 (36 15)  (744 271)  (744 271)  LC_7 Logic Functioning bit
 (37 15)  (745 271)  (745 271)  LC_7 Logic Functioning bit
 (38 15)  (746 271)  (746 271)  LC_7 Logic Functioning bit
 (39 15)  (747 271)  (747 271)  LC_7 Logic Functioning bit
 (40 15)  (748 271)  (748 271)  LC_7 Logic Functioning bit
 (41 15)  (749 271)  (749 271)  LC_7 Logic Functioning bit
 (42 15)  (750 271)  (750 271)  LC_7 Logic Functioning bit
 (43 15)  (751 271)  (751 271)  LC_7 Logic Functioning bit
 (48 15)  (756 271)  (756 271)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_16

 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (37 0)  (799 256)  (799 256)  LC_0 Logic Functioning bit
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (41 0)  (803 256)  (803 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (48 0)  (810 256)  (810 256)  Enable bit of Mux _out_links/OutMux0_0 => wire_logic_cluster/lc_0/out sp4_v_b_0
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g0_7 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (39 1)  (801 257)  (801 257)  LC_0 Logic Functioning bit
 (48 1)  (810 257)  (810 257)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (14 2)  (776 258)  (776 258)  routing T_15_16.bnr_op_4 <X> T_15_16.lc_trk_g0_4
 (21 2)  (783 258)  (783 258)  routing T_15_16.lft_op_7 <X> T_15_16.lc_trk_g0_7
 (22 2)  (784 258)  (784 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 258)  (786 258)  routing T_15_16.lft_op_7 <X> T_15_16.lc_trk_g0_7
 (27 2)  (789 258)  (789 258)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 258)  (790 258)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 258)  (793 258)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (797 258)  (797 258)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_1
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (38 2)  (800 258)  (800 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (40 2)  (802 258)  (802 258)  LC_1 Logic Functioning bit
 (41 2)  (803 258)  (803 258)  LC_1 Logic Functioning bit
 (42 2)  (804 258)  (804 258)  LC_1 Logic Functioning bit
 (43 2)  (805 258)  (805 258)  LC_1 Logic Functioning bit
 (14 3)  (776 259)  (776 259)  routing T_15_16.bnr_op_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (26 3)  (788 259)  (788 259)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 259)  (789 259)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 259)  (790 259)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 259)  (792 259)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (32 3)  (794 259)  (794 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (795 259)  (795 259)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_1
 (35 3)  (797 259)  (797 259)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.input_2_1
 (36 3)  (798 259)  (798 259)  LC_1 Logic Functioning bit
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (38 3)  (800 259)  (800 259)  LC_1 Logic Functioning bit
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (40 3)  (802 259)  (802 259)  LC_1 Logic Functioning bit
 (41 3)  (803 259)  (803 259)  LC_1 Logic Functioning bit
 (42 3)  (804 259)  (804 259)  LC_1 Logic Functioning bit
 (43 3)  (805 259)  (805 259)  LC_1 Logic Functioning bit
 (26 4)  (788 260)  (788 260)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 260)  (798 260)  LC_2 Logic Functioning bit
 (37 4)  (799 260)  (799 260)  LC_2 Logic Functioning bit
 (38 4)  (800 260)  (800 260)  LC_2 Logic Functioning bit
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (41 4)  (803 260)  (803 260)  LC_2 Logic Functioning bit
 (42 4)  (804 260)  (804 260)  LC_2 Logic Functioning bit
 (43 4)  (805 260)  (805 260)  LC_2 Logic Functioning bit
 (50 4)  (812 260)  (812 260)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 261)  (798 261)  LC_2 Logic Functioning bit
 (37 5)  (799 261)  (799 261)  LC_2 Logic Functioning bit
 (38 5)  (800 261)  (800 261)  LC_2 Logic Functioning bit
 (39 5)  (801 261)  (801 261)  LC_2 Logic Functioning bit
 (40 5)  (802 261)  (802 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (43 5)  (805 261)  (805 261)  LC_2 Logic Functioning bit
 (14 6)  (776 262)  (776 262)  routing T_15_16.bnr_op_4 <X> T_15_16.lc_trk_g1_4
 (27 6)  (789 262)  (789 262)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 262)  (790 262)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 262)  (795 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 262)  (797 262)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.input_2_3
 (40 6)  (802 262)  (802 262)  LC_3 Logic Functioning bit
 (14 7)  (776 263)  (776 263)  routing T_15_16.bnr_op_4 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (26 7)  (788 263)  (788 263)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 263)  (789 263)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 263)  (790 263)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 263)  (793 263)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (796 263)  (796 263)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.input_2_3
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (780 264)  (780 264)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g2_1
 (21 8)  (783 264)  (783 264)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (785 264)  (785 264)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (24 8)  (786 264)  (786 264)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (25 8)  (787 264)  (787 264)  routing T_15_16.sp4_v_t_23 <X> T_15_16.lc_trk_g2_2
 (28 8)  (790 264)  (790 264)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 264)  (798 264)  LC_4 Logic Functioning bit
 (48 8)  (810 264)  (810 264)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (812 264)  (812 264)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (780 265)  (780 265)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g2_1
 (21 9)  (783 265)  (783 265)  routing T_15_16.sp4_h_r_43 <X> T_15_16.lc_trk_g2_3
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 265)  (785 265)  routing T_15_16.sp4_v_t_23 <X> T_15_16.lc_trk_g2_2
 (25 9)  (787 265)  (787 265)  routing T_15_16.sp4_v_t_23 <X> T_15_16.lc_trk_g2_2
 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 265)  (789 265)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 265)  (790 265)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 265)  (792 265)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 265)  (793 265)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (15 10)  (777 266)  (777 266)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 266)  (780 266)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g2_5
 (21 10)  (783 266)  (783 266)  routing T_15_16.rgt_op_7 <X> T_15_16.lc_trk_g2_7
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (786 266)  (786 266)  routing T_15_16.rgt_op_7 <X> T_15_16.lc_trk_g2_7
 (25 10)  (787 266)  (787 266)  routing T_15_16.rgt_op_6 <X> T_15_16.lc_trk_g2_6
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (786 267)  (786 267)  routing T_15_16.rgt_op_6 <X> T_15_16.lc_trk_g2_6
 (21 12)  (783 268)  (783 268)  routing T_15_16.rgt_op_3 <X> T_15_16.lc_trk_g3_3
 (22 12)  (784 268)  (784 268)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (786 268)  (786 268)  routing T_15_16.rgt_op_3 <X> T_15_16.lc_trk_g3_3
 (25 12)  (787 268)  (787 268)  routing T_15_16.rgt_op_2 <X> T_15_16.lc_trk_g3_2
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 268)  (790 268)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 268)  (797 268)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.input_2_6
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (37 12)  (799 268)  (799 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (39 12)  (801 268)  (801 268)  LC_6 Logic Functioning bit
 (41 12)  (803 268)  (803 268)  LC_6 Logic Functioning bit
 (42 12)  (804 268)  (804 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (51 12)  (813 268)  (813 268)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (786 269)  (786 269)  routing T_15_16.rgt_op_2 <X> T_15_16.lc_trk_g3_2
 (26 13)  (788 269)  (788 269)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 269)  (789 269)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 269)  (790 269)  routing T_15_16.lc_trk_g3_3 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 269)  (792 269)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 269)  (794 269)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (798 269)  (798 269)  LC_6 Logic Functioning bit
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (38 13)  (800 269)  (800 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (40 13)  (802 269)  (802 269)  LC_6 Logic Functioning bit
 (41 13)  (803 269)  (803 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (43 13)  (805 269)  (805 269)  LC_6 Logic Functioning bit
 (6 14)  (768 270)  (768 270)  routing T_15_16.sp4_v_b_6 <X> T_15_16.sp4_v_t_44
 (15 14)  (777 270)  (777 270)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g3_5
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 270)  (780 270)  routing T_15_16.rgt_op_5 <X> T_15_16.lc_trk_g3_5
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 270)  (793 270)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 270)  (795 270)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 270)  (796 270)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (37 14)  (799 270)  (799 270)  LC_7 Logic Functioning bit
 (38 14)  (800 270)  (800 270)  LC_7 Logic Functioning bit
 (39 14)  (801 270)  (801 270)  LC_7 Logic Functioning bit
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (42 14)  (804 270)  (804 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (50 14)  (812 270)  (812 270)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (813 270)  (813 270)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (5 15)  (767 271)  (767 271)  routing T_15_16.sp4_v_b_6 <X> T_15_16.sp4_v_t_44
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (38 15)  (800 271)  (800 271)  LC_7 Logic Functioning bit
 (39 15)  (801 271)  (801 271)  LC_7 Logic Functioning bit
 (41 15)  (803 271)  (803 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit
 (43 15)  (805 271)  (805 271)  LC_7 Logic Functioning bit
 (47 15)  (809 271)  (809 271)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_16_16

 (11 0)  (827 256)  (827 256)  routing T_16_16.sp4_v_t_43 <X> T_16_16.sp4_v_b_2
 (13 0)  (829 256)  (829 256)  routing T_16_16.sp4_v_t_43 <X> T_16_16.sp4_v_b_2
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (1 2)  (817 258)  (817 258)  routing T_16_16.glb_netwk_6 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (831 259)  (831 259)  routing T_16_16.bot_op_4 <X> T_16_16.lc_trk_g0_4
 (17 3)  (833 259)  (833 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 4)  (837 260)  (837 260)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (31 4)  (847 260)  (847 260)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 260)  (852 260)  LC_2 Logic Functioning bit
 (37 4)  (853 260)  (853 260)  LC_2 Logic Functioning bit
 (38 4)  (854 260)  (854 260)  LC_2 Logic Functioning bit
 (39 4)  (855 260)  (855 260)  LC_2 Logic Functioning bit
 (45 4)  (861 260)  (861 260)  LC_2 Logic Functioning bit
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g2_7 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (36 5)  (852 261)  (852 261)  LC_2 Logic Functioning bit
 (37 5)  (853 261)  (853 261)  LC_2 Logic Functioning bit
 (38 5)  (854 261)  (854 261)  LC_2 Logic Functioning bit
 (39 5)  (855 261)  (855 261)  LC_2 Logic Functioning bit
 (44 5)  (860 261)  (860 261)  LC_2 Logic Functioning bit
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 262)  (849 262)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (37 6)  (853 262)  (853 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (39 6)  (855 262)  (855 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g3_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (37 7)  (853 263)  (853 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (39 7)  (855 263)  (855 263)  LC_3 Logic Functioning bit
 (44 7)  (860 263)  (860 263)  LC_3 Logic Functioning bit
 (5 8)  (821 264)  (821 264)  routing T_16_16.sp4_v_t_43 <X> T_16_16.sp4_h_r_6
 (17 10)  (833 266)  (833 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 266)  (834 266)  routing T_16_16.wire_logic_cluster/lc_5/out <X> T_16_16.lc_trk_g2_5
 (21 10)  (837 266)  (837 266)  routing T_16_16.wire_logic_cluster/lc_7/out <X> T_16_16.lc_trk_g2_7
 (22 10)  (838 266)  (838 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g0_4 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (37 10)  (853 266)  (853 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (39 10)  (855 266)  (855 266)  LC_5 Logic Functioning bit
 (45 10)  (861 266)  (861 266)  LC_5 Logic Functioning bit
 (52 10)  (868 266)  (868 266)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (852 267)  (852 267)  LC_5 Logic Functioning bit
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (38 11)  (854 267)  (854 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (44 11)  (860 267)  (860 267)  LC_5 Logic Functioning bit
 (31 12)  (847 268)  (847 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g2_5 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (37 12)  (853 268)  (853 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (39 12)  (855 268)  (855 268)  LC_6 Logic Functioning bit
 (45 12)  (861 268)  (861 268)  LC_6 Logic Functioning bit
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (37 13)  (853 269)  (853 269)  LC_6 Logic Functioning bit
 (38 13)  (854 269)  (854 269)  LC_6 Logic Functioning bit
 (39 13)  (855 269)  (855 269)  LC_6 Logic Functioning bit
 (44 13)  (860 269)  (860 269)  LC_6 Logic Functioning bit
 (0 14)  (816 270)  (816 270)  routing T_16_16.glb_netwk_4 <X> T_16_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 270)  (817 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (838 270)  (838 270)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (839 270)  (839 270)  routing T_16_16.sp12_v_b_23 <X> T_16_16.lc_trk_g3_7
 (32 14)  (848 270)  (848 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 270)  (850 270)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 270)  (852 270)  LC_7 Logic Functioning bit
 (37 14)  (853 270)  (853 270)  LC_7 Logic Functioning bit
 (38 14)  (854 270)  (854 270)  LC_7 Logic Functioning bit
 (39 14)  (855 270)  (855 270)  LC_7 Logic Functioning bit
 (45 14)  (861 270)  (861 270)  LC_7 Logic Functioning bit
 (21 15)  (837 271)  (837 271)  routing T_16_16.sp12_v_b_23 <X> T_16_16.lc_trk_g3_7
 (31 15)  (847 271)  (847 271)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 271)  (852 271)  LC_7 Logic Functioning bit
 (37 15)  (853 271)  (853 271)  LC_7 Logic Functioning bit
 (38 15)  (854 271)  (854 271)  LC_7 Logic Functioning bit
 (39 15)  (855 271)  (855 271)  LC_7 Logic Functioning bit
 (44 15)  (860 271)  (860 271)  LC_7 Logic Functioning bit


LogicTile_17_16

 (11 0)  (885 256)  (885 256)  routing T_17_16.sp4_v_t_43 <X> T_17_16.sp4_v_b_2
 (13 0)  (887 256)  (887 256)  routing T_17_16.sp4_v_t_43 <X> T_17_16.sp4_v_b_2
 (2 2)  (876 258)  (876 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 259)  (874 259)  routing T_17_16.glb_netwk_1 <X> T_17_16.wire_logic_cluster/lc_7/clk
 (1 4)  (875 260)  (875 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (895 260)  (895 260)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g1_3
 (22 4)  (896 260)  (896 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 260)  (897 260)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g1_3
 (24 4)  (898 260)  (898 260)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g1_3
 (26 4)  (900 260)  (900 260)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (36 4)  (910 260)  (910 260)  LC_2 Logic Functioning bit
 (38 4)  (912 260)  (912 260)  LC_2 Logic Functioning bit
 (41 4)  (915 260)  (915 260)  LC_2 Logic Functioning bit
 (43 4)  (917 260)  (917 260)  LC_2 Logic Functioning bit
 (45 4)  (919 260)  (919 260)  LC_2 Logic Functioning bit
 (0 5)  (874 261)  (874 261)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (1 5)  (875 261)  (875 261)  routing T_17_16.lc_trk_g1_3 <X> T_17_16.wire_logic_cluster/lc_7/cen
 (21 5)  (895 261)  (895 261)  routing T_17_16.sp4_h_r_19 <X> T_17_16.lc_trk_g1_3
 (27 5)  (901 261)  (901 261)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 261)  (902 261)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 261)  (903 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (911 261)  (911 261)  LC_2 Logic Functioning bit
 (39 5)  (913 261)  (913 261)  LC_2 Logic Functioning bit
 (40 5)  (914 261)  (914 261)  LC_2 Logic Functioning bit
 (42 5)  (916 261)  (916 261)  LC_2 Logic Functioning bit
 (51 5)  (925 261)  (925 261)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (4 8)  (878 264)  (878 264)  routing T_17_16.sp4_v_t_43 <X> T_17_16.sp4_v_b_6
 (5 8)  (879 264)  (879 264)  routing T_17_16.sp4_v_t_43 <X> T_17_16.sp4_h_r_6
 (11 8)  (885 264)  (885 264)  routing T_17_16.sp4_h_r_3 <X> T_17_16.sp4_v_b_8
 (9 9)  (883 265)  (883 265)  routing T_17_16.sp4_v_t_42 <X> T_17_16.sp4_v_b_7
 (0 14)  (874 270)  (874 270)  routing T_17_16.glb_netwk_4 <X> T_17_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 270)  (875 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (892 271)  (892 271)  routing T_17_16.sp4_r_v_b_45 <X> T_17_16.lc_trk_g3_5


LogicTile_18_16

 (0 0)  (928 256)  (928 256)  Negative Clock bit

 (31 0)  (959 256)  (959 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 256)  (960 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 256)  (961 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 256)  (962 256)  routing T_18_16.lc_trk_g3_4 <X> T_18_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 256)  (964 256)  LC_0 Logic Functioning bit
 (37 0)  (965 256)  (965 256)  LC_0 Logic Functioning bit
 (38 0)  (966 256)  (966 256)  LC_0 Logic Functioning bit
 (39 0)  (967 256)  (967 256)  LC_0 Logic Functioning bit
 (45 0)  (973 256)  (973 256)  LC_0 Logic Functioning bit
 (47 0)  (975 256)  (975 256)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (36 1)  (964 257)  (964 257)  LC_0 Logic Functioning bit
 (37 1)  (965 257)  (965 257)  LC_0 Logic Functioning bit
 (38 1)  (966 257)  (966 257)  LC_0 Logic Functioning bit
 (39 1)  (967 257)  (967 257)  LC_0 Logic Functioning bit
 (0 2)  (928 258)  (928 258)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (2 2)  (930 258)  (930 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (928 259)  (928 259)  routing T_18_16.glb_netwk_3 <X> T_18_16.wire_logic_cluster/lc_7/clk
 (1 4)  (929 260)  (929 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (949 260)  (949 260)  routing T_18_16.sp4_h_r_19 <X> T_18_16.lc_trk_g1_3
 (22 4)  (950 260)  (950 260)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (951 260)  (951 260)  routing T_18_16.sp4_h_r_19 <X> T_18_16.lc_trk_g1_3
 (24 4)  (952 260)  (952 260)  routing T_18_16.sp4_h_r_19 <X> T_18_16.lc_trk_g1_3
 (0 5)  (928 261)  (928 261)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (1 5)  (929 261)  (929 261)  routing T_18_16.lc_trk_g1_3 <X> T_18_16.wire_logic_cluster/lc_7/cen
 (21 5)  (949 261)  (949 261)  routing T_18_16.sp4_h_r_19 <X> T_18_16.lc_trk_g1_3
 (0 14)  (928 270)  (928 270)  routing T_18_16.glb_netwk_4 <X> T_18_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 270)  (929 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (942 270)  (942 270)  routing T_18_16.sp12_v_t_3 <X> T_18_16.lc_trk_g3_4
 (14 15)  (942 271)  (942 271)  routing T_18_16.sp12_v_t_3 <X> T_18_16.lc_trk_g3_4
 (15 15)  (943 271)  (943 271)  routing T_18_16.sp12_v_t_3 <X> T_18_16.lc_trk_g3_4
 (17 15)  (945 271)  (945 271)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (19 15)  (947 271)  (947 271)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_16

 (4 8)  (1040 264)  (1040 264)  routing T_20_16.sp4_h_l_43 <X> T_20_16.sp4_v_b_6
 (5 9)  (1041 265)  (1041 265)  routing T_20_16.sp4_h_l_43 <X> T_20_16.sp4_v_b_6
 (5 12)  (1041 268)  (1041 268)  routing T_20_16.sp4_h_l_43 <X> T_20_16.sp4_h_r_9
 (4 13)  (1040 269)  (1040 269)  routing T_20_16.sp4_h_l_43 <X> T_20_16.sp4_h_r_9
 (5 13)  (1041 269)  (1041 269)  routing T_20_16.sp4_h_r_9 <X> T_20_16.sp4_v_b_9


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


IO_Tile_33_16

 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0



LogicTile_3_15

 (3 4)  (129 244)  (129 244)  routing T_3_15.sp12_v_t_23 <X> T_3_15.sp12_h_r_0


LogicTile_4_15

 (3 4)  (183 244)  (183 244)  routing T_4_15.sp12_v_t_23 <X> T_4_15.sp12_h_r_0


LogicTile_7_15

 (3 4)  (345 244)  (345 244)  routing T_7_15.sp12_v_b_0 <X> T_7_15.sp12_h_r_0
 (3 5)  (345 245)  (345 245)  routing T_7_15.sp12_v_b_0 <X> T_7_15.sp12_h_r_0


RAM_Tile_8_15

 (13 13)  (409 253)  (409 253)  routing T_8_15.sp4_v_t_43 <X> T_8_15.sp4_h_r_11


LogicTile_10_15

 (2 4)  (494 244)  (494 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 4)  (511 244)  (511 244)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_11_15

 (0 2)  (546 242)  (546 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (1 2)  (547 242)  (547 242)  routing T_11_15.glb_netwk_6 <X> T_11_15.wire_logic_cluster/lc_7/clk
 (2 2)  (548 242)  (548 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (572 244)  (572 244)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (27 4)  (573 244)  (573 244)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (574 244)  (574 244)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 244)  (575 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 244)  (577 244)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 244)  (578 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 244)  (579 244)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 244)  (580 244)  routing T_11_15.lc_trk_g3_4 <X> T_11_15.wire_logic_cluster/lc_2/in_3
 (37 4)  (583 244)  (583 244)  LC_2 Logic Functioning bit
 (39 4)  (585 244)  (585 244)  LC_2 Logic Functioning bit
 (41 4)  (587 244)  (587 244)  LC_2 Logic Functioning bit
 (43 4)  (589 244)  (589 244)  LC_2 Logic Functioning bit
 (45 4)  (591 244)  (591 244)  LC_2 Logic Functioning bit
 (51 4)  (597 244)  (597 244)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (26 5)  (572 245)  (572 245)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 245)  (574 245)  routing T_11_15.lc_trk_g2_6 <X> T_11_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 245)  (575 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 245)  (576 245)  routing T_11_15.lc_trk_g3_2 <X> T_11_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 245)  (582 245)  LC_2 Logic Functioning bit
 (38 5)  (584 245)  (584 245)  LC_2 Logic Functioning bit
 (41 5)  (587 245)  (587 245)  LC_2 Logic Functioning bit
 (43 5)  (589 245)  (589 245)  LC_2 Logic Functioning bit
 (44 5)  (590 245)  (590 245)  LC_2 Logic Functioning bit
 (25 10)  (571 250)  (571 250)  routing T_11_15.sp4_h_r_46 <X> T_11_15.lc_trk_g2_6
 (22 11)  (568 251)  (568 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (569 251)  (569 251)  routing T_11_15.sp4_h_r_46 <X> T_11_15.lc_trk_g2_6
 (24 11)  (570 251)  (570 251)  routing T_11_15.sp4_h_r_46 <X> T_11_15.lc_trk_g2_6
 (25 11)  (571 251)  (571 251)  routing T_11_15.sp4_h_r_46 <X> T_11_15.lc_trk_g2_6
 (25 12)  (571 252)  (571 252)  routing T_11_15.wire_logic_cluster/lc_2/out <X> T_11_15.lc_trk_g3_2
 (22 13)  (568 253)  (568 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (546 254)  (546 254)  routing T_11_15.glb_netwk_4 <X> T_11_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 254)  (547 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 254)  (560 254)  routing T_11_15.rgt_op_4 <X> T_11_15.lc_trk_g3_4
 (15 15)  (561 255)  (561 255)  routing T_11_15.rgt_op_4 <X> T_11_15.lc_trk_g3_4
 (17 15)  (563 255)  (563 255)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_12_15

 (12 0)  (612 240)  (612 240)  routing T_12_15.sp4_h_l_46 <X> T_12_15.sp4_h_r_2
 (14 0)  (614 240)  (614 240)  routing T_12_15.sp4_h_r_8 <X> T_12_15.lc_trk_g0_0
 (21 0)  (621 240)  (621 240)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g0_3
 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (13 1)  (613 241)  (613 241)  routing T_12_15.sp4_h_l_46 <X> T_12_15.sp4_h_r_2
 (15 1)  (615 241)  (615 241)  routing T_12_15.sp4_h_r_8 <X> T_12_15.lc_trk_g0_0
 (16 1)  (616 241)  (616 241)  routing T_12_15.sp4_h_r_8 <X> T_12_15.lc_trk_g0_0
 (17 1)  (617 241)  (617 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_8 lc_trk_g0_0
 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (1 2)  (601 242)  (601 242)  routing T_12_15.glb_netwk_6 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (625 242)  (625 242)  routing T_12_15.sp4_v_t_3 <X> T_12_15.lc_trk_g0_6
 (22 3)  (622 243)  (622 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (623 243)  (623 243)  routing T_12_15.sp4_v_t_3 <X> T_12_15.lc_trk_g0_6
 (25 3)  (625 243)  (625 243)  routing T_12_15.sp4_v_t_3 <X> T_12_15.lc_trk_g0_6
 (17 4)  (617 244)  (617 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (618 244)  (618 244)  routing T_12_15.bnr_op_1 <X> T_12_15.lc_trk_g1_1
 (14 5)  (614 245)  (614 245)  routing T_12_15.top_op_0 <X> T_12_15.lc_trk_g1_0
 (15 5)  (615 245)  (615 245)  routing T_12_15.top_op_0 <X> T_12_15.lc_trk_g1_0
 (17 5)  (617 245)  (617 245)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (618 245)  (618 245)  routing T_12_15.bnr_op_1 <X> T_12_15.lc_trk_g1_1
 (25 6)  (625 246)  (625 246)  routing T_12_15.sp4_h_r_14 <X> T_12_15.lc_trk_g1_6
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 246)  (628 246)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 246)  (630 246)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 246)  (633 246)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 246)  (634 246)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (42 6)  (642 246)  (642 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (22 7)  (622 247)  (622 247)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_14 lc_trk_g1_6
 (23 7)  (623 247)  (623 247)  routing T_12_15.sp4_h_r_14 <X> T_12_15.lc_trk_g1_6
 (24 7)  (624 247)  (624 247)  routing T_12_15.sp4_h_r_14 <X> T_12_15.lc_trk_g1_6
 (27 7)  (627 247)  (627 247)  routing T_12_15.lc_trk_g1_0 <X> T_12_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 247)  (629 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 247)  (631 247)  routing T_12_15.lc_trk_g3_3 <X> T_12_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 247)  (632 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (635 247)  (635 247)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.input_2_3
 (37 7)  (637 247)  (637 247)  LC_3 Logic Functioning bit
 (39 7)  (639 247)  (639 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (46 7)  (646 247)  (646 247)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (48 7)  (648 247)  (648 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (651 247)  (651 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (53 7)  (653 247)  (653 247)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (631 248)  (631 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 248)  (633 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 248)  (634 248)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (27 9)  (627 249)  (627 249)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 249)  (628 249)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 249)  (629 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 249)  (630 249)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (31 9)  (631 249)  (631 249)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.wire_logic_cluster/lc_4/in_3
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 250)  (631 250)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 250)  (633 250)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 250)  (634 250)  routing T_12_15.lc_trk_g3_5 <X> T_12_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (42 10)  (642 250)  (642 250)  LC_5 Logic Functioning bit
 (43 10)  (643 250)  (643 250)  LC_5 Logic Functioning bit
 (45 10)  (645 250)  (645 250)  LC_5 Logic Functioning bit
 (46 10)  (646 250)  (646 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (50 10)  (650 250)  (650 250)  Cascade bit: LH_LC05_inmux02_5

 (52 10)  (652 250)  (652 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (27 11)  (627 251)  (627 251)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 251)  (628 251)  routing T_12_15.lc_trk_g3_0 <X> T_12_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 251)  (629 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (636 251)  (636 251)  LC_5 Logic Functioning bit
 (37 11)  (637 251)  (637 251)  LC_5 Logic Functioning bit
 (38 11)  (638 251)  (638 251)  LC_5 Logic Functioning bit
 (39 11)  (639 251)  (639 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (15 12)  (615 252)  (615 252)  routing T_12_15.sp4_h_r_33 <X> T_12_15.lc_trk_g3_1
 (16 12)  (616 252)  (616 252)  routing T_12_15.sp4_h_r_33 <X> T_12_15.lc_trk_g3_1
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.sp4_h_r_33 <X> T_12_15.lc_trk_g3_1
 (22 12)  (622 252)  (622 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (623 252)  (623 252)  routing T_12_15.sp4_v_t_30 <X> T_12_15.lc_trk_g3_3
 (24 12)  (624 252)  (624 252)  routing T_12_15.sp4_v_t_30 <X> T_12_15.lc_trk_g3_3
 (8 13)  (608 253)  (608 253)  routing T_12_15.sp4_h_r_10 <X> T_12_15.sp4_v_b_10
 (15 13)  (615 253)  (615 253)  routing T_12_15.tnr_op_0 <X> T_12_15.lc_trk_g3_0
 (17 13)  (617 253)  (617 253)  Enable bit of Mux _local_links/g3_mux_0 => tnr_op_0 lc_trk_g3_0
 (0 14)  (600 254)  (600 254)  routing T_12_15.glb_netwk_4 <X> T_12_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (601 254)  (601 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (617 254)  (617 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 254)  (618 254)  routing T_12_15.wire_logic_cluster/lc_5/out <X> T_12_15.lc_trk_g3_5
 (26 14)  (626 254)  (626 254)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g1_1 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 254)  (631 254)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (35 14)  (635 254)  (635 254)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_7
 (38 14)  (638 254)  (638 254)  LC_7 Logic Functioning bit
 (22 15)  (622 255)  (622 255)  Enable bit of Mux _local_links/g3_mux_6 => tnr_op_6 lc_trk_g3_6
 (24 15)  (624 255)  (624 255)  routing T_12_15.tnr_op_6 <X> T_12_15.lc_trk_g3_6
 (26 15)  (626 255)  (626 255)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 255)  (627 255)  routing T_12_15.lc_trk_g1_6 <X> T_12_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 255)  (629 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 255)  (631 255)  routing T_12_15.lc_trk_g0_6 <X> T_12_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 255)  (632 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (633 255)  (633 255)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_7
 (34 15)  (634 255)  (634 255)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_7
 (35 15)  (635 255)  (635 255)  routing T_12_15.lc_trk_g3_6 <X> T_12_15.input_2_7


LogicTile_13_15

 (15 0)  (669 240)  (669 240)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (17 0)  (671 240)  (671 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (21 0)  (675 240)  (675 240)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g0_3
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (679 240)  (679 240)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g0_2
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (41 0)  (695 240)  (695 240)  LC_0 Logic Functioning bit
 (43 0)  (697 240)  (697 240)  LC_0 Logic Functioning bit
 (8 1)  (662 241)  (662 241)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_b_1
 (9 1)  (663 241)  (663 241)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_b_1
 (10 1)  (664 241)  (664 241)  routing T_13_15.sp4_h_l_42 <X> T_13_15.sp4_v_b_1
 (18 1)  (672 241)  (672 241)  routing T_13_15.top_op_1 <X> T_13_15.lc_trk_g0_1
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g2_3 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 241)  (685 241)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (680 242)  (680 242)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (39 2)  (693 242)  (693 242)  LC_1 Logic Functioning bit
 (40 2)  (694 242)  (694 242)  LC_1 Logic Functioning bit
 (42 2)  (696 242)  (696 242)  LC_1 Logic Functioning bit
 (50 2)  (704 242)  (704 242)  Cascade bit: LH_LC01_inmux02_5

 (22 3)  (676 243)  (676 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 243)  (678 243)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g0_6
 (25 3)  (679 243)  (679 243)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g0_6
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (39 3)  (693 243)  (693 243)  LC_1 Logic Functioning bit
 (40 3)  (694 243)  (694 243)  LC_1 Logic Functioning bit
 (42 3)  (696 243)  (696 243)  LC_1 Logic Functioning bit
 (2 4)  (656 244)  (656 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (15 4)  (669 244)  (669 244)  routing T_13_15.bot_op_1 <X> T_13_15.lc_trk_g1_1
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (675 244)  (675 244)  routing T_13_15.lft_op_3 <X> T_13_15.lc_trk_g1_3
 (22 4)  (676 244)  (676 244)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 244)  (678 244)  routing T_13_15.lft_op_3 <X> T_13_15.lc_trk_g1_3
 (26 4)  (680 244)  (680 244)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 244)  (683 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (688 244)  (688 244)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (39 4)  (693 244)  (693 244)  LC_2 Logic Functioning bit
 (40 4)  (694 244)  (694 244)  LC_2 Logic Functioning bit
 (41 4)  (695 244)  (695 244)  LC_2 Logic Functioning bit
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (50 4)  (704 244)  (704 244)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (705 244)  (705 244)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (10 5)  (664 245)  (664 245)  routing T_13_15.sp4_h_r_11 <X> T_13_15.sp4_v_b_4
 (22 5)  (676 245)  (676 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 245)  (677 245)  routing T_13_15.sp4_h_r_2 <X> T_13_15.lc_trk_g1_2
 (24 5)  (678 245)  (678 245)  routing T_13_15.sp4_h_r_2 <X> T_13_15.lc_trk_g1_2
 (25 5)  (679 245)  (679 245)  routing T_13_15.sp4_h_r_2 <X> T_13_15.lc_trk_g1_2
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g2_4 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g1_2 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (40 5)  (694 245)  (694 245)  LC_2 Logic Functioning bit
 (41 5)  (695 245)  (695 245)  LC_2 Logic Functioning bit
 (44 5)  (698 245)  (698 245)  LC_2 Logic Functioning bit
 (31 6)  (685 246)  (685 246)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (691 246)  (691 246)  LC_3 Logic Functioning bit
 (39 6)  (693 246)  (693 246)  LC_3 Logic Functioning bit
 (40 6)  (694 246)  (694 246)  LC_3 Logic Functioning bit
 (41 6)  (695 246)  (695 246)  LC_3 Logic Functioning bit
 (42 6)  (696 246)  (696 246)  LC_3 Logic Functioning bit
 (43 6)  (697 246)  (697 246)  LC_3 Logic Functioning bit
 (48 6)  (702 246)  (702 246)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (53 6)  (707 246)  (707 246)  Enable bit of Mux _out_links/OutMuxa_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_23
 (22 7)  (676 247)  (676 247)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (678 247)  (678 247)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g1_6
 (25 7)  (679 247)  (679 247)  routing T_13_15.top_op_6 <X> T_13_15.lc_trk_g1_6
 (28 7)  (682 247)  (682 247)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 247)  (685 247)  routing T_13_15.lc_trk_g0_6 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 247)  (690 247)  LC_3 Logic Functioning bit
 (38 7)  (692 247)  (692 247)  LC_3 Logic Functioning bit
 (40 7)  (694 247)  (694 247)  LC_3 Logic Functioning bit
 (41 7)  (695 247)  (695 247)  LC_3 Logic Functioning bit
 (42 7)  (696 247)  (696 247)  LC_3 Logic Functioning bit
 (43 7)  (697 247)  (697 247)  LC_3 Logic Functioning bit
 (15 8)  (669 248)  (669 248)  routing T_13_15.rgt_op_1 <X> T_13_15.lc_trk_g2_1
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 248)  (672 248)  routing T_13_15.rgt_op_1 <X> T_13_15.lc_trk_g2_1
 (21 8)  (675 248)  (675 248)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g2_3
 (22 8)  (676 248)  (676 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 248)  (678 248)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g2_3
 (27 8)  (681 248)  (681 248)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 248)  (687 248)  routing T_13_15.lc_trk_g2_5 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 248)  (692 248)  LC_4 Logic Functioning bit
 (40 8)  (694 248)  (694 248)  LC_4 Logic Functioning bit
 (41 8)  (695 248)  (695 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (50 8)  (704 248)  (704 248)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (676 249)  (676 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (677 249)  (677 249)  routing T_13_15.sp4_v_b_42 <X> T_13_15.lc_trk_g2_2
 (24 9)  (678 249)  (678 249)  routing T_13_15.sp4_v_b_42 <X> T_13_15.lc_trk_g2_2
 (27 9)  (681 249)  (681 249)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 249)  (682 249)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 249)  (684 249)  routing T_13_15.lc_trk_g1_6 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (39 9)  (693 249)  (693 249)  LC_4 Logic Functioning bit
 (40 9)  (694 249)  (694 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (17 10)  (671 250)  (671 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (672 250)  (672 250)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g2_5
 (22 10)  (676 250)  (676 250)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (678 250)  (678 250)  routing T_13_15.tnr_op_7 <X> T_13_15.lc_trk_g2_7
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 250)  (687 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g3_1 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (37 10)  (691 250)  (691 250)  LC_5 Logic Functioning bit
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (39 10)  (693 250)  (693 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (14 11)  (668 251)  (668 251)  routing T_13_15.sp4_r_v_b_36 <X> T_13_15.lc_trk_g2_4
 (17 11)  (671 251)  (671 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 251)  (690 251)  LC_5 Logic Functioning bit
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (38 11)  (692 251)  (692 251)  LC_5 Logic Functioning bit
 (39 11)  (693 251)  (693 251)  LC_5 Logic Functioning bit
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (43 11)  (697 251)  (697 251)  LC_5 Logic Functioning bit
 (48 11)  (702 251)  (702 251)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (52 11)  (706 251)  (706 251)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (2 12)  (656 252)  (656 252)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (15 12)  (669 252)  (669 252)  routing T_13_15.tnr_op_1 <X> T_13_15.lc_trk_g3_1
 (17 12)  (671 252)  (671 252)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (21 12)  (675 252)  (675 252)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g3_3
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 252)  (678 252)  routing T_13_15.rgt_op_3 <X> T_13_15.lc_trk_g3_3
 (28 12)  (682 252)  (682 252)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 252)  (685 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 252)  (687 252)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (40 12)  (694 252)  (694 252)  LC_6 Logic Functioning bit
 (50 12)  (704 252)  (704 252)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (705 252)  (705 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (681 253)  (681 253)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 253)  (683 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g2_7 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (47 13)  (701 253)  (701 253)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44
 (0 14)  (654 254)  (654 254)  routing T_13_15.glb_netwk_4 <X> T_13_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (655 254)  (655 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (680 254)  (680 254)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 254)  (681 254)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 254)  (687 254)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (42 14)  (696 254)  (696 254)  LC_7 Logic Functioning bit
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (679 255)  (679 255)  routing T_13_15.sp4_r_v_b_46 <X> T_13_15.lc_trk_g3_6
 (26 15)  (680 255)  (680 255)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 255)  (681 255)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 255)  (682 255)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 255)  (684 255)  routing T_13_15.lc_trk_g1_3 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 255)  (685 255)  routing T_13_15.lc_trk_g2_2 <X> T_13_15.wire_logic_cluster/lc_7/in_3


LogicTile_14_15

 (15 0)  (723 240)  (723 240)  routing T_14_15.top_op_1 <X> T_14_15.lc_trk_g0_1
 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (733 240)  (733 240)  routing T_14_15.sp4_h_r_10 <X> T_14_15.lc_trk_g0_2
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g2_1 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (40 0)  (748 240)  (748 240)  LC_0 Logic Functioning bit
 (42 0)  (750 240)  (750 240)  LC_0 Logic Functioning bit
 (44 0)  (752 240)  (752 240)  LC_0 Logic Functioning bit
 (53 0)  (761 240)  (761 240)  Enable bit of Mux _out_links/OutMuxa_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_17
 (18 1)  (726 241)  (726 241)  routing T_14_15.top_op_1 <X> T_14_15.lc_trk_g0_1
 (22 1)  (730 241)  (730 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (731 241)  (731 241)  routing T_14_15.sp4_h_r_10 <X> T_14_15.lc_trk_g0_2
 (24 1)  (732 241)  (732 241)  routing T_14_15.sp4_h_r_10 <X> T_14_15.lc_trk_g0_2
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (40 1)  (748 241)  (748 241)  LC_0 Logic Functioning bit
 (42 1)  (750 241)  (750 241)  LC_0 Logic Functioning bit
 (47 1)  (755 241)  (755 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (50 1)  (758 241)  (758 241)  Carry_In_Mux bit 

 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 242)  (732 242)  routing T_14_15.top_op_7 <X> T_14_15.lc_trk_g0_7
 (25 2)  (733 242)  (733 242)  routing T_14_15.sp4_h_l_11 <X> T_14_15.lc_trk_g0_6
 (26 2)  (734 242)  (734 242)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (37 2)  (745 242)  (745 242)  LC_1 Logic Functioning bit
 (39 2)  (747 242)  (747 242)  LC_1 Logic Functioning bit
 (44 2)  (752 242)  (752 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (53 2)  (761 242)  (761 242)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (21 3)  (729 243)  (729 243)  routing T_14_15.top_op_7 <X> T_14_15.lc_trk_g0_7
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_l_11 lc_trk_g0_6
 (23 3)  (731 243)  (731 243)  routing T_14_15.sp4_h_l_11 <X> T_14_15.lc_trk_g0_6
 (24 3)  (732 243)  (732 243)  routing T_14_15.sp4_h_l_11 <X> T_14_15.lc_trk_g0_6
 (25 3)  (733 243)  (733 243)  routing T_14_15.sp4_h_l_11 <X> T_14_15.lc_trk_g0_6
 (28 3)  (736 243)  (736 243)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 243)  (737 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (43 3)  (751 243)  (751 243)  LC_1 Logic Functioning bit
 (47 3)  (755 243)  (755 243)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (48 3)  (756 243)  (756 243)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (759 243)  (759 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (1 4)  (709 244)  (709 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (29 4)  (737 244)  (737 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 244)  (740 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (37 4)  (745 244)  (745 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (39 4)  (747 244)  (747 244)  LC_2 Logic Functioning bit
 (44 4)  (752 244)  (752 244)  LC_2 Logic Functioning bit
 (1 5)  (709 245)  (709 245)  routing T_14_15.lc_trk_g0_2 <X> T_14_15.wire_logic_cluster/lc_7/cen
 (40 5)  (748 245)  (748 245)  LC_2 Logic Functioning bit
 (41 5)  (749 245)  (749 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (43 5)  (751 245)  (751 245)  LC_2 Logic Functioning bit
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g1_5
 (25 6)  (733 246)  (733 246)  routing T_14_15.wire_logic_cluster/lc_6/out <X> T_14_15.lc_trk_g1_6
 (26 6)  (734 246)  (734 246)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 246)  (737 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 246)  (738 246)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (44 6)  (752 246)  (752 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (46 6)  (754 246)  (754 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (760 246)  (760 246)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (22 7)  (730 247)  (730 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (736 247)  (736 247)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 247)  (737 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 247)  (738 247)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_3/in_1
 (41 7)  (749 247)  (749 247)  LC_3 Logic Functioning bit
 (43 7)  (751 247)  (751 247)  LC_3 Logic Functioning bit
 (47 7)  (755 247)  (755 247)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (48 7)  (756 247)  (756 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (51 7)  (759 247)  (759 247)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (725 248)  (725 248)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 248)  (726 248)  routing T_14_15.bnl_op_1 <X> T_14_15.lc_trk_g2_1
 (26 8)  (734 248)  (734 248)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 248)  (735 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 248)  (736 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 248)  (737 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 248)  (738 248)  routing T_14_15.lc_trk_g3_4 <X> T_14_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 248)  (740 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (745 248)  (745 248)  LC_4 Logic Functioning bit
 (39 8)  (747 248)  (747 248)  LC_4 Logic Functioning bit
 (44 8)  (752 248)  (752 248)  LC_4 Logic Functioning bit
 (45 8)  (753 248)  (753 248)  LC_4 Logic Functioning bit
 (18 9)  (726 249)  (726 249)  routing T_14_15.bnl_op_1 <X> T_14_15.lc_trk_g2_1
 (27 9)  (735 249)  (735 249)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 249)  (736 249)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 249)  (737 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (749 249)  (749 249)  LC_4 Logic Functioning bit
 (43 9)  (751 249)  (751 249)  LC_4 Logic Functioning bit
 (15 10)  (723 250)  (723 250)  routing T_14_15.tnl_op_5 <X> T_14_15.lc_trk_g2_5
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => tnl_op_5 lc_trk_g2_5
 (21 10)  (729 250)  (729 250)  routing T_14_15.wire_logic_cluster/lc_7/out <X> T_14_15.lc_trk_g2_7
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (734 250)  (734 250)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 250)  (735 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (745 250)  (745 250)  LC_5 Logic Functioning bit
 (39 10)  (747 250)  (747 250)  LC_5 Logic Functioning bit
 (44 10)  (752 250)  (752 250)  LC_5 Logic Functioning bit
 (45 10)  (753 250)  (753 250)  LC_5 Logic Functioning bit
 (10 11)  (718 251)  (718 251)  routing T_14_15.sp4_h_l_39 <X> T_14_15.sp4_v_t_42
 (18 11)  (726 251)  (726 251)  routing T_14_15.tnl_op_5 <X> T_14_15.lc_trk_g2_5
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (3 12)  (711 252)  (711 252)  routing T_14_15.sp12_v_t_22 <X> T_14_15.sp12_h_r_1
 (8 12)  (716 252)  (716 252)  routing T_14_15.sp4_h_l_47 <X> T_14_15.sp4_h_r_10
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g3_1
 (26 12)  (734 252)  (734 252)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 252)  (735 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (44 12)  (752 252)  (752 252)  LC_6 Logic Functioning bit
 (45 12)  (753 252)  (753 252)  LC_6 Logic Functioning bit
 (27 13)  (735 253)  (735 253)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 253)  (736 253)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 253)  (737 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g1_6 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (41 13)  (749 253)  (749 253)  LC_6 Logic Functioning bit
 (43 13)  (751 253)  (751 253)  LC_6 Logic Functioning bit
 (10 14)  (718 254)  (718 254)  routing T_14_15.sp4_v_b_5 <X> T_14_15.sp4_h_l_47
 (13 14)  (721 254)  (721 254)  routing T_14_15.sp4_v_b_11 <X> T_14_15.sp4_v_t_46
 (14 14)  (722 254)  (722 254)  routing T_14_15.wire_logic_cluster/lc_4/out <X> T_14_15.lc_trk_g3_4
 (15 14)  (723 254)  (723 254)  routing T_14_15.tnl_op_5 <X> T_14_15.lc_trk_g3_5
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (26 14)  (734 254)  (734 254)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 254)  (735 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 254)  (736 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 254)  (737 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 254)  (738 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 254)  (740 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 254)  (745 254)  LC_7 Logic Functioning bit
 (39 14)  (747 254)  (747 254)  LC_7 Logic Functioning bit
 (45 14)  (753 254)  (753 254)  LC_7 Logic Functioning bit
 (17 15)  (725 255)  (725 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (18 15)  (726 255)  (726 255)  routing T_14_15.tnl_op_5 <X> T_14_15.lc_trk_g3_5
 (26 15)  (734 255)  (734 255)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 255)  (736 255)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 255)  (737 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (748 255)  (748 255)  LC_7 Logic Functioning bit
 (42 15)  (750 255)  (750 255)  LC_7 Logic Functioning bit


LogicTile_15_15

 (15 0)  (777 240)  (777 240)  routing T_15_15.lft_op_1 <X> T_15_15.lc_trk_g0_1
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (780 240)  (780 240)  routing T_15_15.lft_op_1 <X> T_15_15.lc_trk_g0_1
 (21 0)  (783 240)  (783 240)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g0_3
 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 240)  (786 240)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g0_3
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 240)  (798 240)  LC_0 Logic Functioning bit
 (37 0)  (799 240)  (799 240)  LC_0 Logic Functioning bit
 (38 0)  (800 240)  (800 240)  LC_0 Logic Functioning bit
 (39 0)  (801 240)  (801 240)  LC_0 Logic Functioning bit
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (43 0)  (805 240)  (805 240)  LC_0 Logic Functioning bit
 (15 1)  (777 241)  (777 241)  routing T_15_15.sp4_v_t_5 <X> T_15_15.lc_trk_g0_0
 (16 1)  (778 241)  (778 241)  routing T_15_15.sp4_v_t_5 <X> T_15_15.lc_trk_g0_0
 (17 1)  (779 241)  (779 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (28 1)  (790 241)  (790 241)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (799 241)  (799 241)  LC_0 Logic Functioning bit
 (39 1)  (801 241)  (801 241)  LC_0 Logic Functioning bit
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 242)  (799 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (42 2)  (804 242)  (804 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (50 2)  (812 242)  (812 242)  Cascade bit: LH_LC01_inmux02_5

 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 243)  (799 243)  LC_1 Logic Functioning bit
 (41 3)  (803 243)  (803 243)  LC_1 Logic Functioning bit
 (42 3)  (804 243)  (804 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (14 4)  (776 244)  (776 244)  routing T_15_15.sp4_h_r_8 <X> T_15_15.lc_trk_g1_0
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (26 4)  (788 244)  (788 244)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 244)  (790 244)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (38 4)  (800 244)  (800 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (43 4)  (805 244)  (805 244)  LC_2 Logic Functioning bit
 (15 5)  (777 245)  (777 245)  routing T_15_15.sp4_h_r_8 <X> T_15_15.lc_trk_g1_0
 (16 5)  (778 245)  (778 245)  routing T_15_15.sp4_h_r_8 <X> T_15_15.lc_trk_g1_0
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (21 5)  (783 245)  (783 245)  routing T_15_15.sp4_r_v_b_27 <X> T_15_15.lc_trk_g1_3
 (26 5)  (788 245)  (788 245)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g2_7 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (38 5)  (800 245)  (800 245)  LC_2 Logic Functioning bit
 (40 5)  (802 245)  (802 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (51 5)  (813 245)  (813 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_33 lc_trk_g2_1
 (21 8)  (783 248)  (783 248)  routing T_15_15.sp4_h_r_43 <X> T_15_15.lc_trk_g2_3
 (22 8)  (784 248)  (784 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (785 248)  (785 248)  routing T_15_15.sp4_h_r_43 <X> T_15_15.lc_trk_g2_3
 (24 8)  (786 248)  (786 248)  routing T_15_15.sp4_h_r_43 <X> T_15_15.lc_trk_g2_3
 (15 9)  (777 249)  (777 249)  routing T_15_15.sp4_v_t_29 <X> T_15_15.lc_trk_g2_0
 (16 9)  (778 249)  (778 249)  routing T_15_15.sp4_v_t_29 <X> T_15_15.lc_trk_g2_0
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (18 9)  (780 249)  (780 249)  routing T_15_15.sp4_r_v_b_33 <X> T_15_15.lc_trk_g2_1
 (21 9)  (783 249)  (783 249)  routing T_15_15.sp4_h_r_43 <X> T_15_15.lc_trk_g2_3
 (21 10)  (783 250)  (783 250)  routing T_15_15.sp4_h_r_39 <X> T_15_15.lc_trk_g2_7
 (22 10)  (784 250)  (784 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (785 250)  (785 250)  routing T_15_15.sp4_h_r_39 <X> T_15_15.lc_trk_g2_7
 (24 10)  (786 250)  (786 250)  routing T_15_15.sp4_h_r_39 <X> T_15_15.lc_trk_g2_7
 (25 10)  (787 250)  (787 250)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 250)  (795 250)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 250)  (797 250)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_5
 (40 10)  (802 250)  (802 250)  LC_5 Logic Functioning bit
 (46 10)  (808 250)  (808 250)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (785 251)  (785 251)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (24 11)  (786 251)  (786 251)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (25 11)  (787 251)  (787 251)  routing T_15_15.sp4_h_r_46 <X> T_15_15.lc_trk_g2_6
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 251)  (794 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (795 251)  (795 251)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_5
 (34 11)  (796 251)  (796 251)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_5
 (35 11)  (797 251)  (797 251)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.input_2_5
 (15 12)  (777 252)  (777 252)  routing T_15_15.tnl_op_1 <X> T_15_15.lc_trk_g3_1
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (28 12)  (790 252)  (790 252)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (50 12)  (812 252)  (812 252)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (813 252)  (813 252)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (18 13)  (780 253)  (780 253)  routing T_15_15.tnl_op_1 <X> T_15_15.lc_trk_g3_1
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 254)  (786 254)  routing T_15_15.tnl_op_7 <X> T_15_15.lc_trk_g3_7
 (25 14)  (787 254)  (787 254)  routing T_15_15.sp4_v_b_38 <X> T_15_15.lc_trk_g3_6
 (21 15)  (783 255)  (783 255)  routing T_15_15.tnl_op_7 <X> T_15_15.lc_trk_g3_7
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 255)  (785 255)  routing T_15_15.sp4_v_b_38 <X> T_15_15.lc_trk_g3_6
 (25 15)  (787 255)  (787 255)  routing T_15_15.sp4_v_b_38 <X> T_15_15.lc_trk_g3_6


LogicTile_16_15

 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (822 242)  (822 242)  routing T_16_15.sp4_h_l_42 <X> T_16_15.sp4_v_t_37
 (5 4)  (821 244)  (821 244)  routing T_16_15.sp4_v_t_38 <X> T_16_15.sp4_h_r_3
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 248)  (849 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 248)  (850 248)  routing T_16_15.lc_trk_g3_4 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 248)  (852 248)  LC_4 Logic Functioning bit
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (45 8)  (861 248)  (861 248)  LC_4 Logic Functioning bit
 (36 9)  (852 249)  (852 249)  LC_4 Logic Functioning bit
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (38 9)  (854 249)  (854 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (44 9)  (860 249)  (860 249)  LC_4 Logic Functioning bit
 (0 14)  (816 254)  (816 254)  routing T_16_15.glb_netwk_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (830 255)  (830 255)  routing T_16_15.sp12_v_b_20 <X> T_16_15.lc_trk_g3_4
 (16 15)  (832 255)  (832 255)  routing T_16_15.sp12_v_b_20 <X> T_16_15.lc_trk_g3_4
 (17 15)  (833 255)  (833 255)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4


LogicTile_17_15

 (0 0)  (874 240)  (874 240)  Negative Clock bit

 (26 0)  (900 240)  (900 240)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (36 0)  (910 240)  (910 240)  LC_0 Logic Functioning bit
 (38 0)  (912 240)  (912 240)  LC_0 Logic Functioning bit
 (41 0)  (915 240)  (915 240)  LC_0 Logic Functioning bit
 (43 0)  (917 240)  (917 240)  LC_0 Logic Functioning bit
 (45 0)  (919 240)  (919 240)  LC_0 Logic Functioning bit
 (27 1)  (901 241)  (901 241)  routing T_17_15.lc_trk_g1_5 <X> T_17_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 241)  (903 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (911 241)  (911 241)  LC_0 Logic Functioning bit
 (39 1)  (913 241)  (913 241)  LC_0 Logic Functioning bit
 (40 1)  (914 241)  (914 241)  LC_0 Logic Functioning bit
 (42 1)  (916 241)  (916 241)  LC_0 Logic Functioning bit
 (47 1)  (921 241)  (921 241)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (874 242)  (874 242)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (2 2)  (876 242)  (876 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 243)  (874 243)  routing T_17_15.glb_netwk_3 <X> T_17_15.wire_logic_cluster/lc_7/clk
 (1 4)  (875 244)  (875 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (896 244)  (896 244)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (897 244)  (897 244)  routing T_17_15.sp4_v_b_19 <X> T_17_15.lc_trk_g1_3
 (24 4)  (898 244)  (898 244)  routing T_17_15.sp4_v_b_19 <X> T_17_15.lc_trk_g1_3
 (0 5)  (874 245)  (874 245)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (1 5)  (875 245)  (875 245)  routing T_17_15.lc_trk_g1_3 <X> T_17_15.wire_logic_cluster/lc_7/cen
 (15 6)  (889 246)  (889 246)  routing T_17_15.sp4_v_b_21 <X> T_17_15.lc_trk_g1_5
 (16 6)  (890 246)  (890 246)  routing T_17_15.sp4_v_b_21 <X> T_17_15.lc_trk_g1_5
 (17 6)  (891 246)  (891 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (32 6)  (906 246)  (906 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 246)  (907 246)  routing T_17_15.lc_trk_g2_0 <X> T_17_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 246)  (910 246)  LC_3 Logic Functioning bit
 (37 6)  (911 246)  (911 246)  LC_3 Logic Functioning bit
 (38 6)  (912 246)  (912 246)  LC_3 Logic Functioning bit
 (39 6)  (913 246)  (913 246)  LC_3 Logic Functioning bit
 (45 6)  (919 246)  (919 246)  LC_3 Logic Functioning bit
 (36 7)  (910 247)  (910 247)  LC_3 Logic Functioning bit
 (37 7)  (911 247)  (911 247)  LC_3 Logic Functioning bit
 (38 7)  (912 247)  (912 247)  LC_3 Logic Functioning bit
 (39 7)  (913 247)  (913 247)  LC_3 Logic Functioning bit
 (48 7)  (922 247)  (922 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (17 9)  (891 249)  (891 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (4 12)  (878 252)  (878 252)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_v_b_9
 (6 12)  (880 252)  (880 252)  routing T_17_15.sp4_v_t_36 <X> T_17_15.sp4_v_b_9
 (0 14)  (874 254)  (874 254)  routing T_17_15.glb_netwk_4 <X> T_17_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 254)  (875 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_15

 (3 0)  (931 240)  (931 240)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (3 1)  (931 241)  (931 241)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_b_0
 (2 2)  (930 242)  (930 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (928 243)  (928 243)  routing T_18_15.glb_netwk_1 <X> T_18_15.wire_logic_cluster/lc_7/clk
 (0 4)  (928 244)  (928 244)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 4)  (929 244)  (929 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (928 245)  (928 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (1 5)  (929 245)  (929 245)  routing T_18_15.lc_trk_g3_3 <X> T_18_15.wire_logic_cluster/lc_7/cen
 (21 10)  (949 250)  (949 250)  routing T_18_15.sp12_v_b_7 <X> T_18_15.lc_trk_g2_7
 (22 10)  (950 250)  (950 250)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (952 250)  (952 250)  routing T_18_15.sp12_v_b_7 <X> T_18_15.lc_trk_g2_7
 (21 11)  (949 251)  (949 251)  routing T_18_15.sp12_v_b_7 <X> T_18_15.lc_trk_g2_7
 (22 12)  (950 252)  (950 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (951 252)  (951 252)  routing T_18_15.sp4_h_r_27 <X> T_18_15.lc_trk_g3_3
 (24 12)  (952 252)  (952 252)  routing T_18_15.sp4_h_r_27 <X> T_18_15.lc_trk_g3_3
 (31 12)  (959 252)  (959 252)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 252)  (960 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 252)  (961 252)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 252)  (964 252)  LC_6 Logic Functioning bit
 (37 12)  (965 252)  (965 252)  LC_6 Logic Functioning bit
 (38 12)  (966 252)  (966 252)  LC_6 Logic Functioning bit
 (39 12)  (967 252)  (967 252)  LC_6 Logic Functioning bit
 (45 12)  (973 252)  (973 252)  LC_6 Logic Functioning bit
 (14 13)  (942 253)  (942 253)  routing T_18_15.sp12_v_b_16 <X> T_18_15.lc_trk_g3_0
 (16 13)  (944 253)  (944 253)  routing T_18_15.sp12_v_b_16 <X> T_18_15.lc_trk_g3_0
 (17 13)  (945 253)  (945 253)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (21 13)  (949 253)  (949 253)  routing T_18_15.sp4_h_r_27 <X> T_18_15.lc_trk_g3_3
 (31 13)  (959 253)  (959 253)  routing T_18_15.lc_trk_g2_7 <X> T_18_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 253)  (964 253)  LC_6 Logic Functioning bit
 (37 13)  (965 253)  (965 253)  LC_6 Logic Functioning bit
 (38 13)  (966 253)  (966 253)  LC_6 Logic Functioning bit
 (39 13)  (967 253)  (967 253)  LC_6 Logic Functioning bit
 (52 13)  (980 253)  (980 253)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (928 254)  (928 254)  routing T_18_15.glb_netwk_4 <X> T_18_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 254)  (929 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (36 14)  (964 254)  (964 254)  LC_7 Logic Functioning bit
 (38 14)  (966 254)  (966 254)  LC_7 Logic Functioning bit
 (41 14)  (969 254)  (969 254)  LC_7 Logic Functioning bit
 (43 14)  (971 254)  (971 254)  LC_7 Logic Functioning bit
 (45 14)  (973 254)  (973 254)  LC_7 Logic Functioning bit
 (51 14)  (979 254)  (979 254)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (27 15)  (955 255)  (955 255)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 255)  (956 255)  routing T_18_15.lc_trk_g3_0 <X> T_18_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 255)  (957 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (965 255)  (965 255)  LC_7 Logic Functioning bit
 (39 15)  (967 255)  (967 255)  LC_7 Logic Functioning bit
 (40 15)  (968 255)  (968 255)  LC_7 Logic Functioning bit
 (42 15)  (970 255)  (970 255)  LC_7 Logic Functioning bit


LogicTile_19_15

 (2 2)  (984 242)  (984 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 243)  (982 243)  routing T_19_15.glb_netwk_1 <X> T_19_15.wire_logic_cluster/lc_7/clk
 (0 4)  (982 244)  (982 244)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (1 4)  (983 244)  (983 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (21 4)  (1003 244)  (1003 244)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g1_3
 (22 4)  (1004 244)  (1004 244)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (1006 244)  (1006 244)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g1_3
 (0 5)  (982 245)  (982 245)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (1 5)  (983 245)  (983 245)  routing T_19_15.lc_trk_g3_3 <X> T_19_15.wire_logic_cluster/lc_7/cen
 (21 5)  (1003 245)  (1003 245)  routing T_19_15.sp12_h_r_3 <X> T_19_15.lc_trk_g1_3
 (36 8)  (1018 248)  (1018 248)  LC_4 Logic Functioning bit
 (38 8)  (1020 248)  (1020 248)  LC_4 Logic Functioning bit
 (41 8)  (1023 248)  (1023 248)  LC_4 Logic Functioning bit
 (43 8)  (1025 248)  (1025 248)  LC_4 Logic Functioning bit
 (45 8)  (1027 248)  (1027 248)  LC_4 Logic Functioning bit
 (26 9)  (1008 249)  (1008 249)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (1009 249)  (1009 249)  routing T_19_15.lc_trk_g1_3 <X> T_19_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (1011 249)  (1011 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (37 9)  (1019 249)  (1019 249)  LC_4 Logic Functioning bit
 (39 9)  (1021 249)  (1021 249)  LC_4 Logic Functioning bit
 (40 9)  (1022 249)  (1022 249)  LC_4 Logic Functioning bit
 (42 9)  (1024 249)  (1024 249)  LC_4 Logic Functioning bit
 (48 9)  (1030 249)  (1030 249)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (22 12)  (1004 252)  (1004 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (0 14)  (982 254)  (982 254)  routing T_19_15.glb_netwk_4 <X> T_19_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 254)  (983 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_26_15

 (3 9)  (1351 249)  (1351 249)  routing T_26_15.sp12_h_l_22 <X> T_26_15.sp12_v_b_1


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23


IO_Tile_33_15

 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit


LogicTile_11_14

 (22 0)  (568 224)  (568 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (570 224)  (570 224)  routing T_11_14.bot_op_3 <X> T_11_14.lc_trk_g0_3
 (0 2)  (546 226)  (546 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_6 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (568 226)  (568 226)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (570 226)  (570 226)  routing T_11_14.bot_op_7 <X> T_11_14.lc_trk_g0_7
 (28 6)  (574 230)  (574 230)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 230)  (575 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (576 230)  (576 230)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (578 230)  (578 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (579 230)  (579 230)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (580 230)  (580 230)  routing T_11_14.lc_trk_g3_1 <X> T_11_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (581 230)  (581 230)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.input_2_3
 (36 6)  (582 230)  (582 230)  LC_3 Logic Functioning bit
 (37 6)  (583 230)  (583 230)  LC_3 Logic Functioning bit
 (39 6)  (585 230)  (585 230)  LC_3 Logic Functioning bit
 (40 6)  (586 230)  (586 230)  LC_3 Logic Functioning bit
 (41 6)  (587 230)  (587 230)  LC_3 Logic Functioning bit
 (42 6)  (588 230)  (588 230)  LC_3 Logic Functioning bit
 (43 6)  (589 230)  (589 230)  LC_3 Logic Functioning bit
 (45 6)  (591 230)  (591 230)  LC_3 Logic Functioning bit
 (46 6)  (592 230)  (592 230)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (26 7)  (572 231)  (572 231)  routing T_11_14.lc_trk_g0_3 <X> T_11_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 231)  (575 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (576 231)  (576 231)  routing T_11_14.lc_trk_g2_6 <X> T_11_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (578 231)  (578 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (581 231)  (581 231)  routing T_11_14.lc_trk_g0_7 <X> T_11_14.input_2_3
 (36 7)  (582 231)  (582 231)  LC_3 Logic Functioning bit
 (37 7)  (583 231)  (583 231)  LC_3 Logic Functioning bit
 (39 7)  (585 231)  (585 231)  LC_3 Logic Functioning bit
 (40 7)  (586 231)  (586 231)  LC_3 Logic Functioning bit
 (42 7)  (588 231)  (588 231)  LC_3 Logic Functioning bit
 (43 7)  (589 231)  (589 231)  LC_3 Logic Functioning bit
 (25 10)  (571 234)  (571 234)  routing T_11_14.bnl_op_6 <X> T_11_14.lc_trk_g2_6
 (22 11)  (568 235)  (568 235)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (571 235)  (571 235)  routing T_11_14.bnl_op_6 <X> T_11_14.lc_trk_g2_6
 (17 12)  (563 236)  (563 236)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (564 236)  (564 236)  routing T_11_14.bnl_op_1 <X> T_11_14.lc_trk_g3_1
 (18 13)  (564 237)  (564 237)  routing T_11_14.bnl_op_1 <X> T_11_14.lc_trk_g3_1
 (0 14)  (546 238)  (546 238)  routing T_11_14.glb_netwk_4 <X> T_11_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (547 238)  (547 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_12_14

 (21 0)  (621 224)  (621 224)  routing T_12_14.lft_op_3 <X> T_12_14.lc_trk_g0_3
 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 224)  (624 224)  routing T_12_14.lft_op_3 <X> T_12_14.lc_trk_g0_3
 (22 2)  (622 226)  (622 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (623 226)  (623 226)  routing T_12_14.sp4_v_b_23 <X> T_12_14.lc_trk_g0_7
 (24 2)  (624 226)  (624 226)  routing T_12_14.sp4_v_b_23 <X> T_12_14.lc_trk_g0_7
 (22 4)  (622 228)  (622 228)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (624 228)  (624 228)  routing T_12_14.top_op_3 <X> T_12_14.lc_trk_g1_3
 (21 5)  (621 229)  (621 229)  routing T_12_14.top_op_3 <X> T_12_14.lc_trk_g1_3
 (28 6)  (628 230)  (628 230)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 230)  (630 230)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 230)  (634 230)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 230)  (635 230)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.input_2_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (38 6)  (638 230)  (638 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (40 6)  (640 230)  (640 230)  LC_3 Logic Functioning bit
 (26 7)  (626 231)  (626 231)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 231)  (631 231)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 7)  (632 231)  (632 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (635 231)  (635 231)  routing T_12_14.lc_trk_g0_7 <X> T_12_14.input_2_3
 (36 7)  (636 231)  (636 231)  LC_3 Logic Functioning bit
 (38 7)  (638 231)  (638 231)  LC_3 Logic Functioning bit
 (39 7)  (639 231)  (639 231)  LC_3 Logic Functioning bit
 (40 7)  (640 231)  (640 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (43 7)  (643 231)  (643 231)  LC_3 Logic Functioning bit
 (13 9)  (613 233)  (613 233)  routing T_12_14.sp4_v_t_38 <X> T_12_14.sp4_h_r_8
 (21 10)  (621 234)  (621 234)  routing T_12_14.sp12_v_b_7 <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (624 234)  (624 234)  routing T_12_14.sp12_v_b_7 <X> T_12_14.lc_trk_g2_7
 (14 11)  (614 235)  (614 235)  routing T_12_14.sp4_r_v_b_36 <X> T_12_14.lc_trk_g2_4
 (17 11)  (617 235)  (617 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (21 11)  (621 235)  (621 235)  routing T_12_14.sp12_v_b_7 <X> T_12_14.lc_trk_g2_7
 (28 12)  (628 236)  (628 236)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (635 236)  (635 236)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.input_2_6
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (41 12)  (641 236)  (641 236)  LC_6 Logic Functioning bit
 (26 13)  (626 237)  (626 237)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (627 237)  (627 237)  routing T_12_14.lc_trk_g1_3 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (31 13)  (631 237)  (631 237)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 237)  (632 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (633 237)  (633 237)  routing T_12_14.lc_trk_g2_4 <X> T_12_14.input_2_6
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (38 13)  (638 237)  (638 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit


LogicTile_13_14

 (25 0)  (679 224)  (679 224)  routing T_13_14.sp4_v_b_10 <X> T_13_14.lc_trk_g0_2
 (4 1)  (658 225)  (658 225)  routing T_13_14.sp4_v_t_42 <X> T_13_14.sp4_h_r_0
 (22 1)  (676 225)  (676 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 225)  (677 225)  routing T_13_14.sp4_v_b_10 <X> T_13_14.lc_trk_g0_2
 (25 1)  (679 225)  (679 225)  routing T_13_14.sp4_v_b_10 <X> T_13_14.lc_trk_g0_2
 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (668 226)  (668 226)  routing T_13_14.bnr_op_4 <X> T_13_14.lc_trk_g0_4
 (26 2)  (680 226)  (680 226)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 226)  (684 226)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (42 2)  (696 226)  (696 226)  LC_1 Logic Functioning bit
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (45 2)  (699 226)  (699 226)  LC_1 Logic Functioning bit
 (48 2)  (702 226)  (702 226)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (53 2)  (707 226)  (707 226)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (14 3)  (668 227)  (668 227)  routing T_13_14.bnr_op_4 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 227)  (678 227)  routing T_13_14.top_op_6 <X> T_13_14.lc_trk_g0_6
 (25 3)  (679 227)  (679 227)  routing T_13_14.top_op_6 <X> T_13_14.lc_trk_g0_6
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 227)  (681 227)  routing T_13_14.lc_trk_g1_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 227)  (684 227)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (685 227)  (685 227)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 227)  (686 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (688 227)  (688 227)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.input_2_1
 (35 3)  (689 227)  (689 227)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.input_2_1
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (43 3)  (697 227)  (697 227)  LC_1 Logic Functioning bit
 (47 3)  (701 227)  (701 227)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (1 4)  (655 228)  (655 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 228)  (688 228)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 228)  (689 228)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.input_2_2
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (1 5)  (655 229)  (655 229)  routing T_13_14.lc_trk_g0_2 <X> T_13_14.wire_logic_cluster/lc_7/cen
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (677 229)  (677 229)  routing T_13_14.sp4_v_b_18 <X> T_13_14.lc_trk_g1_2
 (24 5)  (678 229)  (678 229)  routing T_13_14.sp4_v_b_18 <X> T_13_14.lc_trk_g1_2
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g3_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (11 6)  (665 230)  (665 230)  routing T_13_14.sp4_v_b_2 <X> T_13_14.sp4_v_t_40
 (25 6)  (679 230)  (679 230)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g1_6
 (12 7)  (666 231)  (666 231)  routing T_13_14.sp4_v_b_2 <X> T_13_14.sp4_v_t_40
 (22 7)  (676 231)  (676 231)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 231)  (678 231)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g1_6
 (25 8)  (679 232)  (679 232)  routing T_13_14.sp4_v_t_23 <X> T_13_14.lc_trk_g2_2
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (677 233)  (677 233)  routing T_13_14.sp4_v_t_23 <X> T_13_14.lc_trk_g2_2
 (25 9)  (679 233)  (679 233)  routing T_13_14.sp4_v_t_23 <X> T_13_14.lc_trk_g2_2
 (14 11)  (668 235)  (668 235)  routing T_13_14.sp4_r_v_b_36 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (10 13)  (664 237)  (664 237)  routing T_13_14.sp4_h_r_5 <X> T_13_14.sp4_v_b_10
 (22 13)  (676 237)  (676 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (679 237)  (679 237)  routing T_13_14.sp4_r_v_b_42 <X> T_13_14.lc_trk_g3_2
 (14 14)  (668 238)  (668 238)  routing T_13_14.sp4_h_r_36 <X> T_13_14.lc_trk_g3_4
 (15 15)  (669 239)  (669 239)  routing T_13_14.sp4_h_r_36 <X> T_13_14.lc_trk_g3_4
 (16 15)  (670 239)  (670 239)  routing T_13_14.sp4_h_r_36 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4


LogicTile_14_14

 (12 0)  (720 224)  (720 224)  routing T_14_14.sp4_h_l_46 <X> T_14_14.sp4_h_r_2
 (27 0)  (735 224)  (735 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 224)  (736 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 224)  (737 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 224)  (738 224)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 224)  (740 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 224)  (741 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 224)  (742 224)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 224)  (744 224)  LC_0 Logic Functioning bit
 (37 0)  (745 224)  (745 224)  LC_0 Logic Functioning bit
 (38 0)  (746 224)  (746 224)  LC_0 Logic Functioning bit
 (39 0)  (747 224)  (747 224)  LC_0 Logic Functioning bit
 (40 0)  (748 224)  (748 224)  LC_0 Logic Functioning bit
 (41 0)  (749 224)  (749 224)  LC_0 Logic Functioning bit
 (42 0)  (750 224)  (750 224)  LC_0 Logic Functioning bit
 (43 0)  (751 224)  (751 224)  LC_0 Logic Functioning bit
 (46 0)  (754 224)  (754 224)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (13 1)  (721 225)  (721 225)  routing T_14_14.sp4_h_l_46 <X> T_14_14.sp4_h_r_2
 (14 1)  (722 225)  (722 225)  routing T_14_14.sp4_r_v_b_35 <X> T_14_14.lc_trk_g0_0
 (17 1)  (725 225)  (725 225)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (731 225)  (731 225)  routing T_14_14.sp4_h_r_2 <X> T_14_14.lc_trk_g0_2
 (24 1)  (732 225)  (732 225)  routing T_14_14.sp4_h_r_2 <X> T_14_14.lc_trk_g0_2
 (25 1)  (733 225)  (733 225)  routing T_14_14.sp4_h_r_2 <X> T_14_14.lc_trk_g0_2
 (26 1)  (734 225)  (734 225)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 225)  (737 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 225)  (738 225)  routing T_14_14.lc_trk_g3_6 <X> T_14_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 225)  (740 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (741 225)  (741 225)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.input_2_0
 (35 1)  (743 225)  (743 225)  routing T_14_14.lc_trk_g2_2 <X> T_14_14.input_2_0
 (36 1)  (744 225)  (744 225)  LC_0 Logic Functioning bit
 (37 1)  (745 225)  (745 225)  LC_0 Logic Functioning bit
 (38 1)  (746 225)  (746 225)  LC_0 Logic Functioning bit
 (39 1)  (747 225)  (747 225)  LC_0 Logic Functioning bit
 (40 1)  (748 225)  (748 225)  LC_0 Logic Functioning bit
 (41 1)  (749 225)  (749 225)  LC_0 Logic Functioning bit
 (42 1)  (750 225)  (750 225)  LC_0 Logic Functioning bit
 (48 1)  (756 225)  (756 225)  Enable bit of Mux _out_links/OutMux1_0 => wire_logic_cluster/lc_0/out sp4_v_t_5
 (51 1)  (759 225)  (759 225)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (716 226)  (716 226)  routing T_14_14.sp4_v_t_36 <X> T_14_14.sp4_h_l_36
 (9 2)  (717 226)  (717 226)  routing T_14_14.sp4_v_t_36 <X> T_14_14.sp4_h_l_36
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 226)  (739 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 226)  (743 226)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.input_2_1
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (37 2)  (745 226)  (745 226)  LC_1 Logic Functioning bit
 (38 2)  (746 226)  (746 226)  LC_1 Logic Functioning bit
 (41 2)  (749 226)  (749 226)  LC_1 Logic Functioning bit
 (42 2)  (750 226)  (750 226)  LC_1 Logic Functioning bit
 (43 2)  (751 226)  (751 226)  LC_1 Logic Functioning bit
 (14 3)  (722 227)  (722 227)  routing T_14_14.sp4_r_v_b_28 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (26 3)  (734 227)  (734 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 227)  (739 227)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 227)  (740 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_6 input_2_1
 (34 3)  (742 227)  (742 227)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.input_2_1
 (35 3)  (743 227)  (743 227)  routing T_14_14.lc_trk_g1_6 <X> T_14_14.input_2_1
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (37 3)  (745 227)  (745 227)  LC_1 Logic Functioning bit
 (38 3)  (746 227)  (746 227)  LC_1 Logic Functioning bit
 (39 3)  (747 227)  (747 227)  LC_1 Logic Functioning bit
 (41 3)  (749 227)  (749 227)  LC_1 Logic Functioning bit
 (42 3)  (750 227)  (750 227)  LC_1 Logic Functioning bit
 (43 3)  (751 227)  (751 227)  LC_1 Logic Functioning bit
 (15 4)  (723 228)  (723 228)  routing T_14_14.top_op_1 <X> T_14_14.lc_trk_g1_1
 (17 4)  (725 228)  (725 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (25 4)  (733 228)  (733 228)  routing T_14_14.lft_op_2 <X> T_14_14.lc_trk_g1_2
 (26 4)  (734 228)  (734 228)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 228)  (735 228)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 228)  (736 228)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 228)  (737 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 228)  (738 228)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 228)  (740 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 228)  (741 228)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 228)  (742 228)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 228)  (744 228)  LC_2 Logic Functioning bit
 (38 4)  (746 228)  (746 228)  LC_2 Logic Functioning bit
 (9 5)  (717 229)  (717 229)  routing T_14_14.sp4_v_t_45 <X> T_14_14.sp4_v_b_4
 (10 5)  (718 229)  (718 229)  routing T_14_14.sp4_v_t_45 <X> T_14_14.sp4_v_b_4
 (18 5)  (726 229)  (726 229)  routing T_14_14.top_op_1 <X> T_14_14.lc_trk_g1_1
 (22 5)  (730 229)  (730 229)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 229)  (732 229)  routing T_14_14.lft_op_2 <X> T_14_14.lc_trk_g1_2
 (29 5)  (737 229)  (737 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 229)  (739 229)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_2/in_3
 (14 6)  (722 230)  (722 230)  routing T_14_14.wire_logic_cluster/lc_4/out <X> T_14_14.lc_trk_g1_4
 (15 6)  (723 230)  (723 230)  routing T_14_14.sp4_h_r_13 <X> T_14_14.lc_trk_g1_5
 (16 6)  (724 230)  (724 230)  routing T_14_14.sp4_h_r_13 <X> T_14_14.lc_trk_g1_5
 (17 6)  (725 230)  (725 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (726 230)  (726 230)  routing T_14_14.sp4_h_r_13 <X> T_14_14.lc_trk_g1_5
 (25 6)  (733 230)  (733 230)  routing T_14_14.wire_logic_cluster/lc_6/out <X> T_14_14.lc_trk_g1_6
 (27 6)  (735 230)  (735 230)  routing T_14_14.lc_trk_g1_1 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (37 6)  (745 230)  (745 230)  LC_3 Logic Functioning bit
 (42 6)  (750 230)  (750 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (50 6)  (758 230)  (758 230)  Cascade bit: LH_LC03_inmux02_5

 (10 7)  (718 231)  (718 231)  routing T_14_14.sp4_h_l_46 <X> T_14_14.sp4_v_t_41
 (17 7)  (725 231)  (725 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 231)  (730 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (734 231)  (734 231)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 231)  (735 231)  routing T_14_14.lc_trk_g1_2 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 231)  (739 231)  routing T_14_14.lc_trk_g2_6 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (37 7)  (745 231)  (745 231)  LC_3 Logic Functioning bit
 (40 7)  (748 231)  (748 231)  LC_3 Logic Functioning bit
 (42 7)  (750 231)  (750 231)  LC_3 Logic Functioning bit
 (43 7)  (751 231)  (751 231)  LC_3 Logic Functioning bit
 (17 8)  (725 232)  (725 232)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (726 232)  (726 232)  routing T_14_14.wire_logic_cluster/lc_1/out <X> T_14_14.lc_trk_g2_1
 (28 8)  (736 232)  (736 232)  routing T_14_14.lc_trk_g2_1 <X> T_14_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 232)  (737 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 232)  (739 232)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 232)  (740 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 232)  (742 232)  routing T_14_14.lc_trk_g1_4 <X> T_14_14.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 232)  (744 232)  LC_4 Logic Functioning bit
 (38 8)  (746 232)  (746 232)  LC_4 Logic Functioning bit
 (39 8)  (747 232)  (747 232)  LC_4 Logic Functioning bit
 (40 8)  (748 232)  (748 232)  LC_4 Logic Functioning bit
 (45 8)  (753 232)  (753 232)  LC_4 Logic Functioning bit
 (46 8)  (754 232)  (754 232)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (758 232)  (758 232)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (730 233)  (730 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (731 233)  (731 233)  routing T_14_14.sp4_h_l_15 <X> T_14_14.lc_trk_g2_2
 (24 9)  (732 233)  (732 233)  routing T_14_14.sp4_h_l_15 <X> T_14_14.lc_trk_g2_2
 (25 9)  (733 233)  (733 233)  routing T_14_14.sp4_h_l_15 <X> T_14_14.lc_trk_g2_2
 (36 9)  (744 233)  (744 233)  LC_4 Logic Functioning bit
 (38 9)  (746 233)  (746 233)  LC_4 Logic Functioning bit
 (39 9)  (747 233)  (747 233)  LC_4 Logic Functioning bit
 (40 9)  (748 233)  (748 233)  LC_4 Logic Functioning bit
 (48 9)  (756 233)  (756 233)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (15 10)  (723 234)  (723 234)  routing T_14_14.tnr_op_5 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (25 10)  (733 234)  (733 234)  routing T_14_14.sp4_v_b_38 <X> T_14_14.lc_trk_g2_6
 (27 10)  (735 234)  (735 234)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 234)  (737 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 234)  (738 234)  routing T_14_14.lc_trk_g1_5 <X> T_14_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 234)  (739 234)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 234)  (740 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 234)  (741 234)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 234)  (742 234)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 234)  (744 234)  LC_5 Logic Functioning bit
 (38 10)  (746 234)  (746 234)  LC_5 Logic Functioning bit
 (46 10)  (754 234)  (754 234)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (22 11)  (730 235)  (730 235)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 235)  (731 235)  routing T_14_14.sp4_v_b_38 <X> T_14_14.lc_trk_g2_6
 (25 11)  (733 235)  (733 235)  routing T_14_14.sp4_v_b_38 <X> T_14_14.lc_trk_g2_6
 (26 11)  (734 235)  (734 235)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 235)  (735 235)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 235)  (736 235)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 235)  (737 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (14 12)  (722 236)  (722 236)  routing T_14_14.sp4_h_l_21 <X> T_14_14.lc_trk_g3_0
 (27 12)  (735 236)  (735 236)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 236)  (736 236)  routing T_14_14.lc_trk_g3_0 <X> T_14_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 236)  (737 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 236)  (739 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 236)  (740 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 236)  (741 236)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (745 236)  (745 236)  LC_6 Logic Functioning bit
 (50 12)  (758 236)  (758 236)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (723 237)  (723 237)  routing T_14_14.sp4_h_l_21 <X> T_14_14.lc_trk_g3_0
 (16 13)  (724 237)  (724 237)  routing T_14_14.sp4_h_l_21 <X> T_14_14.lc_trk_g3_0
 (17 13)  (725 237)  (725 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_l_21 lc_trk_g3_0
 (22 13)  (730 237)  (730 237)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (733 237)  (733 237)  routing T_14_14.sp4_r_v_b_42 <X> T_14_14.lc_trk_g3_2
 (26 13)  (734 237)  (734 237)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 237)  (737 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (16 14)  (724 238)  (724 238)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 238)  (726 238)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g3_5
 (22 14)  (730 238)  (730 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (29 14)  (737 238)  (737 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 238)  (739 238)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 238)  (740 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 238)  (741 238)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 238)  (742 238)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (39 14)  (747 238)  (747 238)  LC_7 Logic Functioning bit
 (40 14)  (748 238)  (748 238)  LC_7 Logic Functioning bit
 (50 14)  (758 238)  (758 238)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (720 239)  (720 239)  routing T_14_14.sp4_h_l_46 <X> T_14_14.sp4_v_t_46
 (14 15)  (722 239)  (722 239)  routing T_14_14.tnl_op_4 <X> T_14_14.lc_trk_g3_4
 (15 15)  (723 239)  (723 239)  routing T_14_14.tnl_op_4 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (726 239)  (726 239)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g3_5
 (21 15)  (729 239)  (729 239)  routing T_14_14.sp4_r_v_b_47 <X> T_14_14.lc_trk_g3_7
 (22 15)  (730 239)  (730 239)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (732 239)  (732 239)  routing T_14_14.tnl_op_6 <X> T_14_14.lc_trk_g3_6
 (25 15)  (733 239)  (733 239)  routing T_14_14.tnl_op_6 <X> T_14_14.lc_trk_g3_6
 (26 15)  (734 239)  (734 239)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 239)  (735 239)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 239)  (736 239)  routing T_14_14.lc_trk_g3_2 <X> T_14_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 239)  (737 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (739 239)  (739 239)  routing T_14_14.lc_trk_g3_7 <X> T_14_14.wire_logic_cluster/lc_7/in_3
 (40 15)  (748 239)  (748 239)  LC_7 Logic Functioning bit
 (51 15)  (759 239)  (759 239)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (52 15)  (760 239)  (760 239)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_15_14

 (21 0)  (783 224)  (783 224)  routing T_15_14.sp4_h_r_11 <X> T_15_14.lc_trk_g0_3
 (22 0)  (784 224)  (784 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (785 224)  (785 224)  routing T_15_14.sp4_h_r_11 <X> T_15_14.lc_trk_g0_3
 (24 0)  (786 224)  (786 224)  routing T_15_14.sp4_h_r_11 <X> T_15_14.lc_trk_g0_3
 (22 1)  (784 225)  (784 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (786 225)  (786 225)  routing T_15_14.bot_op_2 <X> T_15_14.lc_trk_g0_2
 (0 2)  (762 226)  (762 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_6 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (777 226)  (777 226)  routing T_15_14.sp4_v_b_21 <X> T_15_14.lc_trk_g0_5
 (16 2)  (778 226)  (778 226)  routing T_15_14.sp4_v_b_21 <X> T_15_14.lc_trk_g0_5
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 226)  (793 226)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 226)  (795 226)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 226)  (797 226)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.input_2_1
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (40 2)  (802 226)  (802 226)  LC_1 Logic Functioning bit
 (41 2)  (803 226)  (803 226)  LC_1 Logic Functioning bit
 (42 2)  (804 226)  (804 226)  LC_1 Logic Functioning bit
 (43 2)  (805 226)  (805 226)  LC_1 Logic Functioning bit
 (15 3)  (777 227)  (777 227)  routing T_15_14.bot_op_4 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (27 3)  (789 227)  (789 227)  routing T_15_14.lc_trk_g1_0 <X> T_15_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 227)  (794 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (795 227)  (795 227)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.input_2_1
 (34 3)  (796 227)  (796 227)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.input_2_1
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (40 3)  (802 227)  (802 227)  LC_1 Logic Functioning bit
 (41 3)  (803 227)  (803 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (43 3)  (805 227)  (805 227)  LC_1 Logic Functioning bit
 (1 4)  (763 228)  (763 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (14 4)  (776 228)  (776 228)  routing T_15_14.sp4_h_l_5 <X> T_15_14.lc_trk_g1_0
 (15 4)  (777 228)  (777 228)  routing T_15_14.top_op_1 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (788 228)  (788 228)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 228)  (789 228)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 228)  (792 228)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 228)  (796 228)  routing T_15_14.lc_trk_g1_0 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 228)  (797 228)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.input_2_2
 (37 4)  (799 228)  (799 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (1 5)  (763 229)  (763 229)  routing T_15_14.lc_trk_g0_2 <X> T_15_14.wire_logic_cluster/lc_7/cen
 (14 5)  (776 229)  (776 229)  routing T_15_14.sp4_h_l_5 <X> T_15_14.lc_trk_g1_0
 (15 5)  (777 229)  (777 229)  routing T_15_14.sp4_h_l_5 <X> T_15_14.lc_trk_g1_0
 (16 5)  (778 229)  (778 229)  routing T_15_14.sp4_h_l_5 <X> T_15_14.lc_trk_g1_0
 (17 5)  (779 229)  (779 229)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (18 5)  (780 229)  (780 229)  routing T_15_14.top_op_1 <X> T_15_14.lc_trk_g1_1
 (27 5)  (789 229)  (789 229)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 229)  (790 229)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 229)  (791 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (32 5)  (794 229)  (794 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (43 5)  (805 229)  (805 229)  LC_2 Logic Functioning bit
 (6 6)  (768 230)  (768 230)  routing T_15_14.sp4_h_l_47 <X> T_15_14.sp4_v_t_38
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 230)  (786 230)  routing T_15_14.bot_op_7 <X> T_15_14.lc_trk_g1_7
 (27 6)  (789 230)  (789 230)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 230)  (790 230)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 230)  (792 230)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 230)  (793 230)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 230)  (795 230)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 230)  (796 230)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 230)  (798 230)  LC_3 Logic Functioning bit
 (38 6)  (800 230)  (800 230)  LC_3 Logic Functioning bit
 (41 6)  (803 230)  (803 230)  LC_3 Logic Functioning bit
 (43 6)  (805 230)  (805 230)  LC_3 Logic Functioning bit
 (28 7)  (790 231)  (790 231)  routing T_15_14.lc_trk_g2_1 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 231)  (792 231)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 231)  (798 231)  LC_3 Logic Functioning bit
 (38 7)  (800 231)  (800 231)  LC_3 Logic Functioning bit
 (40 7)  (802 231)  (802 231)  LC_3 Logic Functioning bit
 (42 7)  (804 231)  (804 231)  LC_3 Logic Functioning bit
 (15 8)  (777 232)  (777 232)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g2_1
 (16 8)  (778 232)  (778 232)  routing T_15_14.sp4_v_t_28 <X> T_15_14.lc_trk_g2_1
 (17 8)  (779 232)  (779 232)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (25 8)  (787 232)  (787 232)  routing T_15_14.wire_logic_cluster/lc_2/out <X> T_15_14.lc_trk_g2_2
 (26 8)  (788 232)  (788 232)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 232)  (789 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (790 232)  (790 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g3_4 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (37 8)  (799 232)  (799 232)  LC_4 Logic Functioning bit
 (39 8)  (801 232)  (801 232)  LC_4 Logic Functioning bit
 (43 8)  (805 232)  (805 232)  LC_4 Logic Functioning bit
 (50 8)  (812 232)  (812 232)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (784 233)  (784 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (789 233)  (789 233)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 233)  (790 233)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 233)  (793 233)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 233)  (798 233)  LC_4 Logic Functioning bit
 (37 9)  (799 233)  (799 233)  LC_4 Logic Functioning bit
 (42 9)  (804 233)  (804 233)  LC_4 Logic Functioning bit
 (43 9)  (805 233)  (805 233)  LC_4 Logic Functioning bit
 (27 10)  (789 234)  (789 234)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 234)  (790 234)  routing T_15_14.lc_trk_g3_1 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 234)  (795 234)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (38 10)  (800 234)  (800 234)  LC_5 Logic Functioning bit
 (39 10)  (801 234)  (801 234)  LC_5 Logic Functioning bit
 (43 10)  (805 234)  (805 234)  LC_5 Logic Functioning bit
 (45 10)  (807 234)  (807 234)  LC_5 Logic Functioning bit
 (50 10)  (812 234)  (812 234)  Cascade bit: LH_LC05_inmux02_5

 (53 10)  (815 234)  (815 234)  Enable bit of Mux _out_links/OutMuxa_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_27
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g2_2 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (38 11)  (800 235)  (800 235)  LC_5 Logic Functioning bit
 (39 11)  (801 235)  (801 235)  LC_5 Logic Functioning bit
 (43 11)  (805 235)  (805 235)  LC_5 Logic Functioning bit
 (17 12)  (779 236)  (779 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 236)  (780 236)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g3_1
 (0 14)  (762 238)  (762 238)  routing T_15_14.glb_netwk_4 <X> T_15_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 238)  (763 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (21 14)  (783 238)  (783 238)  routing T_15_14.sp4_v_t_18 <X> T_15_14.lc_trk_g3_7
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (785 238)  (785 238)  routing T_15_14.sp4_v_t_18 <X> T_15_14.lc_trk_g3_7
 (26 14)  (788 238)  (788 238)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 238)  (789 238)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 238)  (792 238)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (38 14)  (800 238)  (800 238)  LC_7 Logic Functioning bit
 (41 14)  (803 238)  (803 238)  LC_7 Logic Functioning bit
 (43 14)  (805 238)  (805 238)  LC_7 Logic Functioning bit
 (45 14)  (807 238)  (807 238)  LC_7 Logic Functioning bit
 (52 14)  (814 238)  (814 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (8 15)  (770 239)  (770 239)  routing T_15_14.sp4_h_l_47 <X> T_15_14.sp4_v_t_47
 (14 15)  (776 239)  (776 239)  routing T_15_14.sp4_r_v_b_44 <X> T_15_14.lc_trk_g3_4
 (17 15)  (779 239)  (779 239)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (780 239)  (780 239)  routing T_15_14.sp4_r_v_b_45 <X> T_15_14.lc_trk_g3_5
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 239)  (792 239)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (799 239)  (799 239)  LC_7 Logic Functioning bit
 (39 15)  (801 239)  (801 239)  LC_7 Logic Functioning bit
 (41 15)  (803 239)  (803 239)  LC_7 Logic Functioning bit
 (43 15)  (805 239)  (805 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (22 0)  (838 224)  (838 224)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (21 1)  (837 225)  (837 225)  routing T_16_14.sp4_r_v_b_32 <X> T_16_14.lc_trk_g0_3
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_1 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (0 4)  (816 228)  (816 228)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (1 4)  (817 228)  (817 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (817 229)  (817 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/cen
 (36 6)  (852 230)  (852 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (41 6)  (857 230)  (857 230)  LC_3 Logic Functioning bit
 (43 6)  (859 230)  (859 230)  LC_3 Logic Functioning bit
 (45 6)  (861 230)  (861 230)  LC_3 Logic Functioning bit
 (26 7)  (842 231)  (842 231)  routing T_16_14.lc_trk_g0_3 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (39 7)  (855 231)  (855 231)  LC_3 Logic Functioning bit
 (40 7)  (856 231)  (856 231)  LC_3 Logic Functioning bit
 (42 7)  (858 231)  (858 231)  LC_3 Logic Functioning bit
 (48 7)  (864 231)  (864 231)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (4 8)  (820 232)  (820 232)  routing T_16_14.sp4_h_l_37 <X> T_16_14.sp4_v_b_6
 (6 8)  (822 232)  (822 232)  routing T_16_14.sp4_h_l_37 <X> T_16_14.sp4_v_b_6
 (25 8)  (841 232)  (841 232)  routing T_16_14.sp4_v_b_26 <X> T_16_14.lc_trk_g2_2
 (5 9)  (821 233)  (821 233)  routing T_16_14.sp4_h_l_37 <X> T_16_14.sp4_v_b_6
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (839 233)  (839 233)  routing T_16_14.sp4_v_b_26 <X> T_16_14.lc_trk_g2_2
 (21 12)  (837 236)  (837 236)  routing T_16_14.sp4_h_r_35 <X> T_16_14.lc_trk_g3_3
 (22 12)  (838 236)  (838 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (839 236)  (839 236)  routing T_16_14.sp4_h_r_35 <X> T_16_14.lc_trk_g3_3
 (24 12)  (840 236)  (840 236)  routing T_16_14.sp4_h_r_35 <X> T_16_14.lc_trk_g3_3
 (36 12)  (852 236)  (852 236)  LC_6 Logic Functioning bit
 (38 12)  (854 236)  (854 236)  LC_6 Logic Functioning bit
 (41 12)  (857 236)  (857 236)  LC_6 Logic Functioning bit
 (43 12)  (859 236)  (859 236)  LC_6 Logic Functioning bit
 (45 12)  (861 236)  (861 236)  LC_6 Logic Functioning bit
 (26 13)  (842 237)  (842 237)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 237)  (843 237)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 237)  (844 237)  routing T_16_14.lc_trk_g3_3 <X> T_16_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 237)  (845 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 237)  (853 237)  LC_6 Logic Functioning bit
 (39 13)  (855 237)  (855 237)  LC_6 Logic Functioning bit
 (40 13)  (856 237)  (856 237)  LC_6 Logic Functioning bit
 (42 13)  (858 237)  (858 237)  LC_6 Logic Functioning bit
 (51 13)  (867 237)  (867 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (816 238)  (816 238)  routing T_16_14.glb_netwk_4 <X> T_16_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 238)  (817 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_14

 (0 0)  (874 224)  (874 224)  Negative Clock bit

 (0 2)  (874 226)  (874 226)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (2 2)  (876 226)  (876 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (874 227)  (874 227)  routing T_17_14.glb_netwk_3 <X> T_17_14.wire_logic_cluster/lc_7/clk
 (0 4)  (874 228)  (874 228)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (1 4)  (875 228)  (875 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (1 5)  (875 229)  (875 229)  routing T_17_14.lc_trk_g2_2 <X> T_17_14.wire_logic_cluster/lc_7/cen
 (26 6)  (900 230)  (900 230)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (36 6)  (910 230)  (910 230)  LC_3 Logic Functioning bit
 (38 6)  (912 230)  (912 230)  LC_3 Logic Functioning bit
 (41 6)  (915 230)  (915 230)  LC_3 Logic Functioning bit
 (43 6)  (917 230)  (917 230)  LC_3 Logic Functioning bit
 (45 6)  (919 230)  (919 230)  LC_3 Logic Functioning bit
 (22 7)  (896 231)  (896 231)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (900 231)  (900 231)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (901 231)  (901 231)  routing T_17_14.lc_trk_g1_6 <X> T_17_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 231)  (903 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (37 7)  (911 231)  (911 231)  LC_3 Logic Functioning bit
 (39 7)  (913 231)  (913 231)  LC_3 Logic Functioning bit
 (40 7)  (914 231)  (914 231)  LC_3 Logic Functioning bit
 (42 7)  (916 231)  (916 231)  LC_3 Logic Functioning bit
 (51 7)  (925 231)  (925 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (899 232)  (899 232)  routing T_17_14.sp4_v_b_26 <X> T_17_14.lc_trk_g2_2
 (22 9)  (896 233)  (896 233)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (897 233)  (897 233)  routing T_17_14.sp4_v_b_26 <X> T_17_14.lc_trk_g2_2
 (0 14)  (874 238)  (874 238)  routing T_17_14.glb_netwk_4 <X> T_17_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 238)  (875 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_18_14

 (0 0)  (928 224)  (928 224)  Negative Clock bit

 (0 2)  (928 226)  (928 226)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (2 2)  (930 226)  (930 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (928 227)  (928 227)  routing T_18_14.glb_netwk_3 <X> T_18_14.wire_logic_cluster/lc_7/clk
 (0 4)  (928 228)  (928 228)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 4)  (929 228)  (929 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (19 4)  (947 228)  (947 228)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (0 5)  (928 229)  (928 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (1 5)  (929 229)  (929 229)  routing T_18_14.lc_trk_g3_3 <X> T_18_14.wire_logic_cluster/lc_7/cen
 (12 6)  (940 230)  (940 230)  routing T_18_14.sp4_v_t_46 <X> T_18_14.sp4_h_l_40
 (11 7)  (939 231)  (939 231)  routing T_18_14.sp4_v_t_46 <X> T_18_14.sp4_h_l_40
 (13 7)  (941 231)  (941 231)  routing T_18_14.sp4_v_t_46 <X> T_18_14.sp4_h_l_40
 (19 8)  (947 232)  (947 232)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (21 8)  (949 232)  (949 232)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g2_3
 (22 8)  (950 232)  (950 232)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (952 232)  (952 232)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g2_3
 (21 9)  (949 233)  (949 233)  routing T_18_14.sp12_v_t_0 <X> T_18_14.lc_trk_g2_3
 (22 12)  (950 236)  (950 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 236)  (951 236)  routing T_18_14.sp4_v_t_30 <X> T_18_14.lc_trk_g3_3
 (24 12)  (952 236)  (952 236)  routing T_18_14.sp4_v_t_30 <X> T_18_14.lc_trk_g3_3
 (32 12)  (960 236)  (960 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (961 236)  (961 236)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (964 236)  (964 236)  LC_6 Logic Functioning bit
 (37 12)  (965 236)  (965 236)  LC_6 Logic Functioning bit
 (38 12)  (966 236)  (966 236)  LC_6 Logic Functioning bit
 (39 12)  (967 236)  (967 236)  LC_6 Logic Functioning bit
 (45 12)  (973 236)  (973 236)  LC_6 Logic Functioning bit
 (31 13)  (959 237)  (959 237)  routing T_18_14.lc_trk_g2_3 <X> T_18_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (964 237)  (964 237)  LC_6 Logic Functioning bit
 (37 13)  (965 237)  (965 237)  LC_6 Logic Functioning bit
 (38 13)  (966 237)  (966 237)  LC_6 Logic Functioning bit
 (39 13)  (967 237)  (967 237)  LC_6 Logic Functioning bit
 (51 13)  (979 237)  (979 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (928 238)  (928 238)  routing T_18_14.glb_netwk_4 <X> T_18_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 238)  (929 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (954 238)  (954 238)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (36 14)  (964 238)  (964 238)  LC_7 Logic Functioning bit
 (38 14)  (966 238)  (966 238)  LC_7 Logic Functioning bit
 (41 14)  (969 238)  (969 238)  LC_7 Logic Functioning bit
 (43 14)  (971 238)  (971 238)  LC_7 Logic Functioning bit
 (45 14)  (973 238)  (973 238)  LC_7 Logic Functioning bit
 (13 15)  (941 239)  (941 239)  routing T_18_14.sp4_v_b_6 <X> T_18_14.sp4_h_l_46
 (22 15)  (950 239)  (950 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (953 239)  (953 239)  routing T_18_14.sp4_r_v_b_46 <X> T_18_14.lc_trk_g3_6
 (26 15)  (954 239)  (954 239)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (955 239)  (955 239)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 239)  (956 239)  routing T_18_14.lc_trk_g3_6 <X> T_18_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 239)  (957 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (965 239)  (965 239)  LC_7 Logic Functioning bit
 (39 15)  (967 239)  (967 239)  LC_7 Logic Functioning bit
 (40 15)  (968 239)  (968 239)  LC_7 Logic Functioning bit
 (42 15)  (970 239)  (970 239)  LC_7 Logic Functioning bit
 (47 15)  (975 239)  (975 239)  Enable bit of Mux _out_links/OutMux8_7 => wire_logic_cluster/lc_7/out sp4_h_r_46


LogicTile_19_14

 (22 1)  (1004 225)  (1004 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (1007 225)  (1007 225)  routing T_19_14.sp4_r_v_b_33 <X> T_19_14.lc_trk_g0_2
 (2 2)  (984 226)  (984 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 227)  (982 227)  routing T_19_14.glb_netwk_1 <X> T_19_14.wire_logic_cluster/lc_7/clk
 (1 4)  (983 228)  (983 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (983 229)  (983 229)  routing T_19_14.lc_trk_g0_2 <X> T_19_14.wire_logic_cluster/lc_7/cen
 (11 8)  (993 232)  (993 232)  routing T_19_14.sp4_h_r_3 <X> T_19_14.sp4_v_b_8
 (31 12)  (1013 236)  (1013 236)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (1014 236)  (1014 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (1015 236)  (1015 236)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (1016 236)  (1016 236)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (1018 236)  (1018 236)  LC_6 Logic Functioning bit
 (37 12)  (1019 236)  (1019 236)  LC_6 Logic Functioning bit
 (38 12)  (1020 236)  (1020 236)  LC_6 Logic Functioning bit
 (39 12)  (1021 236)  (1021 236)  LC_6 Logic Functioning bit
 (45 12)  (1027 236)  (1027 236)  LC_6 Logic Functioning bit
 (31 13)  (1013 237)  (1013 237)  routing T_19_14.lc_trk_g3_6 <X> T_19_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (1018 237)  (1018 237)  LC_6 Logic Functioning bit
 (37 13)  (1019 237)  (1019 237)  LC_6 Logic Functioning bit
 (38 13)  (1020 237)  (1020 237)  LC_6 Logic Functioning bit
 (39 13)  (1021 237)  (1021 237)  LC_6 Logic Functioning bit
 (51 13)  (1033 237)  (1033 237)  Enable bit of Mux _out_links/OutMux1_6 => wire_logic_cluster/lc_6/out sp4_v_t_17
 (0 14)  (982 238)  (982 238)  routing T_19_14.glb_netwk_4 <X> T_19_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 238)  (983 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 15)  (1004 239)  (1004 239)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (1005 239)  (1005 239)  routing T_19_14.sp4_v_b_46 <X> T_19_14.lc_trk_g3_6
 (24 15)  (1006 239)  (1006 239)  routing T_19_14.sp4_v_b_46 <X> T_19_14.lc_trk_g3_6


LogicTile_20_14

 (19 15)  (1055 239)  (1055 239)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_30_14

 (3 2)  (1567 226)  (1567 226)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23
 (3 3)  (1567 227)  (1567 227)  routing T_30_14.sp12_h_r_0 <X> T_30_14.sp12_h_l_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 233)  (1742 233)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit


LogicTile_2_13

 (3 4)  (75 212)  (75 212)  routing T_2_13.sp12_v_t_23 <X> T_2_13.sp12_h_r_0


LogicTile_10_13

 (27 2)  (519 210)  (519 210)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (520 210)  (520 210)  routing T_10_13.lc_trk_g3_1 <X> T_10_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (521 210)  (521 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (524 210)  (524 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (525 210)  (525 210)  routing T_10_13.lc_trk_g2_0 <X> T_10_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (527 210)  (527 210)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.input_2_1
 (37 2)  (529 210)  (529 210)  LC_1 Logic Functioning bit
 (38 2)  (530 210)  (530 210)  LC_1 Logic Functioning bit
 (39 2)  (531 210)  (531 210)  LC_1 Logic Functioning bit
 (40 2)  (532 210)  (532 210)  LC_1 Logic Functioning bit
 (41 2)  (533 210)  (533 210)  LC_1 Logic Functioning bit
 (42 2)  (534 210)  (534 210)  LC_1 Logic Functioning bit
 (26 3)  (518 211)  (518 211)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (519 211)  (519 211)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (520 211)  (520 211)  routing T_10_13.lc_trk_g3_2 <X> T_10_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (521 211)  (521 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (524 211)  (524 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (525 211)  (525 211)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.input_2_1
 (34 3)  (526 211)  (526 211)  routing T_10_13.lc_trk_g3_4 <X> T_10_13.input_2_1
 (38 3)  (530 211)  (530 211)  LC_1 Logic Functioning bit
 (39 3)  (531 211)  (531 211)  LC_1 Logic Functioning bit
 (40 3)  (532 211)  (532 211)  LC_1 Logic Functioning bit
 (41 3)  (533 211)  (533 211)  LC_1 Logic Functioning bit
 (43 3)  (535 211)  (535 211)  LC_1 Logic Functioning bit
 (14 8)  (506 216)  (506 216)  routing T_10_13.rgt_op_0 <X> T_10_13.lc_trk_g2_0
 (15 9)  (507 217)  (507 217)  routing T_10_13.rgt_op_0 <X> T_10_13.lc_trk_g2_0
 (17 9)  (509 217)  (509 217)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (15 10)  (507 218)  (507 218)  routing T_10_13.rgt_op_5 <X> T_10_13.lc_trk_g2_5
 (17 10)  (509 218)  (509 218)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (510 218)  (510 218)  routing T_10_13.rgt_op_5 <X> T_10_13.lc_trk_g2_5
 (15 12)  (507 220)  (507 220)  routing T_10_13.rgt_op_1 <X> T_10_13.lc_trk_g3_1
 (17 12)  (509 220)  (509 220)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (510 220)  (510 220)  routing T_10_13.rgt_op_1 <X> T_10_13.lc_trk_g3_1
 (25 12)  (517 220)  (517 220)  routing T_10_13.rgt_op_2 <X> T_10_13.lc_trk_g3_2
 (27 12)  (519 220)  (519 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (520 220)  (520 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (521 220)  (521 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (522 220)  (522 220)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (523 220)  (523 220)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (524 220)  (524 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (525 220)  (525 220)  routing T_10_13.lc_trk_g2_5 <X> T_10_13.wire_logic_cluster/lc_6/in_3
 (40 12)  (532 220)  (532 220)  LC_6 Logic Functioning bit
 (42 12)  (534 220)  (534 220)  LC_6 Logic Functioning bit
 (22 13)  (514 221)  (514 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (516 221)  (516 221)  routing T_10_13.rgt_op_2 <X> T_10_13.lc_trk_g3_2
 (30 13)  (522 221)  (522 221)  routing T_10_13.lc_trk_g3_6 <X> T_10_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (532 221)  (532 221)  LC_6 Logic Functioning bit
 (42 13)  (534 221)  (534 221)  LC_6 Logic Functioning bit
 (14 14)  (506 222)  (506 222)  routing T_10_13.rgt_op_4 <X> T_10_13.lc_trk_g3_4
 (25 14)  (517 222)  (517 222)  routing T_10_13.rgt_op_6 <X> T_10_13.lc_trk_g3_6
 (15 15)  (507 223)  (507 223)  routing T_10_13.rgt_op_4 <X> T_10_13.lc_trk_g3_4
 (17 15)  (509 223)  (509 223)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (514 223)  (514 223)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (516 223)  (516 223)  routing T_10_13.rgt_op_6 <X> T_10_13.lc_trk_g3_6


LogicTile_11_13

 (27 0)  (573 208)  (573 208)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 208)  (574 208)  routing T_11_13.lc_trk_g3_0 <X> T_11_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (37 0)  (583 208)  (583 208)  LC_0 Logic Functioning bit
 (38 0)  (584 208)  (584 208)  LC_0 Logic Functioning bit
 (39 0)  (585 208)  (585 208)  LC_0 Logic Functioning bit
 (44 0)  (590 208)  (590 208)  LC_0 Logic Functioning bit
 (45 0)  (591 208)  (591 208)  LC_0 Logic Functioning bit
 (40 1)  (586 209)  (586 209)  LC_0 Logic Functioning bit
 (41 1)  (587 209)  (587 209)  LC_0 Logic Functioning bit
 (42 1)  (588 209)  (588 209)  LC_0 Logic Functioning bit
 (43 1)  (589 209)  (589 209)  LC_0 Logic Functioning bit
 (45 1)  (591 209)  (591 209)  LC_0 Logic Functioning bit
 (50 1)  (596 209)  (596 209)  Carry_In_Mux bit 

 (0 2)  (546 210)  (546 210)  routing T_11_13.glb_netwk_3 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (560 210)  (560 210)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g0_4
 (27 2)  (573 210)  (573 210)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (574 210)  (574 210)  routing T_11_13.lc_trk_g3_1 <X> T_11_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 210)  (575 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 210)  (578 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 210)  (582 210)  LC_1 Logic Functioning bit
 (37 2)  (583 210)  (583 210)  LC_1 Logic Functioning bit
 (38 2)  (584 210)  (584 210)  LC_1 Logic Functioning bit
 (39 2)  (585 210)  (585 210)  LC_1 Logic Functioning bit
 (44 2)  (590 210)  (590 210)  LC_1 Logic Functioning bit
 (45 2)  (591 210)  (591 210)  LC_1 Logic Functioning bit
 (0 3)  (546 211)  (546 211)  routing T_11_13.glb_netwk_3 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (14 3)  (560 211)  (560 211)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g0_4
 (15 3)  (561 211)  (561 211)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g0_4
 (16 3)  (562 211)  (562 211)  routing T_11_13.sp4_h_l_9 <X> T_11_13.lc_trk_g0_4
 (17 3)  (563 211)  (563 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (40 3)  (586 211)  (586 211)  LC_1 Logic Functioning bit
 (41 3)  (587 211)  (587 211)  LC_1 Logic Functioning bit
 (42 3)  (588 211)  (588 211)  LC_1 Logic Functioning bit
 (43 3)  (589 211)  (589 211)  LC_1 Logic Functioning bit
 (45 3)  (591 211)  (591 211)  LC_1 Logic Functioning bit
 (21 4)  (567 212)  (567 212)  routing T_11_13.wire_logic_cluster/lc_3/out <X> T_11_13.lc_trk_g1_3
 (22 4)  (568 212)  (568 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (571 212)  (571 212)  routing T_11_13.wire_logic_cluster/lc_2/out <X> T_11_13.lc_trk_g1_2
 (27 4)  (573 212)  (573 212)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 212)  (575 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 212)  (578 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 212)  (582 212)  LC_2 Logic Functioning bit
 (37 4)  (583 212)  (583 212)  LC_2 Logic Functioning bit
 (38 4)  (584 212)  (584 212)  LC_2 Logic Functioning bit
 (39 4)  (585 212)  (585 212)  LC_2 Logic Functioning bit
 (44 4)  (590 212)  (590 212)  LC_2 Logic Functioning bit
 (45 4)  (591 212)  (591 212)  LC_2 Logic Functioning bit
 (22 5)  (568 213)  (568 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (576 213)  (576 213)  routing T_11_13.lc_trk_g1_2 <X> T_11_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (586 213)  (586 213)  LC_2 Logic Functioning bit
 (41 5)  (587 213)  (587 213)  LC_2 Logic Functioning bit
 (42 5)  (588 213)  (588 213)  LC_2 Logic Functioning bit
 (43 5)  (589 213)  (589 213)  LC_2 Logic Functioning bit
 (45 5)  (591 213)  (591 213)  LC_2 Logic Functioning bit
 (17 6)  (563 214)  (563 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (564 214)  (564 214)  routing T_11_13.wire_logic_cluster/lc_5/out <X> T_11_13.lc_trk_g1_5
 (21 6)  (567 214)  (567 214)  routing T_11_13.wire_logic_cluster/lc_7/out <X> T_11_13.lc_trk_g1_7
 (22 6)  (568 214)  (568 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (571 214)  (571 214)  routing T_11_13.wire_logic_cluster/lc_6/out <X> T_11_13.lc_trk_g1_6
 (27 6)  (573 214)  (573 214)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 214)  (575 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 214)  (578 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 214)  (582 214)  LC_3 Logic Functioning bit
 (37 6)  (583 214)  (583 214)  LC_3 Logic Functioning bit
 (38 6)  (584 214)  (584 214)  LC_3 Logic Functioning bit
 (39 6)  (585 214)  (585 214)  LC_3 Logic Functioning bit
 (44 6)  (590 214)  (590 214)  LC_3 Logic Functioning bit
 (45 6)  (591 214)  (591 214)  LC_3 Logic Functioning bit
 (22 7)  (568 215)  (568 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (576 215)  (576 215)  routing T_11_13.lc_trk_g1_3 <X> T_11_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (586 215)  (586 215)  LC_3 Logic Functioning bit
 (41 7)  (587 215)  (587 215)  LC_3 Logic Functioning bit
 (42 7)  (588 215)  (588 215)  LC_3 Logic Functioning bit
 (43 7)  (589 215)  (589 215)  LC_3 Logic Functioning bit
 (45 7)  (591 215)  (591 215)  LC_3 Logic Functioning bit
 (27 8)  (573 216)  (573 216)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (574 216)  (574 216)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 216)  (575 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 216)  (576 216)  routing T_11_13.lc_trk_g3_4 <X> T_11_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 216)  (578 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (582 216)  (582 216)  LC_4 Logic Functioning bit
 (37 8)  (583 216)  (583 216)  LC_4 Logic Functioning bit
 (38 8)  (584 216)  (584 216)  LC_4 Logic Functioning bit
 (39 8)  (585 216)  (585 216)  LC_4 Logic Functioning bit
 (44 8)  (590 216)  (590 216)  LC_4 Logic Functioning bit
 (45 8)  (591 216)  (591 216)  LC_4 Logic Functioning bit
 (40 9)  (586 217)  (586 217)  LC_4 Logic Functioning bit
 (41 9)  (587 217)  (587 217)  LC_4 Logic Functioning bit
 (42 9)  (588 217)  (588 217)  LC_4 Logic Functioning bit
 (43 9)  (589 217)  (589 217)  LC_4 Logic Functioning bit
 (45 9)  (591 217)  (591 217)  LC_4 Logic Functioning bit
 (27 10)  (573 218)  (573 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 218)  (575 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 218)  (576 218)  routing T_11_13.lc_trk_g1_5 <X> T_11_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 218)  (578 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (582 218)  (582 218)  LC_5 Logic Functioning bit
 (37 10)  (583 218)  (583 218)  LC_5 Logic Functioning bit
 (38 10)  (584 218)  (584 218)  LC_5 Logic Functioning bit
 (39 10)  (585 218)  (585 218)  LC_5 Logic Functioning bit
 (44 10)  (590 218)  (590 218)  LC_5 Logic Functioning bit
 (45 10)  (591 218)  (591 218)  LC_5 Logic Functioning bit
 (40 11)  (586 219)  (586 219)  LC_5 Logic Functioning bit
 (41 11)  (587 219)  (587 219)  LC_5 Logic Functioning bit
 (42 11)  (588 219)  (588 219)  LC_5 Logic Functioning bit
 (43 11)  (589 219)  (589 219)  LC_5 Logic Functioning bit
 (45 11)  (591 219)  (591 219)  LC_5 Logic Functioning bit
 (14 12)  (560 220)  (560 220)  routing T_11_13.wire_logic_cluster/lc_0/out <X> T_11_13.lc_trk_g3_0
 (17 12)  (563 220)  (563 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (564 220)  (564 220)  routing T_11_13.wire_logic_cluster/lc_1/out <X> T_11_13.lc_trk_g3_1
 (27 12)  (573 220)  (573 220)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 220)  (575 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (576 220)  (576 220)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (578 220)  (578 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (582 220)  (582 220)  LC_6 Logic Functioning bit
 (37 12)  (583 220)  (583 220)  LC_6 Logic Functioning bit
 (38 12)  (584 220)  (584 220)  LC_6 Logic Functioning bit
 (39 12)  (585 220)  (585 220)  LC_6 Logic Functioning bit
 (44 12)  (590 220)  (590 220)  LC_6 Logic Functioning bit
 (45 12)  (591 220)  (591 220)  LC_6 Logic Functioning bit
 (17 13)  (563 221)  (563 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (30 13)  (576 221)  (576 221)  routing T_11_13.lc_trk_g1_6 <X> T_11_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (586 221)  (586 221)  LC_6 Logic Functioning bit
 (41 13)  (587 221)  (587 221)  LC_6 Logic Functioning bit
 (42 13)  (588 221)  (588 221)  LC_6 Logic Functioning bit
 (43 13)  (589 221)  (589 221)  LC_6 Logic Functioning bit
 (45 13)  (591 221)  (591 221)  LC_6 Logic Functioning bit
 (1 14)  (547 222)  (547 222)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (560 222)  (560 222)  routing T_11_13.wire_logic_cluster/lc_4/out <X> T_11_13.lc_trk_g3_4
 (27 14)  (573 222)  (573 222)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 222)  (575 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (576 222)  (576 222)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (578 222)  (578 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (583 222)  (583 222)  LC_7 Logic Functioning bit
 (39 14)  (585 222)  (585 222)  LC_7 Logic Functioning bit
 (41 14)  (587 222)  (587 222)  LC_7 Logic Functioning bit
 (43 14)  (589 222)  (589 222)  LC_7 Logic Functioning bit
 (45 14)  (591 222)  (591 222)  LC_7 Logic Functioning bit
 (1 15)  (547 223)  (547 223)  routing T_11_13.lc_trk_g0_4 <X> T_11_13.wire_logic_cluster/lc_7/s_r
 (17 15)  (563 223)  (563 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (576 223)  (576 223)  routing T_11_13.lc_trk_g1_7 <X> T_11_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (583 223)  (583 223)  LC_7 Logic Functioning bit
 (39 15)  (585 223)  (585 223)  LC_7 Logic Functioning bit
 (41 15)  (587 223)  (587 223)  LC_7 Logic Functioning bit
 (43 15)  (589 223)  (589 223)  LC_7 Logic Functioning bit
 (45 15)  (591 223)  (591 223)  LC_7 Logic Functioning bit


LogicTile_12_13

 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 208)  (624 208)  routing T_12_13.top_op_3 <X> T_12_13.lc_trk_g0_3
 (21 1)  (621 209)  (621 209)  routing T_12_13.top_op_3 <X> T_12_13.lc_trk_g0_3
 (14 7)  (614 215)  (614 215)  routing T_12_13.sp4_r_v_b_28 <X> T_12_13.lc_trk_g1_4
 (17 7)  (617 215)  (617 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (25 10)  (625 218)  (625 218)  routing T_12_13.sp4_v_b_38 <X> T_12_13.lc_trk_g2_6
 (22 11)  (622 219)  (622 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (623 219)  (623 219)  routing T_12_13.sp4_v_b_38 <X> T_12_13.lc_trk_g2_6
 (25 11)  (625 219)  (625 219)  routing T_12_13.sp4_v_b_38 <X> T_12_13.lc_trk_g2_6
 (2 12)  (602 220)  (602 220)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (15 12)  (615 220)  (615 220)  routing T_12_13.tnr_op_1 <X> T_12_13.lc_trk_g3_1
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => tnr_op_1 lc_trk_g3_1
 (27 12)  (627 220)  (627 220)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (635 220)  (635 220)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.input_2_6
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (40 12)  (640 220)  (640 220)  LC_6 Logic Functioning bit
 (41 12)  (641 220)  (641 220)  LC_6 Logic Functioning bit
 (27 13)  (627 221)  (627 221)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (628 221)  (628 221)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 221)  (631 221)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (632 221)  (632 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (633 221)  (633 221)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.input_2_6
 (35 13)  (635 221)  (635 221)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.input_2_6
 (37 13)  (637 221)  (637 221)  LC_6 Logic Functioning bit
 (39 13)  (639 221)  (639 221)  LC_6 Logic Functioning bit
 (40 13)  (640 221)  (640 221)  LC_6 Logic Functioning bit
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit


LogicTile_13_13

 (15 0)  (669 208)  (669 208)  routing T_13_13.top_op_1 <X> T_13_13.lc_trk_g0_1
 (17 0)  (671 208)  (671 208)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (18 1)  (672 209)  (672 209)  routing T_13_13.top_op_1 <X> T_13_13.lc_trk_g0_1
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (1 2)  (655 210)  (655 210)  routing T_13_13.glb_netwk_6 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (675 210)  (675 210)  routing T_13_13.wire_logic_cluster/lc_7/out <X> T_13_13.lc_trk_g0_7
 (22 2)  (676 210)  (676 210)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (679 210)  (679 210)  routing T_13_13.lft_op_6 <X> T_13_13.lc_trk_g0_6
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 210)  (684 210)  routing T_13_13.lc_trk_g3_5 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 210)  (685 210)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 210)  (687 210)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (41 2)  (695 210)  (695 210)  LC_1 Logic Functioning bit
 (43 2)  (697 210)  (697 210)  LC_1 Logic Functioning bit
 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 211)  (678 211)  routing T_13_13.lft_op_6 <X> T_13_13.lc_trk_g0_6
 (31 3)  (685 211)  (685 211)  routing T_13_13.lc_trk_g2_6 <X> T_13_13.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 211)  (690 211)  LC_1 Logic Functioning bit
 (37 3)  (691 211)  (691 211)  LC_1 Logic Functioning bit
 (38 3)  (692 211)  (692 211)  LC_1 Logic Functioning bit
 (39 3)  (693 211)  (693 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (43 3)  (697 211)  (697 211)  LC_1 Logic Functioning bit
 (0 4)  (654 212)  (654 212)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 4)  (655 212)  (655 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (17 4)  (671 212)  (671 212)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 212)  (672 212)  routing T_13_13.bnr_op_1 <X> T_13_13.lc_trk_g1_1
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 212)  (682 212)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 212)  (684 212)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 212)  (685 212)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 212)  (687 212)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 212)  (688 212)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (37 4)  (691 212)  (691 212)  LC_2 Logic Functioning bit
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (40 4)  (694 212)  (694 212)  LC_2 Logic Functioning bit
 (41 4)  (695 212)  (695 212)  LC_2 Logic Functioning bit
 (42 4)  (696 212)  (696 212)  LC_2 Logic Functioning bit
 (43 4)  (697 212)  (697 212)  LC_2 Logic Functioning bit
 (45 4)  (699 212)  (699 212)  LC_2 Logic Functioning bit
 (46 4)  (700 212)  (700 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (704 212)  (704 212)  Cascade bit: LH_LC02_inmux02_5

 (0 5)  (654 213)  (654 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (1 5)  (655 213)  (655 213)  routing T_13_13.lc_trk_g3_3 <X> T_13_13.wire_logic_cluster/lc_7/cen
 (9 5)  (663 213)  (663 213)  routing T_13_13.sp4_v_t_41 <X> T_13_13.sp4_v_b_4
 (18 5)  (672 213)  (672 213)  routing T_13_13.bnr_op_1 <X> T_13_13.lc_trk_g1_1
 (27 5)  (681 213)  (681 213)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 213)  (683 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 213)  (684 213)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (690 213)  (690 213)  LC_2 Logic Functioning bit
 (37 5)  (691 213)  (691 213)  LC_2 Logic Functioning bit
 (39 5)  (693 213)  (693 213)  LC_2 Logic Functioning bit
 (40 5)  (694 213)  (694 213)  LC_2 Logic Functioning bit
 (42 5)  (696 213)  (696 213)  LC_2 Logic Functioning bit
 (43 5)  (697 213)  (697 213)  LC_2 Logic Functioning bit
 (46 5)  (700 213)  (700 213)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_r_6 lc_trk_g1_6
 (23 7)  (677 215)  (677 215)  routing T_13_13.sp4_h_r_6 <X> T_13_13.lc_trk_g1_6
 (24 7)  (678 215)  (678 215)  routing T_13_13.sp4_h_r_6 <X> T_13_13.lc_trk_g1_6
 (25 7)  (679 215)  (679 215)  routing T_13_13.sp4_h_r_6 <X> T_13_13.lc_trk_g1_6
 (14 8)  (668 216)  (668 216)  routing T_13_13.sp4_v_b_24 <X> T_13_13.lc_trk_g2_0
 (25 8)  (679 216)  (679 216)  routing T_13_13.sp4_v_t_23 <X> T_13_13.lc_trk_g2_2
 (27 8)  (681 216)  (681 216)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 216)  (682 216)  routing T_13_13.lc_trk_g3_0 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 216)  (685 216)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (41 8)  (695 216)  (695 216)  LC_4 Logic Functioning bit
 (43 8)  (697 216)  (697 216)  LC_4 Logic Functioning bit
 (4 9)  (658 217)  (658 217)  routing T_13_13.sp4_v_t_36 <X> T_13_13.sp4_h_r_6
 (16 9)  (670 217)  (670 217)  routing T_13_13.sp4_v_b_24 <X> T_13_13.lc_trk_g2_0
 (17 9)  (671 217)  (671 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (22 9)  (676 217)  (676 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (677 217)  (677 217)  routing T_13_13.sp4_v_t_23 <X> T_13_13.lc_trk_g2_2
 (25 9)  (679 217)  (679 217)  routing T_13_13.sp4_v_t_23 <X> T_13_13.lc_trk_g2_2
 (28 9)  (682 217)  (682 217)  routing T_13_13.lc_trk_g2_0 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 217)  (685 217)  routing T_13_13.lc_trk_g0_7 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (37 9)  (691 217)  (691 217)  LC_4 Logic Functioning bit
 (39 9)  (693 217)  (693 217)  LC_4 Logic Functioning bit
 (41 9)  (695 217)  (695 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (46 9)  (700 217)  (700 217)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (668 218)  (668 218)  routing T_13_13.sp4_h_r_36 <X> T_13_13.lc_trk_g2_4
 (15 10)  (669 218)  (669 218)  routing T_13_13.sp4_h_l_16 <X> T_13_13.lc_trk_g2_5
 (16 10)  (670 218)  (670 218)  routing T_13_13.sp4_h_l_16 <X> T_13_13.lc_trk_g2_5
 (17 10)  (671 218)  (671 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (25 10)  (679 218)  (679 218)  routing T_13_13.wire_logic_cluster/lc_6/out <X> T_13_13.lc_trk_g2_6
 (27 10)  (681 218)  (681 218)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 218)  (682 218)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 218)  (684 218)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 218)  (687 218)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (15 11)  (669 219)  (669 219)  routing T_13_13.sp4_h_r_36 <X> T_13_13.lc_trk_g2_4
 (16 11)  (670 219)  (670 219)  routing T_13_13.sp4_h_r_36 <X> T_13_13.lc_trk_g2_4
 (17 11)  (671 219)  (671 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (18 11)  (672 219)  (672 219)  routing T_13_13.sp4_h_l_16 <X> T_13_13.lc_trk_g2_5
 (22 11)  (676 219)  (676 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (29 11)  (683 219)  (683 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g3_7 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 219)  (685 219)  routing T_13_13.lc_trk_g2_2 <X> T_13_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 219)  (690 219)  LC_5 Logic Functioning bit
 (38 11)  (692 219)  (692 219)  LC_5 Logic Functioning bit
 (22 12)  (676 220)  (676 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (26 12)  (680 220)  (680 220)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (685 220)  (685 220)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (688 220)  (688 220)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (37 12)  (691 220)  (691 220)  LC_6 Logic Functioning bit
 (38 12)  (692 220)  (692 220)  LC_6 Logic Functioning bit
 (42 12)  (696 220)  (696 220)  LC_6 Logic Functioning bit
 (43 12)  (697 220)  (697 220)  LC_6 Logic Functioning bit
 (50 12)  (704 220)  (704 220)  Cascade bit: LH_LC06_inmux02_5

 (4 13)  (658 221)  (658 221)  routing T_13_13.sp4_v_t_41 <X> T_13_13.sp4_h_r_9
 (15 13)  (669 221)  (669 221)  routing T_13_13.sp4_v_t_29 <X> T_13_13.lc_trk_g3_0
 (16 13)  (670 221)  (670 221)  routing T_13_13.sp4_v_t_29 <X> T_13_13.lc_trk_g3_0
 (17 13)  (671 221)  (671 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (21 13)  (675 221)  (675 221)  routing T_13_13.sp4_r_v_b_43 <X> T_13_13.lc_trk_g3_3
 (28 13)  (682 221)  (682 221)  routing T_13_13.lc_trk_g2_4 <X> T_13_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 221)  (683 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 221)  (685 221)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 221)  (690 221)  LC_6 Logic Functioning bit
 (37 13)  (691 221)  (691 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (43 13)  (697 221)  (697 221)  LC_6 Logic Functioning bit
 (14 14)  (668 222)  (668 222)  routing T_13_13.sp4_h_r_36 <X> T_13_13.lc_trk_g3_4
 (15 14)  (669 222)  (669 222)  routing T_13_13.sp4_h_l_16 <X> T_13_13.lc_trk_g3_5
 (16 14)  (670 222)  (670 222)  routing T_13_13.sp4_h_l_16 <X> T_13_13.lc_trk_g3_5
 (17 14)  (671 222)  (671 222)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (22 14)  (676 222)  (676 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (25 14)  (679 222)  (679 222)  routing T_13_13.sp4_v_b_30 <X> T_13_13.lc_trk_g3_6
 (26 14)  (680 222)  (680 222)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 222)  (684 222)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 222)  (688 222)  routing T_13_13.lc_trk_g1_1 <X> T_13_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 222)  (689 222)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.input_2_7
 (36 14)  (690 222)  (690 222)  LC_7 Logic Functioning bit
 (37 14)  (691 222)  (691 222)  LC_7 Logic Functioning bit
 (38 14)  (692 222)  (692 222)  LC_7 Logic Functioning bit
 (39 14)  (693 222)  (693 222)  LC_7 Logic Functioning bit
 (40 14)  (694 222)  (694 222)  LC_7 Logic Functioning bit
 (41 14)  (695 222)  (695 222)  LC_7 Logic Functioning bit
 (42 14)  (696 222)  (696 222)  LC_7 Logic Functioning bit
 (43 14)  (697 222)  (697 222)  LC_7 Logic Functioning bit
 (45 14)  (699 222)  (699 222)  LC_7 Logic Functioning bit
 (51 14)  (705 222)  (705 222)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (15 15)  (669 223)  (669 223)  routing T_13_13.sp4_h_r_36 <X> T_13_13.lc_trk_g3_4
 (16 15)  (670 223)  (670 223)  routing T_13_13.sp4_h_r_36 <X> T_13_13.lc_trk_g3_4
 (17 15)  (671 223)  (671 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (18 15)  (672 223)  (672 223)  routing T_13_13.sp4_h_l_16 <X> T_13_13.lc_trk_g3_5
 (21 15)  (675 223)  (675 223)  routing T_13_13.sp4_r_v_b_47 <X> T_13_13.lc_trk_g3_7
 (22 15)  (676 223)  (676 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (677 223)  (677 223)  routing T_13_13.sp4_v_b_30 <X> T_13_13.lc_trk_g3_6
 (28 15)  (682 223)  (682 223)  routing T_13_13.lc_trk_g2_5 <X> T_13_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 223)  (684 223)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (686 223)  (686 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (687 223)  (687 223)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.input_2_7
 (34 15)  (688 223)  (688 223)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.input_2_7
 (35 15)  (689 223)  (689 223)  routing T_13_13.lc_trk_g3_6 <X> T_13_13.input_2_7
 (36 15)  (690 223)  (690 223)  LC_7 Logic Functioning bit
 (37 15)  (691 223)  (691 223)  LC_7 Logic Functioning bit
 (38 15)  (692 223)  (692 223)  LC_7 Logic Functioning bit
 (39 15)  (693 223)  (693 223)  LC_7 Logic Functioning bit
 (40 15)  (694 223)  (694 223)  LC_7 Logic Functioning bit
 (41 15)  (695 223)  (695 223)  LC_7 Logic Functioning bit
 (42 15)  (696 223)  (696 223)  LC_7 Logic Functioning bit
 (46 15)  (700 223)  (700 223)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (48 15)  (702 223)  (702 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (52 15)  (706 223)  (706 223)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_14_13

 (15 0)  (723 208)  (723 208)  routing T_14_13.bot_op_1 <X> T_14_13.lc_trk_g0_1
 (17 0)  (725 208)  (725 208)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (22 1)  (730 209)  (730 209)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_6 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (8 2)  (716 210)  (716 210)  routing T_14_13.sp4_v_t_42 <X> T_14_13.sp4_h_l_36
 (9 2)  (717 210)  (717 210)  routing T_14_13.sp4_v_t_42 <X> T_14_13.sp4_h_l_36
 (10 2)  (718 210)  (718 210)  routing T_14_13.sp4_v_t_42 <X> T_14_13.sp4_h_l_36
 (26 2)  (734 210)  (734 210)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 210)  (741 210)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (40 2)  (748 210)  (748 210)  LC_1 Logic Functioning bit
 (42 2)  (750 210)  (750 210)  LC_1 Logic Functioning bit
 (52 2)  (760 210)  (760 210)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (734 211)  (734 211)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 211)  (735 211)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 211)  (736 211)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 211)  (737 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 211)  (739 211)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_1/in_3
 (1 4)  (709 212)  (709 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (21 4)  (729 212)  (729 212)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (731 212)  (731 212)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g1_3
 (24 4)  (732 212)  (732 212)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g1_3
 (1 5)  (709 213)  (709 213)  routing T_14_13.lc_trk_g0_2 <X> T_14_13.wire_logic_cluster/lc_7/cen
 (21 5)  (729 213)  (729 213)  routing T_14_13.sp4_h_r_19 <X> T_14_13.lc_trk_g1_3
 (21 6)  (729 214)  (729 214)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 214)  (736 214)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 214)  (738 214)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 214)  (739 214)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 214)  (742 214)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 214)  (743 214)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.input_2_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (40 6)  (748 214)  (748 214)  LC_3 Logic Functioning bit
 (41 6)  (749 214)  (749 214)  LC_3 Logic Functioning bit
 (43 6)  (751 214)  (751 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (46 6)  (754 214)  (754 214)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (29 7)  (737 215)  (737 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 215)  (739 215)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 215)  (740 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (741 215)  (741 215)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.input_2_3
 (35 7)  (743 215)  (743 215)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.input_2_3
 (36 7)  (744 215)  (744 215)  LC_3 Logic Functioning bit
 (37 7)  (745 215)  (745 215)  LC_3 Logic Functioning bit
 (38 7)  (746 215)  (746 215)  LC_3 Logic Functioning bit
 (39 7)  (747 215)  (747 215)  LC_3 Logic Functioning bit
 (40 7)  (748 215)  (748 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (15 8)  (723 216)  (723 216)  routing T_14_13.tnl_op_1 <X> T_14_13.lc_trk_g2_1
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 216)  (739 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 216)  (741 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 216)  (742 216)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (40 8)  (748 216)  (748 216)  LC_4 Logic Functioning bit
 (42 8)  (750 216)  (750 216)  LC_4 Logic Functioning bit
 (51 8)  (759 216)  (759 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (18 9)  (726 217)  (726 217)  routing T_14_13.tnl_op_1 <X> T_14_13.lc_trk_g2_1
 (22 9)  (730 217)  (730 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (731 217)  (731 217)  routing T_14_13.sp4_v_b_42 <X> T_14_13.lc_trk_g2_2
 (24 9)  (732 217)  (732 217)  routing T_14_13.sp4_v_b_42 <X> T_14_13.lc_trk_g2_2
 (31 9)  (739 217)  (739 217)  routing T_14_13.lc_trk_g3_6 <X> T_14_13.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 217)  (744 217)  LC_4 Logic Functioning bit
 (37 9)  (745 217)  (745 217)  LC_4 Logic Functioning bit
 (38 9)  (746 217)  (746 217)  LC_4 Logic Functioning bit
 (39 9)  (747 217)  (747 217)  LC_4 Logic Functioning bit
 (40 9)  (748 217)  (748 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (17 10)  (725 218)  (725 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (729 218)  (729 218)  routing T_14_13.sp4_v_t_26 <X> T_14_13.lc_trk_g2_7
 (22 10)  (730 218)  (730 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (731 218)  (731 218)  routing T_14_13.sp4_v_t_26 <X> T_14_13.lc_trk_g2_7
 (27 10)  (735 218)  (735 218)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 218)  (736 218)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 218)  (742 218)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (18 11)  (726 219)  (726 219)  routing T_14_13.sp4_r_v_b_37 <X> T_14_13.lc_trk_g2_5
 (21 11)  (729 219)  (729 219)  routing T_14_13.sp4_v_t_26 <X> T_14_13.lc_trk_g2_7
 (28 11)  (736 219)  (736 219)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 219)  (737 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 219)  (738 219)  routing T_14_13.lc_trk_g3_3 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 219)  (739 219)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (41 11)  (749 219)  (749 219)  LC_5 Logic Functioning bit
 (43 11)  (751 219)  (751 219)  LC_5 Logic Functioning bit
 (15 12)  (723 220)  (723 220)  routing T_14_13.tnl_op_1 <X> T_14_13.lc_trk_g3_1
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (21 12)  (729 220)  (729 220)  routing T_14_13.sp4_v_t_22 <X> T_14_13.lc_trk_g3_3
 (22 12)  (730 220)  (730 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 220)  (731 220)  routing T_14_13.sp4_v_t_22 <X> T_14_13.lc_trk_g3_3
 (27 12)  (735 220)  (735 220)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 220)  (736 220)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 220)  (739 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 220)  (741 220)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (37 12)  (745 220)  (745 220)  LC_6 Logic Functioning bit
 (42 12)  (750 220)  (750 220)  LC_6 Logic Functioning bit
 (43 12)  (751 220)  (751 220)  LC_6 Logic Functioning bit
 (50 12)  (758 220)  (758 220)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (726 221)  (726 221)  routing T_14_13.tnl_op_1 <X> T_14_13.lc_trk_g3_1
 (21 13)  (729 221)  (729 221)  routing T_14_13.sp4_v_t_22 <X> T_14_13.lc_trk_g3_3
 (26 13)  (734 221)  (734 221)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 221)  (736 221)  routing T_14_13.lc_trk_g2_2 <X> T_14_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 221)  (737 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 221)  (739 221)  routing T_14_13.lc_trk_g2_7 <X> T_14_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 221)  (744 221)  LC_6 Logic Functioning bit
 (37 13)  (745 221)  (745 221)  LC_6 Logic Functioning bit
 (38 13)  (746 221)  (746 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (5 14)  (713 222)  (713 222)  routing T_14_13.sp4_v_b_9 <X> T_14_13.sp4_h_l_44
 (14 14)  (722 222)  (722 222)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g3_4
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (731 222)  (731 222)  routing T_14_13.sp4_v_b_47 <X> T_14_13.lc_trk_g3_7
 (24 14)  (732 222)  (732 222)  routing T_14_13.sp4_v_b_47 <X> T_14_13.lc_trk_g3_7
 (26 14)  (734 222)  (734 222)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (36 14)  (744 222)  (744 222)  LC_7 Logic Functioning bit
 (37 14)  (745 222)  (745 222)  LC_7 Logic Functioning bit
 (38 14)  (746 222)  (746 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (42 14)  (750 222)  (750 222)  LC_7 Logic Functioning bit
 (43 14)  (751 222)  (751 222)  LC_7 Logic Functioning bit
 (50 14)  (758 222)  (758 222)  Cascade bit: LH_LC07_inmux02_5

 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (730 223)  (730 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (731 223)  (731 223)  routing T_14_13.sp4_v_b_46 <X> T_14_13.lc_trk_g3_6
 (24 15)  (732 223)  (732 223)  routing T_14_13.sp4_v_b_46 <X> T_14_13.lc_trk_g3_6
 (28 15)  (736 223)  (736 223)  routing T_14_13.lc_trk_g2_5 <X> T_14_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 223)  (737 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 223)  (744 223)  LC_7 Logic Functioning bit
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (40 15)  (748 223)  (748 223)  LC_7 Logic Functioning bit
 (42 15)  (750 223)  (750 223)  LC_7 Logic Functioning bit
 (43 15)  (751 223)  (751 223)  LC_7 Logic Functioning bit


LogicTile_15_13

 (26 0)  (788 208)  (788 208)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 208)  (790 208)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 208)  (795 208)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (37 0)  (799 208)  (799 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (40 0)  (802 208)  (802 208)  LC_0 Logic Functioning bit
 (41 0)  (803 208)  (803 208)  LC_0 Logic Functioning bit
 (42 0)  (804 208)  (804 208)  LC_0 Logic Functioning bit
 (43 0)  (805 208)  (805 208)  LC_0 Logic Functioning bit
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (796 209)  (796 209)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.input_2_0
 (36 1)  (798 209)  (798 209)  LC_0 Logic Functioning bit
 (37 1)  (799 209)  (799 209)  LC_0 Logic Functioning bit
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (40 1)  (802 209)  (802 209)  LC_0 Logic Functioning bit
 (42 1)  (804 209)  (804 209)  LC_0 Logic Functioning bit
 (51 1)  (813 209)  (813 209)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (26 2)  (788 210)  (788 210)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 210)  (792 210)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (35 2)  (797 210)  (797 210)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.input_2_1
 (40 2)  (802 210)  (802 210)  LC_1 Logic Functioning bit
 (41 2)  (803 210)  (803 210)  LC_1 Logic Functioning bit
 (42 2)  (804 210)  (804 210)  LC_1 Logic Functioning bit
 (14 3)  (776 211)  (776 211)  routing T_15_13.sp4_h_r_4 <X> T_15_13.lc_trk_g0_4
 (15 3)  (777 211)  (777 211)  routing T_15_13.sp4_h_r_4 <X> T_15_13.lc_trk_g0_4
 (16 3)  (778 211)  (778 211)  routing T_15_13.sp4_h_r_4 <X> T_15_13.lc_trk_g0_4
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (22 3)  (784 211)  (784 211)  Enable bit of Mux _local_links/g0_mux_6 => glb2local_2 lc_trk_g0_6
 (27 3)  (789 211)  (789 211)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 211)  (790 211)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 211)  (793 211)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 3)  (794 211)  (794 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_6 input_2_1
 (33 3)  (795 211)  (795 211)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.input_2_1
 (34 3)  (796 211)  (796 211)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.input_2_1
 (35 3)  (797 211)  (797 211)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.input_2_1
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (15 4)  (777 212)  (777 212)  routing T_15_13.sp4_v_b_17 <X> T_15_13.lc_trk_g1_1
 (16 4)  (778 212)  (778 212)  routing T_15_13.sp4_v_b_17 <X> T_15_13.lc_trk_g1_1
 (17 4)  (779 212)  (779 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (783 212)  (783 212)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g1_3
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 212)  (786 212)  routing T_15_13.lft_op_3 <X> T_15_13.lc_trk_g1_3
 (26 4)  (788 212)  (788 212)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (41 4)  (803 212)  (803 212)  LC_2 Logic Functioning bit
 (42 4)  (804 212)  (804 212)  LC_2 Logic Functioning bit
 (43 4)  (805 212)  (805 212)  LC_2 Logic Functioning bit
 (50 4)  (812 212)  (812 212)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (814 212)  (814 212)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (26 5)  (788 213)  (788 213)  routing T_15_13.lc_trk_g0_6 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (40 5)  (802 213)  (802 213)  LC_2 Logic Functioning bit
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (43 5)  (805 213)  (805 213)  LC_2 Logic Functioning bit
 (53 5)  (815 213)  (815 213)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (12 6)  (774 214)  (774 214)  routing T_15_13.sp4_v_t_40 <X> T_15_13.sp4_h_l_40
 (10 7)  (772 215)  (772 215)  routing T_15_13.sp4_h_l_46 <X> T_15_13.sp4_v_t_41
 (11 7)  (773 215)  (773 215)  routing T_15_13.sp4_v_t_40 <X> T_15_13.sp4_h_l_40
 (14 8)  (776 216)  (776 216)  routing T_15_13.sp4_h_l_21 <X> T_15_13.lc_trk_g2_0
 (15 8)  (777 216)  (777 216)  routing T_15_13.sp4_h_r_33 <X> T_15_13.lc_trk_g2_1
 (16 8)  (778 216)  (778 216)  routing T_15_13.sp4_h_r_33 <X> T_15_13.lc_trk_g2_1
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 216)  (780 216)  routing T_15_13.sp4_h_r_33 <X> T_15_13.lc_trk_g2_1
 (21 8)  (783 216)  (783 216)  routing T_15_13.bnl_op_3 <X> T_15_13.lc_trk_g2_3
 (22 8)  (784 216)  (784 216)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (26 8)  (788 216)  (788 216)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (31 8)  (793 216)  (793 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 216)  (795 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 216)  (796 216)  routing T_15_13.lc_trk_g3_4 <X> T_15_13.wire_logic_cluster/lc_4/in_3
 (40 8)  (802 216)  (802 216)  LC_4 Logic Functioning bit
 (42 8)  (804 216)  (804 216)  LC_4 Logic Functioning bit
 (51 8)  (813 216)  (813 216)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (9 9)  (771 217)  (771 217)  routing T_15_13.sp4_v_t_42 <X> T_15_13.sp4_v_b_7
 (15 9)  (777 217)  (777 217)  routing T_15_13.sp4_h_l_21 <X> T_15_13.lc_trk_g2_0
 (16 9)  (778 217)  (778 217)  routing T_15_13.sp4_h_l_21 <X> T_15_13.lc_trk_g2_0
 (17 9)  (779 217)  (779 217)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (21 9)  (783 217)  (783 217)  routing T_15_13.bnl_op_3 <X> T_15_13.lc_trk_g2_3
 (28 9)  (790 217)  (790 217)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 217)  (791 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (803 217)  (803 217)  LC_4 Logic Functioning bit
 (43 9)  (805 217)  (805 217)  LC_4 Logic Functioning bit
 (48 9)  (810 217)  (810 217)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (1 10)  (763 218)  (763 218)  Enable bit of Mux _local_links/global_mux_2 => glb_netwk_4 glb2local_2
 (14 10)  (776 218)  (776 218)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (28 10)  (790 218)  (790 218)  routing T_15_13.lc_trk_g2_0 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 218)  (795 218)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 218)  (796 218)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 218)  (797 218)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.input_2_5
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (38 10)  (800 218)  (800 218)  LC_5 Logic Functioning bit
 (39 10)  (801 218)  (801 218)  LC_5 Logic Functioning bit
 (41 10)  (803 218)  (803 218)  LC_5 Logic Functioning bit
 (43 10)  (805 218)  (805 218)  LC_5 Logic Functioning bit
 (1 11)  (763 219)  (763 219)  routing T_15_13.glb_netwk_4 <X> T_15_13.glb2local_2
 (14 11)  (776 219)  (776 219)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (15 11)  (777 219)  (777 219)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (16 11)  (778 219)  (778 219)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (28 11)  (790 219)  (790 219)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 219)  (793 219)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 219)  (794 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (795 219)  (795 219)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.input_2_5
 (34 11)  (796 219)  (796 219)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.input_2_5
 (35 11)  (797 219)  (797 219)  routing T_15_13.lc_trk_g3_6 <X> T_15_13.input_2_5
 (36 11)  (798 219)  (798 219)  LC_5 Logic Functioning bit
 (38 11)  (800 219)  (800 219)  LC_5 Logic Functioning bit
 (43 11)  (805 219)  (805 219)  LC_5 Logic Functioning bit
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 220)  (785 220)  routing T_15_13.sp4_h_r_27 <X> T_15_13.lc_trk_g3_3
 (24 12)  (786 220)  (786 220)  routing T_15_13.sp4_h_r_27 <X> T_15_13.lc_trk_g3_3
 (21 13)  (783 221)  (783 221)  routing T_15_13.sp4_h_r_27 <X> T_15_13.lc_trk_g3_3
 (25 14)  (787 222)  (787 222)  routing T_15_13.sp4_h_r_38 <X> T_15_13.lc_trk_g3_6
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g1_1 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 222)  (793 222)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (37 14)  (799 222)  (799 222)  LC_7 Logic Functioning bit
 (43 14)  (805 222)  (805 222)  LC_7 Logic Functioning bit
 (14 15)  (776 223)  (776 223)  routing T_15_13.tnl_op_4 <X> T_15_13.lc_trk_g3_4
 (15 15)  (777 223)  (777 223)  routing T_15_13.tnl_op_4 <X> T_15_13.lc_trk_g3_4
 (17 15)  (779 223)  (779 223)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (22 15)  (784 223)  (784 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (785 223)  (785 223)  routing T_15_13.sp4_h_r_38 <X> T_15_13.lc_trk_g3_6
 (24 15)  (786 223)  (786 223)  routing T_15_13.sp4_h_r_38 <X> T_15_13.lc_trk_g3_6
 (28 15)  (790 223)  (790 223)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 223)  (794 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (795 223)  (795 223)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.input_2_7
 (35 15)  (797 223)  (797 223)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.input_2_7
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (6 0)  (822 208)  (822 208)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_v_b_0
 (5 1)  (821 209)  (821 209)  routing T_16_13.sp4_v_t_44 <X> T_16_13.sp4_v_b_0
 (10 1)  (826 209)  (826 209)  routing T_16_13.sp4_h_r_8 <X> T_16_13.sp4_v_b_1
 (4 4)  (820 212)  (820 212)  routing T_16_13.sp4_h_l_38 <X> T_16_13.sp4_v_b_3
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (839 212)  (839 212)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g1_3
 (24 4)  (840 212)  (840 212)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g1_3
 (5 5)  (821 213)  (821 213)  routing T_16_13.sp4_h_l_38 <X> T_16_13.sp4_v_b_3
 (6 5)  (822 213)  (822 213)  routing T_16_13.sp4_h_l_38 <X> T_16_13.sp4_h_r_3
 (21 5)  (837 213)  (837 213)  routing T_16_13.sp4_h_r_3 <X> T_16_13.lc_trk_g1_3
 (28 6)  (844 214)  (844 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 214)  (846 214)  routing T_16_13.lc_trk_g2_4 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 214)  (850 214)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (48 6)  (864 214)  (864 214)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (5 7)  (821 215)  (821 215)  routing T_16_13.sp4_h_l_38 <X> T_16_13.sp4_v_t_38
 (31 7)  (847 215)  (847 215)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_3
 (37 7)  (853 215)  (853 215)  LC_3 Logic Functioning bit
 (39 7)  (855 215)  (855 215)  LC_3 Logic Functioning bit
 (11 10)  (827 218)  (827 218)  routing T_16_13.sp4_h_l_38 <X> T_16_13.sp4_v_t_45
 (14 10)  (830 218)  (830 218)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g2_4
 (14 11)  (830 219)  (830 219)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g2_4
 (15 11)  (831 219)  (831 219)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g2_4
 (16 11)  (832 219)  (832 219)  routing T_16_13.sp4_h_r_44 <X> T_16_13.lc_trk_g2_4
 (17 11)  (833 219)  (833 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (4 12)  (820 220)  (820 220)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_9
 (5 13)  (821 221)  (821 221)  routing T_16_13.sp4_h_l_44 <X> T_16_13.sp4_v_b_9


LogicTile_17_13

 (2 2)  (876 210)  (876 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (874 211)  (874 211)  routing T_17_13.glb_netwk_1 <X> T_17_13.wire_logic_cluster/lc_7/clk
 (0 4)  (874 212)  (874 212)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (1 4)  (875 212)  (875 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (885 212)  (885 212)  routing T_17_13.sp4_h_l_46 <X> T_17_13.sp4_v_b_5
 (13 4)  (887 212)  (887 212)  routing T_17_13.sp4_h_l_46 <X> T_17_13.sp4_v_b_5
 (1 5)  (875 213)  (875 213)  routing T_17_13.lc_trk_g2_2 <X> T_17_13.wire_logic_cluster/lc_7/cen
 (8 5)  (882 213)  (882 213)  routing T_17_13.sp4_h_l_41 <X> T_17_13.sp4_v_b_4
 (9 5)  (883 213)  (883 213)  routing T_17_13.sp4_h_l_41 <X> T_17_13.sp4_v_b_4
 (12 5)  (886 213)  (886 213)  routing T_17_13.sp4_h_l_46 <X> T_17_13.sp4_v_b_5
 (5 6)  (879 214)  (879 214)  routing T_17_13.sp4_v_t_38 <X> T_17_13.sp4_h_l_38
 (6 7)  (880 215)  (880 215)  routing T_17_13.sp4_v_t_38 <X> T_17_13.sp4_h_l_38
 (14 7)  (888 215)  (888 215)  routing T_17_13.sp4_r_v_b_28 <X> T_17_13.lc_trk_g1_4
 (17 7)  (891 215)  (891 215)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (22 9)  (896 217)  (896 217)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 217)  (897 217)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g2_2
 (24 9)  (898 217)  (898 217)  routing T_17_13.sp4_v_b_42 <X> T_17_13.lc_trk_g2_2
 (31 10)  (905 218)  (905 218)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 218)  (906 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 218)  (907 218)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 218)  (908 218)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 218)  (910 218)  LC_5 Logic Functioning bit
 (37 10)  (911 218)  (911 218)  LC_5 Logic Functioning bit
 (38 10)  (912 218)  (912 218)  LC_5 Logic Functioning bit
 (39 10)  (913 218)  (913 218)  LC_5 Logic Functioning bit
 (45 10)  (919 218)  (919 218)  LC_5 Logic Functioning bit
 (31 11)  (905 219)  (905 219)  routing T_17_13.lc_trk_g3_7 <X> T_17_13.wire_logic_cluster/lc_5/in_3
 (36 11)  (910 219)  (910 219)  LC_5 Logic Functioning bit
 (37 11)  (911 219)  (911 219)  LC_5 Logic Functioning bit
 (38 11)  (912 219)  (912 219)  LC_5 Logic Functioning bit
 (39 11)  (913 219)  (913 219)  LC_5 Logic Functioning bit
 (4 12)  (878 220)  (878 220)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_v_b_9
 (31 12)  (905 220)  (905 220)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 220)  (906 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 220)  (908 220)  routing T_17_13.lc_trk_g1_4 <X> T_17_13.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 220)  (910 220)  LC_6 Logic Functioning bit
 (37 12)  (911 220)  (911 220)  LC_6 Logic Functioning bit
 (38 12)  (912 220)  (912 220)  LC_6 Logic Functioning bit
 (39 12)  (913 220)  (913 220)  LC_6 Logic Functioning bit
 (45 12)  (919 220)  (919 220)  LC_6 Logic Functioning bit
 (46 12)  (920 220)  (920 220)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (5 13)  (879 221)  (879 221)  routing T_17_13.sp4_h_l_44 <X> T_17_13.sp4_v_b_9
 (36 13)  (910 221)  (910 221)  LC_6 Logic Functioning bit
 (37 13)  (911 221)  (911 221)  LC_6 Logic Functioning bit
 (38 13)  (912 221)  (912 221)  LC_6 Logic Functioning bit
 (39 13)  (913 221)  (913 221)  LC_6 Logic Functioning bit
 (0 14)  (874 222)  (874 222)  routing T_17_13.glb_netwk_4 <X> T_17_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 222)  (875 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 222)  (896 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (897 222)  (897 222)  routing T_17_13.sp4_h_r_31 <X> T_17_13.lc_trk_g3_7
 (24 14)  (898 222)  (898 222)  routing T_17_13.sp4_h_r_31 <X> T_17_13.lc_trk_g3_7
 (21 15)  (895 223)  (895 223)  routing T_17_13.sp4_h_r_31 <X> T_17_13.lc_trk_g3_7


LogicTile_18_13

 (0 0)  (928 208)  (928 208)  Negative Clock bit

 (31 0)  (959 208)  (959 208)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (960 208)  (960 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (961 208)  (961 208)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (962 208)  (962 208)  routing T_18_13.lc_trk_g3_4 <X> T_18_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (964 208)  (964 208)  LC_0 Logic Functioning bit
 (37 0)  (965 208)  (965 208)  LC_0 Logic Functioning bit
 (38 0)  (966 208)  (966 208)  LC_0 Logic Functioning bit
 (39 0)  (967 208)  (967 208)  LC_0 Logic Functioning bit
 (45 0)  (973 208)  (973 208)  LC_0 Logic Functioning bit
 (36 1)  (964 209)  (964 209)  LC_0 Logic Functioning bit
 (37 1)  (965 209)  (965 209)  LC_0 Logic Functioning bit
 (38 1)  (966 209)  (966 209)  LC_0 Logic Functioning bit
 (39 1)  (967 209)  (967 209)  LC_0 Logic Functioning bit
 (47 1)  (975 209)  (975 209)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (928 210)  (928 210)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (2 2)  (930 210)  (930 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (928 211)  (928 211)  routing T_18_13.glb_netwk_3 <X> T_18_13.wire_logic_cluster/lc_7/clk
 (1 4)  (929 212)  (929 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (949 212)  (949 212)  routing T_18_13.sp4_h_r_11 <X> T_18_13.lc_trk_g1_3
 (22 4)  (950 212)  (950 212)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_11 lc_trk_g1_3
 (23 4)  (951 212)  (951 212)  routing T_18_13.sp4_h_r_11 <X> T_18_13.lc_trk_g1_3
 (24 4)  (952 212)  (952 212)  routing T_18_13.sp4_h_r_11 <X> T_18_13.lc_trk_g1_3
 (26 4)  (954 212)  (954 212)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (36 4)  (964 212)  (964 212)  LC_2 Logic Functioning bit
 (38 4)  (966 212)  (966 212)  LC_2 Logic Functioning bit
 (41 4)  (969 212)  (969 212)  LC_2 Logic Functioning bit
 (43 4)  (971 212)  (971 212)  LC_2 Logic Functioning bit
 (45 4)  (973 212)  (973 212)  LC_2 Logic Functioning bit
 (0 5)  (928 213)  (928 213)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (1 5)  (929 213)  (929 213)  routing T_18_13.lc_trk_g1_3 <X> T_18_13.wire_logic_cluster/lc_7/cen
 (26 5)  (954 213)  (954 213)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (27 5)  (955 213)  (955 213)  routing T_18_13.lc_trk_g1_7 <X> T_18_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (957 213)  (957 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (965 213)  (965 213)  LC_2 Logic Functioning bit
 (39 5)  (967 213)  (967 213)  LC_2 Logic Functioning bit
 (40 5)  (968 213)  (968 213)  LC_2 Logic Functioning bit
 (42 5)  (970 213)  (970 213)  LC_2 Logic Functioning bit
 (51 5)  (979 213)  (979 213)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (19 6)  (947 214)  (947 214)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (22 6)  (950 214)  (950 214)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (10 13)  (938 221)  (938 221)  routing T_18_13.sp4_h_r_5 <X> T_18_13.sp4_v_b_10
 (13 13)  (941 221)  (941 221)  routing T_18_13.sp4_v_t_43 <X> T_18_13.sp4_h_r_11
 (0 14)  (928 222)  (928 222)  routing T_18_13.glb_netwk_4 <X> T_18_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 222)  (929 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (16 15)  (944 223)  (944 223)  routing T_18_13.sp12_v_b_12 <X> T_18_13.lc_trk_g3_4
 (17 15)  (945 223)  (945 223)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_19_13

 (26 0)  (1008 208)  (1008 208)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (36 0)  (1018 208)  (1018 208)  LC_0 Logic Functioning bit
 (38 0)  (1020 208)  (1020 208)  LC_0 Logic Functioning bit
 (41 0)  (1023 208)  (1023 208)  LC_0 Logic Functioning bit
 (43 0)  (1025 208)  (1025 208)  LC_0 Logic Functioning bit
 (45 0)  (1027 208)  (1027 208)  LC_0 Logic Functioning bit
 (46 0)  (1028 208)  (1028 208)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (27 1)  (1009 209)  (1009 209)  routing T_19_13.lc_trk_g1_5 <X> T_19_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (1011 209)  (1011 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (37 1)  (1019 209)  (1019 209)  LC_0 Logic Functioning bit
 (39 1)  (1021 209)  (1021 209)  LC_0 Logic Functioning bit
 (40 1)  (1022 209)  (1022 209)  LC_0 Logic Functioning bit
 (42 1)  (1024 209)  (1024 209)  LC_0 Logic Functioning bit
 (2 2)  (984 210)  (984 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_1 wire_logic_cluster/lc_7/clk
 (0 3)  (982 211)  (982 211)  routing T_19_13.glb_netwk_1 <X> T_19_13.wire_logic_cluster/lc_7/clk
 (0 4)  (982 212)  (982 212)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 4)  (983 212)  (983 212)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (982 213)  (982 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (1 5)  (983 213)  (983 213)  routing T_19_13.lc_trk_g3_3 <X> T_19_13.wire_logic_cluster/lc_7/cen
 (15 6)  (997 214)  (997 214)  routing T_19_13.sp4_v_b_21 <X> T_19_13.lc_trk_g1_5
 (16 6)  (998 214)  (998 214)  routing T_19_13.sp4_v_b_21 <X> T_19_13.lc_trk_g1_5
 (17 6)  (999 214)  (999 214)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (9 10)  (991 218)  (991 218)  routing T_19_13.sp4_v_b_7 <X> T_19_13.sp4_h_l_42
 (22 12)  (1004 220)  (1004 220)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (1003 221)  (1003 221)  routing T_19_13.sp4_r_v_b_43 <X> T_19_13.lc_trk_g3_3
 (0 14)  (982 222)  (982 222)  routing T_19_13.glb_netwk_4 <X> T_19_13.wire_logic_cluster/lc_7/s_r
 (1 14)  (983 222)  (983 222)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_26_13

 (19 3)  (1367 211)  (1367 211)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


IO_Tile_0_12

 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (17 5)  (0 197)  (0 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit


LogicTile_4_12

 (3 5)  (183 197)  (183 197)  routing T_4_12.sp12_h_l_23 <X> T_4_12.sp12_h_r_0


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


LogicTile_10_12

 (9 4)  (501 196)  (501 196)  routing T_10_12.sp4_v_t_41 <X> T_10_12.sp4_h_r_4


LogicTile_11_12

 (5 4)  (551 196)  (551 196)  routing T_11_12.sp4_v_t_38 <X> T_11_12.sp4_h_r_3


LogicTile_12_12

 (5 0)  (605 192)  (605 192)  routing T_12_12.sp4_v_b_6 <X> T_12_12.sp4_h_r_0
 (4 1)  (604 193)  (604 193)  routing T_12_12.sp4_v_b_6 <X> T_12_12.sp4_h_r_0
 (6 1)  (606 193)  (606 193)  routing T_12_12.sp4_v_b_6 <X> T_12_12.sp4_h_r_0
 (2 4)  (602 196)  (602 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_12

 (22 0)  (676 192)  (676 192)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (677 192)  (677 192)  routing T_13_12.sp12_h_l_16 <X> T_13_12.lc_trk_g0_3
 (21 1)  (675 193)  (675 193)  routing T_13_12.sp12_h_l_16 <X> T_13_12.lc_trk_g0_3
 (10 4)  (664 196)  (664 196)  routing T_13_12.sp4_v_t_46 <X> T_13_12.sp4_h_r_4
 (22 6)  (676 198)  (676 198)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (678 198)  (678 198)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g1_7
 (21 7)  (675 199)  (675 199)  routing T_13_12.top_op_7 <X> T_13_12.lc_trk_g1_7
 (15 8)  (669 200)  (669 200)  routing T_13_12.sp4_h_r_41 <X> T_13_12.lc_trk_g2_1
 (16 8)  (670 200)  (670 200)  routing T_13_12.sp4_h_r_41 <X> T_13_12.lc_trk_g2_1
 (17 8)  (671 200)  (671 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (672 200)  (672 200)  routing T_13_12.sp4_h_r_41 <X> T_13_12.lc_trk_g2_1
 (22 8)  (676 200)  (676 200)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (677 200)  (677 200)  routing T_13_12.sp4_h_r_27 <X> T_13_12.lc_trk_g2_3
 (24 8)  (678 200)  (678 200)  routing T_13_12.sp4_h_r_27 <X> T_13_12.lc_trk_g2_3
 (25 8)  (679 200)  (679 200)  routing T_13_12.sp4_v_b_26 <X> T_13_12.lc_trk_g2_2
 (26 8)  (680 200)  (680 200)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 200)  (687 200)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (690 200)  (690 200)  LC_4 Logic Functioning bit
 (37 8)  (691 200)  (691 200)  LC_4 Logic Functioning bit
 (38 8)  (692 200)  (692 200)  LC_4 Logic Functioning bit
 (39 8)  (693 200)  (693 200)  LC_4 Logic Functioning bit
 (41 8)  (695 200)  (695 200)  LC_4 Logic Functioning bit
 (43 8)  (697 200)  (697 200)  LC_4 Logic Functioning bit
 (47 8)  (701 200)  (701 200)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (18 9)  (672 201)  (672 201)  routing T_13_12.sp4_h_r_41 <X> T_13_12.lc_trk_g2_1
 (21 9)  (675 201)  (675 201)  routing T_13_12.sp4_h_r_27 <X> T_13_12.lc_trk_g2_3
 (22 9)  (676 201)  (676 201)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (677 201)  (677 201)  routing T_13_12.sp4_v_b_26 <X> T_13_12.lc_trk_g2_2
 (26 9)  (680 201)  (680 201)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 201)  (681 201)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 201)  (683 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 201)  (684 201)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (36 9)  (690 201)  (690 201)  LC_4 Logic Functioning bit
 (38 9)  (692 201)  (692 201)  LC_4 Logic Functioning bit
 (14 10)  (668 202)  (668 202)  routing T_13_12.sp4_v_b_36 <X> T_13_12.lc_trk_g2_4
 (28 10)  (682 202)  (682 202)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 202)  (684 202)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 202)  (687 202)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (37 10)  (691 202)  (691 202)  LC_5 Logic Functioning bit
 (38 10)  (692 202)  (692 202)  LC_5 Logic Functioning bit
 (39 10)  (693 202)  (693 202)  LC_5 Logic Functioning bit
 (51 10)  (705 202)  (705 202)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (668 203)  (668 203)  routing T_13_12.sp4_v_b_36 <X> T_13_12.lc_trk_g2_4
 (16 11)  (670 203)  (670 203)  routing T_13_12.sp4_v_b_36 <X> T_13_12.lc_trk_g2_4
 (17 11)  (671 203)  (671 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (30 11)  (684 203)  (684 203)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (31 11)  (685 203)  (685 203)  routing T_13_12.lc_trk_g2_2 <X> T_13_12.wire_logic_cluster/lc_5/in_3
 (40 11)  (694 203)  (694 203)  LC_5 Logic Functioning bit
 (41 11)  (695 203)  (695 203)  LC_5 Logic Functioning bit
 (42 11)  (696 203)  (696 203)  LC_5 Logic Functioning bit
 (43 11)  (697 203)  (697 203)  LC_5 Logic Functioning bit
 (28 14)  (682 206)  (682 206)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g2_4 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (685 206)  (685 206)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 206)  (688 206)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 206)  (690 206)  LC_7 Logic Functioning bit
 (38 14)  (692 206)  (692 206)  LC_7 Logic Functioning bit
 (41 14)  (695 206)  (695 206)  LC_7 Logic Functioning bit
 (43 14)  (697 206)  (697 206)  LC_7 Logic Functioning bit
 (26 15)  (680 207)  (680 207)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 207)  (682 207)  routing T_13_12.lc_trk_g2_3 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 207)  (685 207)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (37 15)  (691 207)  (691 207)  LC_7 Logic Functioning bit
 (39 15)  (693 207)  (693 207)  LC_7 Logic Functioning bit
 (41 15)  (695 207)  (695 207)  LC_7 Logic Functioning bit
 (43 15)  (697 207)  (697 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (26 0)  (734 192)  (734 192)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 192)  (738 192)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 192)  (742 192)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 192)  (743 192)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.input_2_0
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (39 0)  (747 192)  (747 192)  LC_0 Logic Functioning bit
 (41 0)  (749 192)  (749 192)  LC_0 Logic Functioning bit
 (43 0)  (751 192)  (751 192)  LC_0 Logic Functioning bit
 (28 1)  (736 193)  (736 193)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 193)  (738 193)  routing T_14_12.lc_trk_g0_7 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 193)  (740 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (741 193)  (741 193)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.input_2_0
 (34 1)  (742 193)  (742 193)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.input_2_0
 (35 1)  (743 193)  (743 193)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.input_2_0
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (38 1)  (746 193)  (746 193)  LC_0 Logic Functioning bit
 (43 1)  (751 193)  (751 193)  LC_0 Logic Functioning bit
 (21 2)  (729 194)  (729 194)  routing T_14_12.lft_op_7 <X> T_14_12.lc_trk_g0_7
 (22 2)  (730 194)  (730 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (732 194)  (732 194)  routing T_14_12.lft_op_7 <X> T_14_12.lc_trk_g0_7
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 194)  (736 194)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 194)  (739 194)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 194)  (741 194)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (40 2)  (748 194)  (748 194)  LC_1 Logic Functioning bit
 (41 2)  (749 194)  (749 194)  LC_1 Logic Functioning bit
 (42 2)  (750 194)  (750 194)  LC_1 Logic Functioning bit
 (43 2)  (751 194)  (751 194)  LC_1 Logic Functioning bit
 (14 3)  (722 195)  (722 195)  routing T_14_12.sp4_h_r_4 <X> T_14_12.lc_trk_g0_4
 (15 3)  (723 195)  (723 195)  routing T_14_12.sp4_h_r_4 <X> T_14_12.lc_trk_g0_4
 (16 3)  (724 195)  (724 195)  routing T_14_12.sp4_h_r_4 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (26 3)  (734 195)  (734 195)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 195)  (735 195)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 195)  (736 195)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 195)  (737 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 195)  (738 195)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 195)  (739 195)  routing T_14_12.lc_trk_g2_6 <X> T_14_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 195)  (744 195)  LC_1 Logic Functioning bit
 (38 3)  (746 195)  (746 195)  LC_1 Logic Functioning bit
 (41 3)  (749 195)  (749 195)  LC_1 Logic Functioning bit
 (43 3)  (751 195)  (751 195)  LC_1 Logic Functioning bit
 (14 4)  (722 196)  (722 196)  routing T_14_12.sp4_h_l_5 <X> T_14_12.lc_trk_g1_0
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (732 196)  (732 196)  routing T_14_12.top_op_3 <X> T_14_12.lc_trk_g1_3
 (28 4)  (736 196)  (736 196)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 196)  (738 196)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 196)  (741 196)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 196)  (742 196)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_2/in_3
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (14 5)  (722 197)  (722 197)  routing T_14_12.sp4_h_l_5 <X> T_14_12.lc_trk_g1_0
 (15 5)  (723 197)  (723 197)  routing T_14_12.sp4_h_l_5 <X> T_14_12.lc_trk_g1_0
 (16 5)  (724 197)  (724 197)  routing T_14_12.sp4_h_l_5 <X> T_14_12.lc_trk_g1_0
 (17 5)  (725 197)  (725 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (729 197)  (729 197)  routing T_14_12.top_op_3 <X> T_14_12.lc_trk_g1_3
 (26 5)  (734 197)  (734 197)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 197)  (736 197)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 197)  (737 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (32 5)  (740 197)  (740 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (742 197)  (742 197)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.input_2_2
 (35 5)  (743 197)  (743 197)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.input_2_2
 (48 5)  (756 197)  (756 197)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (28 6)  (736 198)  (736 198)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 198)  (739 198)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 198)  (741 198)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 198)  (742 198)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (38 6)  (746 198)  (746 198)  LC_3 Logic Functioning bit
 (27 7)  (735 199)  (735 199)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 199)  (736 199)  routing T_14_12.lc_trk_g3_0 <X> T_14_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 199)  (737 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 199)  (738 199)  routing T_14_12.lc_trk_g2_2 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 199)  (739 199)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 199)  (744 199)  LC_3 Logic Functioning bit
 (37 7)  (745 199)  (745 199)  LC_3 Logic Functioning bit
 (38 7)  (746 199)  (746 199)  LC_3 Logic Functioning bit
 (39 7)  (747 199)  (747 199)  LC_3 Logic Functioning bit
 (46 7)  (754 199)  (754 199)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (22 8)  (730 200)  (730 200)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (731 200)  (731 200)  routing T_14_12.sp12_v_b_11 <X> T_14_12.lc_trk_g2_3
 (14 9)  (722 201)  (722 201)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g2_0
 (15 9)  (723 201)  (723 201)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g2_0
 (16 9)  (724 201)  (724 201)  routing T_14_12.sp4_h_r_24 <X> T_14_12.lc_trk_g2_0
 (17 9)  (725 201)  (725 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (22 9)  (730 201)  (730 201)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (732 201)  (732 201)  routing T_14_12.tnl_op_2 <X> T_14_12.lc_trk_g2_2
 (25 9)  (733 201)  (733 201)  routing T_14_12.tnl_op_2 <X> T_14_12.lc_trk_g2_2
 (14 10)  (722 202)  (722 202)  routing T_14_12.sp4_v_t_17 <X> T_14_12.lc_trk_g2_4
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (22 10)  (730 202)  (730 202)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 202)  (732 202)  routing T_14_12.tnl_op_7 <X> T_14_12.lc_trk_g2_7
 (26 10)  (734 202)  (734 202)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (31 10)  (739 202)  (739 202)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 202)  (741 202)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 202)  (742 202)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 202)  (743 202)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.input_2_5
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (38 10)  (746 202)  (746 202)  LC_5 Logic Functioning bit
 (42 10)  (750 202)  (750 202)  LC_5 Logic Functioning bit
 (43 10)  (751 202)  (751 202)  LC_5 Logic Functioning bit
 (16 11)  (724 203)  (724 203)  routing T_14_12.sp4_v_t_17 <X> T_14_12.lc_trk_g2_4
 (17 11)  (725 203)  (725 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (726 203)  (726 203)  routing T_14_12.sp4_r_v_b_37 <X> T_14_12.lc_trk_g2_5
 (21 11)  (729 203)  (729 203)  routing T_14_12.tnl_op_7 <X> T_14_12.lc_trk_g2_7
 (22 11)  (730 203)  (730 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (731 203)  (731 203)  routing T_14_12.sp4_v_b_46 <X> T_14_12.lc_trk_g2_6
 (24 11)  (732 203)  (732 203)  routing T_14_12.sp4_v_b_46 <X> T_14_12.lc_trk_g2_6
 (28 11)  (736 203)  (736 203)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 203)  (739 203)  routing T_14_12.lc_trk_g3_7 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 203)  (740 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 203)  (741 203)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.input_2_5
 (34 11)  (742 203)  (742 203)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.input_2_5
 (37 11)  (745 203)  (745 203)  LC_5 Logic Functioning bit
 (39 11)  (747 203)  (747 203)  LC_5 Logic Functioning bit
 (42 11)  (750 203)  (750 203)  LC_5 Logic Functioning bit
 (43 11)  (751 203)  (751 203)  LC_5 Logic Functioning bit
 (14 12)  (722 204)  (722 204)  routing T_14_12.sp4_v_t_21 <X> T_14_12.lc_trk_g3_0
 (22 12)  (730 204)  (730 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (731 204)  (731 204)  routing T_14_12.sp4_v_t_30 <X> T_14_12.lc_trk_g3_3
 (24 12)  (732 204)  (732 204)  routing T_14_12.sp4_v_t_30 <X> T_14_12.lc_trk_g3_3
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 204)  (739 204)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 204)  (741 204)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (41 12)  (749 204)  (749 204)  LC_6 Logic Functioning bit
 (43 12)  (751 204)  (751 204)  LC_6 Logic Functioning bit
 (14 13)  (722 205)  (722 205)  routing T_14_12.sp4_v_t_21 <X> T_14_12.lc_trk_g3_0
 (16 13)  (724 205)  (724 205)  routing T_14_12.sp4_v_t_21 <X> T_14_12.lc_trk_g3_0
 (17 13)  (725 205)  (725 205)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (28 13)  (736 205)  (736 205)  routing T_14_12.lc_trk_g2_0 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g2_3 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 205)  (739 205)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (37 13)  (745 205)  (745 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (22 14)  (730 206)  (730 206)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (732 206)  (732 206)  routing T_14_12.tnl_op_7 <X> T_14_12.lc_trk_g3_7
 (26 14)  (734 206)  (734 206)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 206)  (736 206)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 206)  (738 206)  routing T_14_12.lc_trk_g2_4 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 206)  (739 206)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (37 14)  (745 206)  (745 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (43 14)  (751 206)  (751 206)  LC_7 Logic Functioning bit
 (50 14)  (758 206)  (758 206)  Cascade bit: LH_LC07_inmux02_5

 (16 15)  (724 207)  (724 207)  routing T_14_12.sp12_v_b_12 <X> T_14_12.lc_trk_g3_4
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (21 15)  (729 207)  (729 207)  routing T_14_12.tnl_op_7 <X> T_14_12.lc_trk_g3_7
 (26 15)  (734 207)  (734 207)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 207)  (736 207)  routing T_14_12.lc_trk_g2_7 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (36 15)  (744 207)  (744 207)  LC_7 Logic Functioning bit
 (37 15)  (745 207)  (745 207)  LC_7 Logic Functioning bit
 (42 15)  (750 207)  (750 207)  LC_7 Logic Functioning bit
 (43 15)  (751 207)  (751 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (27 0)  (789 192)  (789 192)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 192)  (790 192)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 192)  (792 192)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 192)  (793 192)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (797 192)  (797 192)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.input_2_0
 (38 0)  (800 192)  (800 192)  LC_0 Logic Functioning bit
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (41 0)  (803 192)  (803 192)  LC_0 Logic Functioning bit
 (45 0)  (807 192)  (807 192)  LC_0 Logic Functioning bit
 (47 0)  (809 192)  (809 192)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.top_op_2 <X> T_15_12.lc_trk_g0_2
 (25 1)  (787 193)  (787 193)  routing T_15_12.top_op_2 <X> T_15_12.lc_trk_g0_2
 (26 1)  (788 193)  (788 193)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 193)  (789 193)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 193)  (790 193)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 193)  (792 193)  routing T_15_12.lc_trk_g3_6 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 193)  (793 193)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (38 1)  (800 193)  (800 193)  LC_0 Logic Functioning bit
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (1 2)  (763 194)  (763 194)  routing T_15_12.glb_netwk_6 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (21 2)  (783 194)  (783 194)  routing T_15_12.lft_op_7 <X> T_15_12.lc_trk_g0_7
 (22 2)  (784 194)  (784 194)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 194)  (786 194)  routing T_15_12.lft_op_7 <X> T_15_12.lc_trk_g0_7
 (14 3)  (776 195)  (776 195)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g0_4
 (15 3)  (777 195)  (777 195)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g0_4
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (1 4)  (763 196)  (763 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (763 197)  (763 197)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_7/cen
 (15 6)  (777 198)  (777 198)  routing T_15_12.lft_op_5 <X> T_15_12.lc_trk_g1_5
 (17 6)  (779 198)  (779 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 198)  (780 198)  routing T_15_12.lft_op_5 <X> T_15_12.lc_trk_g1_5
 (26 6)  (788 198)  (788 198)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 198)  (789 198)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 198)  (792 198)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 198)  (793 198)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 198)  (795 198)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 198)  (797 198)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.input_2_3
 (36 6)  (798 198)  (798 198)  LC_3 Logic Functioning bit
 (38 6)  (800 198)  (800 198)  LC_3 Logic Functioning bit
 (39 6)  (801 198)  (801 198)  LC_3 Logic Functioning bit
 (41 6)  (803 198)  (803 198)  LC_3 Logic Functioning bit
 (43 6)  (805 198)  (805 198)  LC_3 Logic Functioning bit
 (14 7)  (776 199)  (776 199)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g1_4
 (15 7)  (777 199)  (777 199)  routing T_15_12.top_op_4 <X> T_15_12.lc_trk_g1_4
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (28 7)  (790 199)  (790 199)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 199)  (794 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (795 199)  (795 199)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.input_2_3
 (34 7)  (796 199)  (796 199)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.input_2_3
 (36 7)  (798 199)  (798 199)  LC_3 Logic Functioning bit
 (38 7)  (800 199)  (800 199)  LC_3 Logic Functioning bit
 (43 7)  (805 199)  (805 199)  LC_3 Logic Functioning bit
 (27 8)  (789 200)  (789 200)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 200)  (792 200)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 200)  (793 200)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 200)  (795 200)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 200)  (799 200)  LC_4 Logic Functioning bit
 (42 8)  (804 200)  (804 200)  LC_4 Logic Functioning bit
 (45 8)  (807 200)  (807 200)  LC_4 Logic Functioning bit
 (48 8)  (810 200)  (810 200)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (50 8)  (812 200)  (812 200)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (788 201)  (788 201)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 201)  (789 201)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 201)  (790 201)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 201)  (791 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 201)  (793 201)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 201)  (799 201)  LC_4 Logic Functioning bit
 (39 9)  (801 201)  (801 201)  LC_4 Logic Functioning bit
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (19 10)  (781 202)  (781 202)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (21 10)  (783 202)  (783 202)  routing T_15_12.sp4_h_l_34 <X> T_15_12.lc_trk_g2_7
 (22 10)  (784 202)  (784 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (785 202)  (785 202)  routing T_15_12.sp4_h_l_34 <X> T_15_12.lc_trk_g2_7
 (24 10)  (786 202)  (786 202)  routing T_15_12.sp4_h_l_34 <X> T_15_12.lc_trk_g2_7
 (8 11)  (770 203)  (770 203)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_v_t_42
 (17 11)  (779 203)  (779 203)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (21 11)  (783 203)  (783 203)  routing T_15_12.sp4_h_l_34 <X> T_15_12.lc_trk_g2_7
 (22 12)  (784 204)  (784 204)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (786 204)  (786 204)  routing T_15_12.tnr_op_3 <X> T_15_12.lc_trk_g3_3
 (0 14)  (762 206)  (762 206)  routing T_15_12.glb_netwk_4 <X> T_15_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 206)  (763 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (14 15)  (776 207)  (776 207)  routing T_15_12.sp4_h_l_17 <X> T_15_12.lc_trk_g3_4
 (15 15)  (777 207)  (777 207)  routing T_15_12.sp4_h_l_17 <X> T_15_12.lc_trk_g3_4
 (16 15)  (778 207)  (778 207)  routing T_15_12.sp4_h_l_17 <X> T_15_12.lc_trk_g3_4
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4
 (22 15)  (784 207)  (784 207)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (787 207)  (787 207)  routing T_15_12.sp4_r_v_b_46 <X> T_15_12.lc_trk_g3_6


LogicTile_16_12

 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (1 2)  (817 194)  (817 194)  routing T_16_12.glb_netwk_6 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 2)  (832 194)  (832 194)  routing T_16_12.sp4_v_b_13 <X> T_16_12.lc_trk_g0_5
 (17 2)  (833 194)  (833 194)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_13 lc_trk_g0_5
 (18 2)  (834 194)  (834 194)  routing T_16_12.sp4_v_b_13 <X> T_16_12.lc_trk_g0_5
 (21 2)  (837 194)  (837 194)  routing T_16_12.sp4_h_l_10 <X> T_16_12.lc_trk_g0_7
 (22 2)  (838 194)  (838 194)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (839 194)  (839 194)  routing T_16_12.sp4_h_l_10 <X> T_16_12.lc_trk_g0_7
 (24 2)  (840 194)  (840 194)  routing T_16_12.sp4_h_l_10 <X> T_16_12.lc_trk_g0_7
 (18 3)  (834 195)  (834 195)  routing T_16_12.sp4_v_b_13 <X> T_16_12.lc_trk_g0_5
 (21 3)  (837 195)  (837 195)  routing T_16_12.sp4_h_l_10 <X> T_16_12.lc_trk_g0_7
 (0 4)  (816 196)  (816 196)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (1 4)  (817 196)  (817 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => top_op_3 lc_trk_g1_3
 (24 4)  (840 196)  (840 196)  routing T_16_12.top_op_3 <X> T_16_12.lc_trk_g1_3
 (1 5)  (817 197)  (817 197)  routing T_16_12.lc_trk_g2_2 <X> T_16_12.wire_logic_cluster/lc_7/cen
 (21 5)  (837 197)  (837 197)  routing T_16_12.top_op_3 <X> T_16_12.lc_trk_g1_3
 (21 6)  (837 198)  (837 198)  routing T_16_12.sp12_h_l_4 <X> T_16_12.lc_trk_g1_7
 (22 6)  (838 198)  (838 198)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (840 198)  (840 198)  routing T_16_12.sp12_h_l_4 <X> T_16_12.lc_trk_g1_7
 (26 6)  (842 198)  (842 198)  routing T_16_12.lc_trk_g0_5 <X> T_16_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 198)  (843 198)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 198)  (846 198)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (847 198)  (847 198)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 198)  (849 198)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 198)  (850 198)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (39 6)  (855 198)  (855 198)  LC_3 Logic Functioning bit
 (41 6)  (857 198)  (857 198)  LC_3 Logic Functioning bit
 (43 6)  (859 198)  (859 198)  LC_3 Logic Functioning bit
 (21 7)  (837 199)  (837 199)  routing T_16_12.sp12_h_l_4 <X> T_16_12.lc_trk_g1_7
 (29 7)  (845 199)  (845 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 199)  (846 199)  routing T_16_12.lc_trk_g1_7 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 199)  (847 199)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 199)  (848 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (849 199)  (849 199)  routing T_16_12.lc_trk_g2_1 <X> T_16_12.input_2_3
 (36 7)  (852 199)  (852 199)  LC_3 Logic Functioning bit
 (38 7)  (854 199)  (854 199)  LC_3 Logic Functioning bit
 (43 7)  (859 199)  (859 199)  LC_3 Logic Functioning bit
 (15 8)  (831 200)  (831 200)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g2_1
 (16 8)  (832 200)  (832 200)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g2_1
 (17 8)  (833 200)  (833 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (834 200)  (834 200)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g2_1
 (27 8)  (843 200)  (843 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (844 200)  (844 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 200)  (846 200)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 200)  (847 200)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (42 8)  (858 200)  (858 200)  LC_4 Logic Functioning bit
 (45 8)  (861 200)  (861 200)  LC_4 Logic Functioning bit
 (50 8)  (866 200)  (866 200)  Cascade bit: LH_LC04_inmux02_5

 (6 9)  (822 201)  (822 201)  routing T_16_12.sp4_h_l_43 <X> T_16_12.sp4_h_r_6
 (18 9)  (834 201)  (834 201)  routing T_16_12.sp4_h_r_41 <X> T_16_12.lc_trk_g2_1
 (22 9)  (838 201)  (838 201)  Enable bit of Mux _local_links/g2_mux_2 => tnl_op_2 lc_trk_g2_2
 (24 9)  (840 201)  (840 201)  routing T_16_12.tnl_op_2 <X> T_16_12.lc_trk_g2_2
 (25 9)  (841 201)  (841 201)  routing T_16_12.tnl_op_2 <X> T_16_12.lc_trk_g2_2
 (26 9)  (842 201)  (842 201)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 201)  (843 201)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 201)  (845 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (31 9)  (847 201)  (847 201)  routing T_16_12.lc_trk_g0_7 <X> T_16_12.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 201)  (853 201)  LC_4 Logic Functioning bit
 (39 9)  (855 201)  (855 201)  LC_4 Logic Functioning bit
 (48 9)  (864 201)  (864 201)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (5 10)  (821 202)  (821 202)  routing T_16_12.sp4_v_t_37 <X> T_16_12.sp4_h_l_43
 (15 10)  (831 202)  (831 202)  routing T_16_12.tnr_op_5 <X> T_16_12.lc_trk_g2_5
 (17 10)  (833 202)  (833 202)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (4 11)  (820 203)  (820 203)  routing T_16_12.sp4_v_t_37 <X> T_16_12.sp4_h_l_43
 (6 11)  (822 203)  (822 203)  routing T_16_12.sp4_v_t_37 <X> T_16_12.sp4_h_l_43
 (11 12)  (827 204)  (827 204)  routing T_16_12.sp4_v_t_38 <X> T_16_12.sp4_v_b_11
 (13 12)  (829 204)  (829 204)  routing T_16_12.sp4_v_t_38 <X> T_16_12.sp4_v_b_11
 (0 14)  (816 206)  (816 206)  routing T_16_12.glb_netwk_4 <X> T_16_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 206)  (817 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (8 14)  (824 206)  (824 206)  routing T_16_12.sp4_v_t_41 <X> T_16_12.sp4_h_l_47
 (9 14)  (825 206)  (825 206)  routing T_16_12.sp4_v_t_41 <X> T_16_12.sp4_h_l_47
 (10 14)  (826 206)  (826 206)  routing T_16_12.sp4_v_t_41 <X> T_16_12.sp4_h_l_47
 (15 14)  (831 206)  (831 206)  routing T_16_12.tnl_op_5 <X> T_16_12.lc_trk_g3_5
 (17 14)  (833 206)  (833 206)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (22 14)  (838 206)  (838 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (839 206)  (839 206)  routing T_16_12.sp4_h_r_31 <X> T_16_12.lc_trk_g3_7
 (24 14)  (840 206)  (840 206)  routing T_16_12.sp4_h_r_31 <X> T_16_12.lc_trk_g3_7
 (26 14)  (842 206)  (842 206)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 206)  (843 206)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 206)  (847 206)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 206)  (849 206)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 206)  (850 206)  routing T_16_12.lc_trk_g3_5 <X> T_16_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 206)  (851 206)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.input_2_7
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (39 14)  (855 206)  (855 206)  LC_7 Logic Functioning bit
 (41 14)  (857 206)  (857 206)  LC_7 Logic Functioning bit
 (45 14)  (861 206)  (861 206)  LC_7 Logic Functioning bit
 (52 14)  (868 206)  (868 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (14 15)  (830 207)  (830 207)  routing T_16_12.tnl_op_4 <X> T_16_12.lc_trk_g3_4
 (15 15)  (831 207)  (831 207)  routing T_16_12.tnl_op_4 <X> T_16_12.lc_trk_g3_4
 (17 15)  (833 207)  (833 207)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (18 15)  (834 207)  (834 207)  routing T_16_12.tnl_op_5 <X> T_16_12.lc_trk_g3_5
 (21 15)  (837 207)  (837 207)  routing T_16_12.sp4_h_r_31 <X> T_16_12.lc_trk_g3_7
 (28 15)  (844 207)  (844 207)  routing T_16_12.lc_trk_g2_5 <X> T_16_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 207)  (845 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 207)  (846 207)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (848 207)  (848 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (849 207)  (849 207)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.input_2_7
 (34 15)  (850 207)  (850 207)  routing T_16_12.lc_trk_g3_4 <X> T_16_12.input_2_7
 (39 15)  (855 207)  (855 207)  LC_7 Logic Functioning bit


LogicTile_17_12

 (0 2)  (874 194)  (874 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (1 2)  (875 194)  (875 194)  routing T_17_12.glb_netwk_6 <X> T_17_12.wire_logic_cluster/lc_7/clk
 (2 2)  (876 194)  (876 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (27 2)  (901 194)  (901 194)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 194)  (902 194)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 194)  (903 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 194)  (905 194)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 194)  (906 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 194)  (907 194)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 194)  (908 194)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 194)  (909 194)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.input_2_1
 (36 2)  (910 194)  (910 194)  LC_1 Logic Functioning bit
 (38 2)  (912 194)  (912 194)  LC_1 Logic Functioning bit
 (43 2)  (917 194)  (917 194)  LC_1 Logic Functioning bit
 (45 2)  (919 194)  (919 194)  LC_1 Logic Functioning bit
 (52 2)  (926 194)  (926 194)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (901 195)  (901 195)  routing T_17_12.lc_trk_g1_0 <X> T_17_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 195)  (903 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 195)  (904 195)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 195)  (905 195)  routing T_17_12.lc_trk_g3_7 <X> T_17_12.wire_logic_cluster/lc_1/in_3
 (32 3)  (906 195)  (906 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (908 195)  (908 195)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.input_2_1
 (38 3)  (912 195)  (912 195)  LC_1 Logic Functioning bit
 (1 4)  (875 196)  (875 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (14 4)  (888 196)  (888 196)  routing T_17_12.sp4_v_b_0 <X> T_17_12.lc_trk_g1_0
 (21 4)  (895 196)  (895 196)  routing T_17_12.sp4_h_r_19 <X> T_17_12.lc_trk_g1_3
 (22 4)  (896 196)  (896 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (897 196)  (897 196)  routing T_17_12.sp4_h_r_19 <X> T_17_12.lc_trk_g1_3
 (24 4)  (898 196)  (898 196)  routing T_17_12.sp4_h_r_19 <X> T_17_12.lc_trk_g1_3
 (0 5)  (874 197)  (874 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (1 5)  (875 197)  (875 197)  routing T_17_12.lc_trk_g1_3 <X> T_17_12.wire_logic_cluster/lc_7/cen
 (8 5)  (882 197)  (882 197)  routing T_17_12.sp4_h_l_41 <X> T_17_12.sp4_v_b_4
 (9 5)  (883 197)  (883 197)  routing T_17_12.sp4_h_l_41 <X> T_17_12.sp4_v_b_4
 (16 5)  (890 197)  (890 197)  routing T_17_12.sp4_v_b_0 <X> T_17_12.lc_trk_g1_0
 (17 5)  (891 197)  (891 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (21 5)  (895 197)  (895 197)  routing T_17_12.sp4_h_r_19 <X> T_17_12.lc_trk_g1_3
 (12 6)  (886 198)  (886 198)  routing T_17_12.sp4_v_t_46 <X> T_17_12.sp4_h_l_40
 (25 6)  (899 198)  (899 198)  routing T_17_12.sp4_v_t_3 <X> T_17_12.lc_trk_g1_6
 (11 7)  (885 199)  (885 199)  routing T_17_12.sp4_v_t_46 <X> T_17_12.sp4_h_l_40
 (13 7)  (887 199)  (887 199)  routing T_17_12.sp4_v_t_46 <X> T_17_12.sp4_h_l_40
 (15 7)  (889 199)  (889 199)  routing T_17_12.sp4_v_t_9 <X> T_17_12.lc_trk_g1_4
 (16 7)  (890 199)  (890 199)  routing T_17_12.sp4_v_t_9 <X> T_17_12.lc_trk_g1_4
 (17 7)  (891 199)  (891 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (896 199)  (896 199)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (897 199)  (897 199)  routing T_17_12.sp4_v_t_3 <X> T_17_12.lc_trk_g1_6
 (25 7)  (899 199)  (899 199)  routing T_17_12.sp4_v_t_3 <X> T_17_12.lc_trk_g1_6
 (22 11)  (896 203)  (896 203)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 203)  (897 203)  routing T_17_12.sp4_h_r_30 <X> T_17_12.lc_trk_g2_6
 (24 11)  (898 203)  (898 203)  routing T_17_12.sp4_h_r_30 <X> T_17_12.lc_trk_g2_6
 (25 11)  (899 203)  (899 203)  routing T_17_12.sp4_h_r_30 <X> T_17_12.lc_trk_g2_6
 (21 12)  (895 204)  (895 204)  routing T_17_12.sp4_h_r_43 <X> T_17_12.lc_trk_g3_3
 (22 12)  (896 204)  (896 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (897 204)  (897 204)  routing T_17_12.sp4_h_r_43 <X> T_17_12.lc_trk_g3_3
 (24 12)  (898 204)  (898 204)  routing T_17_12.sp4_h_r_43 <X> T_17_12.lc_trk_g3_3
 (27 12)  (901 204)  (901 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 204)  (903 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 204)  (904 204)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 204)  (905 204)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 204)  (906 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (908 204)  (908 204)  routing T_17_12.lc_trk_g1_4 <X> T_17_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 204)  (909 204)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.input_2_6
 (36 12)  (910 204)  (910 204)  LC_6 Logic Functioning bit
 (38 12)  (912 204)  (912 204)  LC_6 Logic Functioning bit
 (43 12)  (917 204)  (917 204)  LC_6 Logic Functioning bit
 (45 12)  (919 204)  (919 204)  LC_6 Logic Functioning bit
 (52 12)  (926 204)  (926 204)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (21 13)  (895 205)  (895 205)  routing T_17_12.sp4_h_r_43 <X> T_17_12.lc_trk_g3_3
 (26 13)  (900 205)  (900 205)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 205)  (901 205)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 205)  (902 205)  routing T_17_12.lc_trk_g3_3 <X> T_17_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 205)  (903 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 205)  (904 205)  routing T_17_12.lc_trk_g1_6 <X> T_17_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 205)  (906 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (907 205)  (907 205)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.input_2_6
 (35 13)  (909 205)  (909 205)  routing T_17_12.lc_trk_g2_6 <X> T_17_12.input_2_6
 (42 13)  (916 205)  (916 205)  LC_6 Logic Functioning bit
 (0 14)  (874 206)  (874 206)  routing T_17_12.glb_netwk_4 <X> T_17_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 206)  (875 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (22 14)  (896 206)  (896 206)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_18_12

 (8 6)  (936 198)  (936 198)  routing T_18_12.sp4_v_t_41 <X> T_18_12.sp4_h_l_41
 (9 6)  (937 198)  (937 198)  routing T_18_12.sp4_v_t_41 <X> T_18_12.sp4_h_l_41
 (8 10)  (936 202)  (936 202)  routing T_18_12.sp4_v_t_36 <X> T_18_12.sp4_h_l_42
 (9 10)  (937 202)  (937 202)  routing T_18_12.sp4_v_t_36 <X> T_18_12.sp4_h_l_42
 (10 10)  (938 202)  (938 202)  routing T_18_12.sp4_v_t_36 <X> T_18_12.sp4_h_l_42


LogicTile_19_12

 (3 5)  (985 197)  (985 197)  routing T_19_12.sp12_h_l_23 <X> T_19_12.sp12_h_r_0
 (5 10)  (987 202)  (987 202)  routing T_19_12.sp4_v_t_37 <X> T_19_12.sp4_h_l_43
 (4 11)  (986 203)  (986 203)  routing T_19_12.sp4_v_t_37 <X> T_19_12.sp4_h_l_43
 (6 11)  (988 203)  (988 203)  routing T_19_12.sp4_v_t_37 <X> T_19_12.sp4_h_l_43
 (8 14)  (990 206)  (990 206)  routing T_19_12.sp4_v_t_41 <X> T_19_12.sp4_h_l_47
 (9 14)  (991 206)  (991 206)  routing T_19_12.sp4_v_t_41 <X> T_19_12.sp4_h_l_47
 (10 14)  (992 206)  (992 206)  routing T_19_12.sp4_v_t_41 <X> T_19_12.sp4_h_l_47


LogicTile_23_12

 (3 5)  (1201 197)  (1201 197)  routing T_23_12.sp12_h_l_23 <X> T_23_12.sp12_h_r_0


LogicTile_27_12

 (2 0)  (1404 192)  (1404 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_30_12

 (13 4)  (1577 196)  (1577 196)  routing T_30_12.sp4_h_l_40 <X> T_30_12.sp4_v_b_5
 (12 5)  (1576 197)  (1576 197)  routing T_30_12.sp4_h_l_40 <X> T_30_12.sp4_v_b_5


LogicTile_31_12

 (3 1)  (1621 193)  (1621 193)  routing T_31_12.sp12_h_l_23 <X> T_31_12.sp12_v_b_0


IO_Tile_0_11

 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 185)  (1 185)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit


LogicTile_6_11

 (2 8)  (290 184)  (290 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_8_11

 (2 8)  (398 184)  (398 184)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_l_15 sp4_h_l_9


LogicTile_9_11

 (5 0)  (443 176)  (443 176)  routing T_9_11.sp4_h_l_44 <X> T_9_11.sp4_h_r_0
 (4 1)  (442 177)  (442 177)  routing T_9_11.sp4_h_l_44 <X> T_9_11.sp4_h_r_0


LogicTile_10_11

 (5 0)  (497 176)  (497 176)  routing T_10_11.sp4_v_b_6 <X> T_10_11.sp4_h_r_0
 (4 1)  (496 177)  (496 177)  routing T_10_11.sp4_v_b_6 <X> T_10_11.sp4_h_r_0
 (6 1)  (498 177)  (498 177)  routing T_10_11.sp4_v_b_6 <X> T_10_11.sp4_h_r_0


LogicTile_11_11

 (5 0)  (551 176)  (551 176)  routing T_11_11.sp4_h_l_44 <X> T_11_11.sp4_h_r_0
 (4 1)  (550 177)  (550 177)  routing T_11_11.sp4_h_l_44 <X> T_11_11.sp4_h_r_0


LogicTile_12_11

 (14 3)  (614 179)  (614 179)  routing T_12_11.sp4_r_v_b_28 <X> T_12_11.lc_trk_g0_4
 (17 3)  (617 179)  (617 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (19 6)  (619 182)  (619 182)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (14 13)  (614 189)  (614 189)  routing T_12_11.sp12_v_b_16 <X> T_12_11.lc_trk_g3_0
 (16 13)  (616 189)  (616 189)  routing T_12_11.sp12_v_b_16 <X> T_12_11.lc_trk_g3_0
 (17 13)  (617 189)  (617 189)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (31 14)  (631 190)  (631 190)  routing T_12_11.lc_trk_g0_4 <X> T_12_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 190)  (632 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (40 14)  (640 190)  (640 190)  LC_7 Logic Functioning bit
 (42 14)  (642 190)  (642 190)  LC_7 Logic Functioning bit
 (52 14)  (652 190)  (652 190)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (27 15)  (627 191)  (627 191)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 191)  (628 191)  routing T_12_11.lc_trk_g3_0 <X> T_12_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 191)  (629 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (41 15)  (641 191)  (641 191)  LC_7 Logic Functioning bit
 (43 15)  (643 191)  (643 191)  LC_7 Logic Functioning bit


LogicTile_13_11

 (21 2)  (675 178)  (675 178)  routing T_13_11.sp4_v_b_15 <X> T_13_11.lc_trk_g0_7
 (22 2)  (676 178)  (676 178)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (677 178)  (677 178)  routing T_13_11.sp4_v_b_15 <X> T_13_11.lc_trk_g0_7
 (5 3)  (659 179)  (659 179)  routing T_13_11.sp4_h_l_37 <X> T_13_11.sp4_v_t_37
 (21 3)  (675 179)  (675 179)  routing T_13_11.sp4_v_b_15 <X> T_13_11.lc_trk_g0_7
 (26 4)  (680 180)  (680 180)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 180)  (684 180)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 180)  (685 180)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 180)  (687 180)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 180)  (688 180)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 180)  (690 180)  LC_2 Logic Functioning bit
 (38 4)  (692 180)  (692 180)  LC_2 Logic Functioning bit
 (41 4)  (695 180)  (695 180)  LC_2 Logic Functioning bit
 (43 4)  (697 180)  (697 180)  LC_2 Logic Functioning bit
 (27 5)  (681 181)  (681 181)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 181)  (682 181)  routing T_13_11.lc_trk_g3_5 <X> T_13_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 181)  (683 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 181)  (684 181)  routing T_13_11.lc_trk_g0_7 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 181)  (685 181)  routing T_13_11.lc_trk_g3_6 <X> T_13_11.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 181)  (691 181)  LC_2 Logic Functioning bit
 (39 5)  (693 181)  (693 181)  LC_2 Logic Functioning bit
 (41 5)  (695 181)  (695 181)  LC_2 Logic Functioning bit
 (43 5)  (697 181)  (697 181)  LC_2 Logic Functioning bit
 (15 14)  (669 190)  (669 190)  routing T_13_11.sp4_h_l_24 <X> T_13_11.lc_trk_g3_5
 (16 14)  (670 190)  (670 190)  routing T_13_11.sp4_h_l_24 <X> T_13_11.lc_trk_g3_5
 (17 14)  (671 190)  (671 190)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (672 190)  (672 190)  routing T_13_11.sp4_h_l_24 <X> T_13_11.lc_trk_g3_5
 (25 14)  (679 190)  (679 190)  routing T_13_11.sp4_v_b_38 <X> T_13_11.lc_trk_g3_6
 (22 15)  (676 191)  (676 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 191)  (677 191)  routing T_13_11.sp4_v_b_38 <X> T_13_11.lc_trk_g3_6
 (25 15)  (679 191)  (679 191)  routing T_13_11.sp4_v_b_38 <X> T_13_11.lc_trk_g3_6


LogicTile_14_11

 (25 0)  (733 176)  (733 176)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g0_2
 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (732 177)  (732 177)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g0_2
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 178)  (741 178)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 178)  (742 178)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 178)  (743 178)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.input_2_1
 (36 2)  (744 178)  (744 178)  LC_1 Logic Functioning bit
 (38 2)  (746 178)  (746 178)  LC_1 Logic Functioning bit
 (39 2)  (747 178)  (747 178)  LC_1 Logic Functioning bit
 (41 2)  (749 178)  (749 178)  LC_1 Logic Functioning bit
 (43 2)  (751 178)  (751 178)  LC_1 Logic Functioning bit
 (28 3)  (736 179)  (736 179)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 179)  (737 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 179)  (738 179)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (31 3)  (739 179)  (739 179)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (32 3)  (740 179)  (740 179)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_7 input_2_1
 (33 3)  (741 179)  (741 179)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.input_2_1
 (35 3)  (743 179)  (743 179)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.input_2_1
 (36 3)  (744 179)  (744 179)  LC_1 Logic Functioning bit
 (38 3)  (746 179)  (746 179)  LC_1 Logic Functioning bit
 (43 3)  (751 179)  (751 179)  LC_1 Logic Functioning bit
 (15 8)  (723 184)  (723 184)  routing T_14_11.sp4_v_t_28 <X> T_14_11.lc_trk_g2_1
 (16 8)  (724 184)  (724 184)  routing T_14_11.sp4_v_t_28 <X> T_14_11.lc_trk_g2_1
 (17 8)  (725 184)  (725 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (21 10)  (729 186)  (729 186)  routing T_14_11.sp4_v_t_26 <X> T_14_11.lc_trk_g2_7
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (731 186)  (731 186)  routing T_14_11.sp4_v_t_26 <X> T_14_11.lc_trk_g2_7
 (21 11)  (729 187)  (729 187)  routing T_14_11.sp4_v_t_26 <X> T_14_11.lc_trk_g2_7
 (22 12)  (730 188)  (730 188)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_11 lc_trk_g3_3
 (23 12)  (731 188)  (731 188)  routing T_14_11.sp12_v_b_11 <X> T_14_11.lc_trk_g3_3


LogicTile_15_11

 (26 0)  (788 176)  (788 176)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 176)  (790 176)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 176)  (795 176)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 176)  (796 176)  routing T_15_11.lc_trk_g3_0 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (38 0)  (800 176)  (800 176)  LC_0 Logic Functioning bit
 (39 0)  (801 176)  (801 176)  LC_0 Logic Functioning bit
 (41 0)  (803 176)  (803 176)  LC_0 Logic Functioning bit
 (45 0)  (807 176)  (807 176)  LC_0 Logic Functioning bit
 (46 0)  (808 176)  (808 176)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (26 1)  (788 177)  (788 177)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 177)  (791 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 177)  (794 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (795 177)  (795 177)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.input_2_0
 (38 1)  (800 177)  (800 177)  LC_0 Logic Functioning bit
 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (1 2)  (763 178)  (763 178)  routing T_15_11.glb_netwk_6 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (5 3)  (767 179)  (767 179)  routing T_15_11.sp4_h_l_37 <X> T_15_11.sp4_v_t_37
 (22 3)  (784 179)  (784 179)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (787 179)  (787 179)  routing T_15_11.sp4_r_v_b_30 <X> T_15_11.lc_trk_g0_6
 (0 4)  (762 180)  (762 180)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (1 4)  (763 180)  (763 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (3 4)  (765 180)  (765 180)  routing T_15_11.sp12_v_t_23 <X> T_15_11.sp12_h_r_0
 (15 4)  (777 180)  (777 180)  routing T_15_11.lft_op_1 <X> T_15_11.lc_trk_g1_1
 (17 4)  (779 180)  (779 180)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 180)  (780 180)  routing T_15_11.lft_op_1 <X> T_15_11.lc_trk_g1_1
 (1 5)  (763 181)  (763 181)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_7/cen
 (22 5)  (784 181)  (784 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (785 181)  (785 181)  routing T_15_11.sp4_h_r_2 <X> T_15_11.lc_trk_g1_2
 (24 5)  (786 181)  (786 181)  routing T_15_11.sp4_h_r_2 <X> T_15_11.lc_trk_g1_2
 (25 5)  (787 181)  (787 181)  routing T_15_11.sp4_h_r_2 <X> T_15_11.lc_trk_g1_2
 (26 6)  (788 182)  (788 182)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 182)  (790 182)  routing T_15_11.lc_trk_g2_0 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 182)  (796 182)  routing T_15_11.lc_trk_g1_1 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 182)  (799 182)  LC_3 Logic Functioning bit
 (39 6)  (801 182)  (801 182)  LC_3 Logic Functioning bit
 (45 6)  (807 182)  (807 182)  LC_3 Logic Functioning bit
 (51 6)  (813 182)  (813 182)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (784 183)  (784 183)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (787 183)  (787 183)  routing T_15_11.sp4_r_v_b_30 <X> T_15_11.lc_trk_g1_6
 (26 7)  (788 183)  (788 183)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 183)  (789 183)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 183)  (791 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 183)  (794 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (796 183)  (796 183)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.input_2_3
 (35 7)  (797 183)  (797 183)  routing T_15_11.lc_trk_g1_2 <X> T_15_11.input_2_3
 (37 7)  (799 183)  (799 183)  LC_3 Logic Functioning bit
 (42 7)  (804 183)  (804 183)  LC_3 Logic Functioning bit
 (14 8)  (776 184)  (776 184)  routing T_15_11.sp4_v_t_21 <X> T_15_11.lc_trk_g2_0
 (15 8)  (777 184)  (777 184)  routing T_15_11.sp4_h_r_33 <X> T_15_11.lc_trk_g2_1
 (16 8)  (778 184)  (778 184)  routing T_15_11.sp4_h_r_33 <X> T_15_11.lc_trk_g2_1
 (17 8)  (779 184)  (779 184)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (780 184)  (780 184)  routing T_15_11.sp4_h_r_33 <X> T_15_11.lc_trk_g2_1
 (25 8)  (787 184)  (787 184)  routing T_15_11.sp4_v_t_23 <X> T_15_11.lc_trk_g2_2
 (14 9)  (776 185)  (776 185)  routing T_15_11.sp4_v_t_21 <X> T_15_11.lc_trk_g2_0
 (16 9)  (778 185)  (778 185)  routing T_15_11.sp4_v_t_21 <X> T_15_11.lc_trk_g2_0
 (17 9)  (779 185)  (779 185)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_21 lc_trk_g2_0
 (22 9)  (784 185)  (784 185)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (785 185)  (785 185)  routing T_15_11.sp4_v_t_23 <X> T_15_11.lc_trk_g2_2
 (25 9)  (787 185)  (787 185)  routing T_15_11.sp4_v_t_23 <X> T_15_11.lc_trk_g2_2
 (14 13)  (776 189)  (776 189)  routing T_15_11.tnl_op_0 <X> T_15_11.lc_trk_g3_0
 (15 13)  (777 189)  (777 189)  routing T_15_11.tnl_op_0 <X> T_15_11.lc_trk_g3_0
 (17 13)  (779 189)  (779 189)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (0 14)  (762 190)  (762 190)  routing T_15_11.glb_netwk_4 <X> T_15_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 190)  (763 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_16_11

 (0 2)  (816 178)  (816 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (1 2)  (817 178)  (817 178)  routing T_16_11.glb_netwk_6 <X> T_16_11.wire_logic_cluster/lc_7/clk
 (2 2)  (818 178)  (818 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (833 178)  (833 178)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (834 179)  (834 179)  routing T_16_11.sp4_r_v_b_29 <X> T_16_11.lc_trk_g0_5
 (1 4)  (817 180)  (817 180)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (21 4)  (837 180)  (837 180)  routing T_16_11.sp12_h_r_3 <X> T_16_11.lc_trk_g1_3
 (22 4)  (838 180)  (838 180)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (840 180)  (840 180)  routing T_16_11.sp12_h_r_3 <X> T_16_11.lc_trk_g1_3
 (0 5)  (816 181)  (816 181)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (1 5)  (817 181)  (817 181)  routing T_16_11.lc_trk_g1_3 <X> T_16_11.wire_logic_cluster/lc_7/cen
 (21 5)  (837 181)  (837 181)  routing T_16_11.sp12_h_r_3 <X> T_16_11.lc_trk_g1_3
 (21 8)  (837 184)  (837 184)  routing T_16_11.sp4_v_t_14 <X> T_16_11.lc_trk_g2_3
 (22 8)  (838 184)  (838 184)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (839 184)  (839 184)  routing T_16_11.sp4_v_t_14 <X> T_16_11.lc_trk_g2_3
 (16 12)  (832 188)  (832 188)  routing T_16_11.sp4_v_b_33 <X> T_16_11.lc_trk_g3_1
 (17 12)  (833 188)  (833 188)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (834 188)  (834 188)  routing T_16_11.sp4_v_b_33 <X> T_16_11.lc_trk_g3_1
 (22 12)  (838 188)  (838 188)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (839 188)  (839 188)  routing T_16_11.sp4_v_t_30 <X> T_16_11.lc_trk_g3_3
 (24 12)  (840 188)  (840 188)  routing T_16_11.sp4_v_t_30 <X> T_16_11.lc_trk_g3_3
 (28 12)  (844 188)  (844 188)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 188)  (845 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 188)  (847 188)  routing T_16_11.lc_trk_g0_5 <X> T_16_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 188)  (848 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (45 12)  (861 188)  (861 188)  LC_6 Logic Functioning bit
 (18 13)  (834 189)  (834 189)  routing T_16_11.sp4_v_b_33 <X> T_16_11.lc_trk_g3_1
 (27 13)  (843 189)  (843 189)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 189)  (844 189)  routing T_16_11.lc_trk_g3_1 <X> T_16_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 189)  (845 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 189)  (846 189)  routing T_16_11.lc_trk_g2_3 <X> T_16_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (848 189)  (848 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (849 189)  (849 189)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.input_2_6
 (34 13)  (850 189)  (850 189)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.input_2_6
 (35 13)  (851 189)  (851 189)  routing T_16_11.lc_trk_g3_3 <X> T_16_11.input_2_6
 (41 13)  (857 189)  (857 189)  LC_6 Logic Functioning bit
 (48 13)  (864 189)  (864 189)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1
 (0 14)  (816 190)  (816 190)  routing T_16_11.glb_netwk_4 <X> T_16_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 190)  (817 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_17_11

 (0 2)  (874 178)  (874 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (1 2)  (875 178)  (875 178)  routing T_17_11.glb_netwk_6 <X> T_17_11.wire_logic_cluster/lc_7/clk
 (2 2)  (876 178)  (876 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 4)  (905 180)  (905 180)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 180)  (906 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 180)  (907 180)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 180)  (908 180)  routing T_17_11.lc_trk_g3_4 <X> T_17_11.wire_logic_cluster/lc_2/in_3
 (36 4)  (910 180)  (910 180)  LC_2 Logic Functioning bit
 (37 4)  (911 180)  (911 180)  LC_2 Logic Functioning bit
 (38 4)  (912 180)  (912 180)  LC_2 Logic Functioning bit
 (39 4)  (913 180)  (913 180)  LC_2 Logic Functioning bit
 (45 4)  (919 180)  (919 180)  LC_2 Logic Functioning bit
 (36 5)  (910 181)  (910 181)  LC_2 Logic Functioning bit
 (37 5)  (911 181)  (911 181)  LC_2 Logic Functioning bit
 (38 5)  (912 181)  (912 181)  LC_2 Logic Functioning bit
 (39 5)  (913 181)  (913 181)  LC_2 Logic Functioning bit
 (44 5)  (918 181)  (918 181)  LC_2 Logic Functioning bit
 (46 5)  (920 181)  (920 181)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (0 14)  (874 190)  (874 190)  routing T_17_11.glb_netwk_4 <X> T_17_11.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 190)  (875 190)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (5 14)  (879 190)  (879 190)  routing T_17_11.sp4_v_t_44 <X> T_17_11.sp4_h_l_44
 (14 14)  (888 190)  (888 190)  routing T_17_11.sp4_v_t_17 <X> T_17_11.lc_trk_g3_4
 (6 15)  (880 191)  (880 191)  routing T_17_11.sp4_v_t_44 <X> T_17_11.sp4_h_l_44
 (16 15)  (890 191)  (890 191)  routing T_17_11.sp4_v_t_17 <X> T_17_11.lc_trk_g3_4
 (17 15)  (891 191)  (891 191)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_18_11

 (8 0)  (936 176)  (936 176)  routing T_18_11.sp4_h_l_40 <X> T_18_11.sp4_h_r_1
 (10 0)  (938 176)  (938 176)  routing T_18_11.sp4_h_l_40 <X> T_18_11.sp4_h_r_1


LogicTile_19_11

 (12 2)  (994 178)  (994 178)  routing T_19_11.sp4_v_t_45 <X> T_19_11.sp4_h_l_39
 (11 3)  (993 179)  (993 179)  routing T_19_11.sp4_v_t_45 <X> T_19_11.sp4_h_l_39
 (13 3)  (995 179)  (995 179)  routing T_19_11.sp4_v_t_45 <X> T_19_11.sp4_h_l_39


LogicTile_21_11

 (8 4)  (1098 180)  (1098 180)  routing T_21_11.sp4_h_l_41 <X> T_21_11.sp4_h_r_4


LogicTile_22_11

 (8 9)  (1152 185)  (1152 185)  routing T_22_11.sp4_h_l_36 <X> T_22_11.sp4_v_b_7
 (9 9)  (1153 185)  (1153 185)  routing T_22_11.sp4_h_l_36 <X> T_22_11.sp4_v_b_7
 (10 9)  (1154 185)  (1154 185)  routing T_22_11.sp4_h_l_36 <X> T_22_11.sp4_v_b_7


RAM_Tile_25_11

 (8 5)  (1314 181)  (1314 181)  routing T_25_11.sp4_h_l_41 <X> T_25_11.sp4_v_b_4
 (9 5)  (1315 181)  (1315 181)  routing T_25_11.sp4_h_l_41 <X> T_25_11.sp4_v_b_4


LogicTile_10_10

 (19 6)  (511 166)  (511 166)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_14_10

 (36 6)  (744 166)  (744 166)  LC_3 Logic Functioning bit
 (37 6)  (745 166)  (745 166)  LC_3 Logic Functioning bit
 (38 6)  (746 166)  (746 166)  LC_3 Logic Functioning bit
 (39 6)  (747 166)  (747 166)  LC_3 Logic Functioning bit
 (40 6)  (748 166)  (748 166)  LC_3 Logic Functioning bit
 (41 6)  (749 166)  (749 166)  LC_3 Logic Functioning bit
 (42 6)  (750 166)  (750 166)  LC_3 Logic Functioning bit
 (43 6)  (751 166)  (751 166)  LC_3 Logic Functioning bit
 (51 6)  (759 166)  (759 166)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (36 7)  (744 167)  (744 167)  LC_3 Logic Functioning bit
 (37 7)  (745 167)  (745 167)  LC_3 Logic Functioning bit
 (38 7)  (746 167)  (746 167)  LC_3 Logic Functioning bit
 (39 7)  (747 167)  (747 167)  LC_3 Logic Functioning bit
 (40 7)  (748 167)  (748 167)  LC_3 Logic Functioning bit
 (41 7)  (749 167)  (749 167)  LC_3 Logic Functioning bit
 (42 7)  (750 167)  (750 167)  LC_3 Logic Functioning bit
 (43 7)  (751 167)  (751 167)  LC_3 Logic Functioning bit
 (51 7)  (759 167)  (759 167)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (12 8)  (720 168)  (720 168)  routing T_14_10.sp4_v_t_45 <X> T_14_10.sp4_h_r_8


LogicTile_15_10

 (9 7)  (771 167)  (771 167)  routing T_15_10.sp4_v_b_4 <X> T_15_10.sp4_v_t_41


LogicTile_17_10

 (0 2)  (874 162)  (874 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (1 2)  (875 162)  (875 162)  routing T_17_10.glb_netwk_6 <X> T_17_10.wire_logic_cluster/lc_7/clk
 (2 2)  (876 162)  (876 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 10)  (889 170)  (889 170)  routing T_17_10.sp4_h_r_45 <X> T_17_10.lc_trk_g2_5
 (16 10)  (890 170)  (890 170)  routing T_17_10.sp4_h_r_45 <X> T_17_10.lc_trk_g2_5
 (17 10)  (891 170)  (891 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (892 170)  (892 170)  routing T_17_10.sp4_h_r_45 <X> T_17_10.lc_trk_g2_5
 (18 11)  (892 171)  (892 171)  routing T_17_10.sp4_h_r_45 <X> T_17_10.lc_trk_g2_5
 (31 12)  (905 172)  (905 172)  routing T_17_10.lc_trk_g2_5 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 172)  (906 172)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 172)  (907 172)  routing T_17_10.lc_trk_g2_5 <X> T_17_10.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 172)  (910 172)  LC_6 Logic Functioning bit
 (37 12)  (911 172)  (911 172)  LC_6 Logic Functioning bit
 (38 12)  (912 172)  (912 172)  LC_6 Logic Functioning bit
 (39 12)  (913 172)  (913 172)  LC_6 Logic Functioning bit
 (45 12)  (919 172)  (919 172)  LC_6 Logic Functioning bit
 (52 12)  (926 172)  (926 172)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (36 13)  (910 173)  (910 173)  LC_6 Logic Functioning bit
 (37 13)  (911 173)  (911 173)  LC_6 Logic Functioning bit
 (38 13)  (912 173)  (912 173)  LC_6 Logic Functioning bit
 (39 13)  (913 173)  (913 173)  LC_6 Logic Functioning bit
 (44 13)  (918 173)  (918 173)  LC_6 Logic Functioning bit
 (0 14)  (874 174)  (874 174)  routing T_17_10.glb_netwk_4 <X> T_17_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 174)  (875 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_26_10

 (5 4)  (1353 164)  (1353 164)  routing T_26_10.sp4_v_t_38 <X> T_26_10.sp4_h_r_3


LogicTile_30_10

 (11 13)  (1575 173)  (1575 173)  routing T_30_10.sp4_h_l_38 <X> T_30_10.sp4_h_r_11
 (13 13)  (1577 173)  (1577 173)  routing T_30_10.sp4_h_l_38 <X> T_30_10.sp4_h_r_11


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 162)  (1731 162)  routing T_33_10.span4_horz_35 <X> T_33_10.lc_trk_g0_3
 (6 2)  (1732 162)  (1732 162)  routing T_33_10.span4_horz_35 <X> T_33_10.lc_trk_g0_3
 (7 2)  (1733 162)  (1733 162)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_35 lc_trk_g0_3
 (8 2)  (1734 162)  (1734 162)  routing T_33_10.span4_horz_35 <X> T_33_10.lc_trk_g0_3
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g0_3 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (16 14)  (1742 174)  (1742 174)  IOB_1 IO Functioning bit


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (7 10)  (553 154)  (553 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (553 157)  (553 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (553 159)  (553 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_12_9

 (7 13)  (607 157)  (607 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (607 159)  (607 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_13_9

 (7 13)  (661 157)  (661 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (3 12)  (765 156)  (765 156)  routing T_15_9.sp12_v_t_22 <X> T_15_9.sp12_h_r_1
 (7 13)  (769 157)  (769 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (0 2)  (816 146)  (816 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (1 2)  (817 146)  (817 146)  routing T_16_9.glb_netwk_6 <X> T_16_9.wire_logic_cluster/lc_7/clk
 (2 2)  (818 146)  (818 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (7 8)  (823 152)  (823 152)  Column buffer control bit: LH_colbuf_cntl_1

 (32 10)  (848 154)  (848 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 154)  (849 154)  routing T_16_9.lc_trk_g3_1 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 154)  (850 154)  routing T_16_9.lc_trk_g3_1 <X> T_16_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 154)  (852 154)  LC_5 Logic Functioning bit
 (37 10)  (853 154)  (853 154)  LC_5 Logic Functioning bit
 (38 10)  (854 154)  (854 154)  LC_5 Logic Functioning bit
 (39 10)  (855 154)  (855 154)  LC_5 Logic Functioning bit
 (45 10)  (861 154)  (861 154)  LC_5 Logic Functioning bit
 (52 10)  (868 154)  (868 154)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (36 11)  (852 155)  (852 155)  LC_5 Logic Functioning bit
 (37 11)  (853 155)  (853 155)  LC_5 Logic Functioning bit
 (38 11)  (854 155)  (854 155)  LC_5 Logic Functioning bit
 (39 11)  (855 155)  (855 155)  LC_5 Logic Functioning bit
 (44 11)  (860 155)  (860 155)  LC_5 Logic Functioning bit
 (17 12)  (833 156)  (833 156)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (7 13)  (823 157)  (823 157)  Column buffer control bit: LH_colbuf_cntl_4

 (18 13)  (834 157)  (834 157)  routing T_16_9.sp4_r_v_b_41 <X> T_16_9.lc_trk_g3_1
 (0 14)  (816 158)  (816 158)  routing T_16_9.glb_netwk_4 <X> T_16_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 158)  (817 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r
 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9

 (13 4)  (887 148)  (887 148)  routing T_17_9.sp4_v_t_40 <X> T_17_9.sp4_v_b_5
 (4 6)  (878 150)  (878 150)  routing T_17_9.sp4_v_b_7 <X> T_17_9.sp4_v_t_38
 (6 6)  (880 150)  (880 150)  routing T_17_9.sp4_v_b_7 <X> T_17_9.sp4_v_t_38
 (7 8)  (881 152)  (881 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (881 154)  (881 154)  Column buffer control bit: LH_colbuf_cntl_3

 (3 12)  (877 156)  (877 156)  routing T_17_9.sp12_v_t_22 <X> T_17_9.sp12_h_r_1
 (7 13)  (881 157)  (881 157)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 159)  (881 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_9

 (7 8)  (935 152)  (935 152)  Column buffer control bit: LH_colbuf_cntl_1

 (7 10)  (935 154)  (935 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 13)  (935 157)  (935 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_19_9

 (7 8)  (989 152)  (989 152)  Column buffer control bit: LH_colbuf_cntl_1

 (8 11)  (990 155)  (990 155)  routing T_19_9.sp4_h_r_1 <X> T_19_9.sp4_v_t_42
 (9 11)  (991 155)  (991 155)  routing T_19_9.sp4_h_r_1 <X> T_19_9.sp4_v_t_42
 (10 11)  (992 155)  (992 155)  routing T_19_9.sp4_h_r_1 <X> T_19_9.sp4_v_t_42
 (7 13)  (989 157)  (989 157)  Column buffer control bit: LH_colbuf_cntl_4



LogicTile_20_9

 (19 13)  (1055 157)  (1055 157)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9

 (3 9)  (1405 153)  (1405 153)  routing T_27_9.sp12_h_l_22 <X> T_27_9.sp12_v_b_1


LogicTile_28_9

 (2 14)  (1458 158)  (1458 158)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9

 (4 9)  (1622 153)  (1622 153)  routing T_31_9.sp4_h_l_47 <X> T_31_9.sp4_h_r_6
 (6 9)  (1624 153)  (1624 153)  routing T_31_9.sp4_h_l_47 <X> T_31_9.sp4_h_r_6


LogicTile_32_9

 (3 2)  (1675 146)  (1675 146)  routing T_32_9.sp12_v_t_23 <X> T_32_9.sp12_h_l_23


IO_Tile_33_9

 (13 13)  (1739 157)  (1739 157)  routing T_33_9.span4_horz_19 <X> T_33_9.span4_vert_b_3
 (14 13)  (1740 157)  (1740 157)  routing T_33_9.span4_horz_19 <X> T_33_9.span4_vert_b_3


IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8

 (7 15)  (445 143)  (445 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8

 (13 2)  (667 130)  (667 130)  routing T_13_8.sp4_v_b_2 <X> T_13_8.sp4_v_t_39
 (3 8)  (657 136)  (657 136)  routing T_13_8.sp12_v_t_22 <X> T_13_8.sp12_v_b_1


LogicTile_14_8

 (3 4)  (711 132)  (711 132)  routing T_14_8.sp12_v_t_23 <X> T_14_8.sp12_h_r_0


LogicTile_15_8



LogicTile_16_8

 (11 0)  (827 128)  (827 128)  routing T_16_8.sp4_v_t_46 <X> T_16_8.sp4_v_b_2
 (12 1)  (828 129)  (828 129)  routing T_16_8.sp4_v_t_46 <X> T_16_8.sp4_v_b_2
 (9 5)  (825 133)  (825 133)  routing T_16_8.sp4_v_t_45 <X> T_16_8.sp4_v_b_4
 (10 5)  (826 133)  (826 133)  routing T_16_8.sp4_v_t_45 <X> T_16_8.sp4_v_b_4
 (4 9)  (820 137)  (820 137)  routing T_16_8.sp4_v_t_36 <X> T_16_8.sp4_h_r_6


LogicTile_17_8

 (4 2)  (878 130)  (878 130)  routing T_17_8.sp4_v_b_4 <X> T_17_8.sp4_v_t_37
 (6 2)  (880 130)  (880 130)  routing T_17_8.sp4_v_b_4 <X> T_17_8.sp4_v_t_37
 (7 13)  (881 141)  (881 141)  Column buffer control bit: LH_colbuf_cntl_4

 (7 15)  (881 143)  (881 143)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_8



LogicTile_19_8

 (3 12)  (985 140)  (985 140)  routing T_19_8.sp12_v_t_22 <X> T_19_8.sp12_h_r_1


LogicTile_20_8

 (11 1)  (1047 129)  (1047 129)  routing T_20_8.sp4_h_l_43 <X> T_20_8.sp4_h_r_2
 (13 1)  (1049 129)  (1049 129)  routing T_20_8.sp4_h_l_43 <X> T_20_8.sp4_h_r_2


LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8

 (13 0)  (1265 128)  (1265 128)  routing T_24_8.sp4_h_l_39 <X> T_24_8.sp4_v_b_2
 (12 1)  (1264 129)  (1264 129)  routing T_24_8.sp4_h_l_39 <X> T_24_8.sp4_v_b_2


RAM_Tile_25_8



LogicTile_26_8

 (3 1)  (1351 129)  (1351 129)  routing T_26_8.sp12_h_l_23 <X> T_26_8.sp12_v_b_0


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (11 8)  (1575 136)  (1575 136)  routing T_30_8.sp4_v_t_40 <X> T_30_8.sp4_v_b_8
 (12 9)  (1576 137)  (1576 137)  routing T_30_8.sp4_v_t_40 <X> T_30_8.sp4_v_b_8


LogicTile_31_8

 (3 9)  (1621 137)  (1621 137)  routing T_31_8.sp12_h_l_22 <X> T_31_8.sp12_v_b_1


LogicTile_32_8



IO_Tile_33_8



LogicTile_4_7

 (12 9)  (192 121)  (192 121)  routing T_4_7.sp4_h_r_8 <X> T_4_7.sp4_v_b_8


RAM_Tile_8_7

 (12 10)  (408 122)  (408 122)  routing T_8_7.sp4_h_r_5 <X> T_8_7.sp4_h_l_45
 (13 11)  (409 123)  (409 123)  routing T_8_7.sp4_h_r_5 <X> T_8_7.sp4_h_l_45


LogicTile_9_7

 (26 0)  (464 112)  (464 112)  routing T_9_7.lc_trk_g0_4 <X> T_9_7.wire_logic_cluster/lc_0/in_0
 (37 0)  (475 112)  (475 112)  LC_0 Logic Functioning bit
 (39 0)  (477 112)  (477 112)  LC_0 Logic Functioning bit
 (40 0)  (478 112)  (478 112)  LC_0 Logic Functioning bit
 (42 0)  (480 112)  (480 112)  LC_0 Logic Functioning bit
 (46 0)  (484 112)  (484 112)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (29 1)  (467 113)  (467 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (474 113)  (474 113)  LC_0 Logic Functioning bit
 (38 1)  (476 113)  (476 113)  LC_0 Logic Functioning bit
 (41 1)  (479 113)  (479 113)  LC_0 Logic Functioning bit
 (43 1)  (481 113)  (481 113)  LC_0 Logic Functioning bit
 (17 3)  (455 115)  (455 115)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (0 6)  (438 118)  (438 118)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0
 (1 6)  (439 118)  (439 118)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_6 glb2local_0
 (1 7)  (439 119)  (439 119)  routing T_9_7.glb_netwk_6 <X> T_9_7.glb2local_0


LogicTile_16_7

 (3 12)  (819 124)  (819 124)  routing T_16_7.sp12_v_t_22 <X> T_16_7.sp12_h_r_1


LogicTile_17_7

 (31 0)  (905 112)  (905 112)  routing T_17_7.lc_trk_g2_5 <X> T_17_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 112)  (906 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 112)  (907 112)  routing T_17_7.lc_trk_g2_5 <X> T_17_7.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 112)  (910 112)  LC_0 Logic Functioning bit
 (37 0)  (911 112)  (911 112)  LC_0 Logic Functioning bit
 (38 0)  (912 112)  (912 112)  LC_0 Logic Functioning bit
 (39 0)  (913 112)  (913 112)  LC_0 Logic Functioning bit
 (45 0)  (919 112)  (919 112)  LC_0 Logic Functioning bit
 (46 0)  (920 112)  (920 112)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (36 1)  (910 113)  (910 113)  LC_0 Logic Functioning bit
 (37 1)  (911 113)  (911 113)  LC_0 Logic Functioning bit
 (38 1)  (912 113)  (912 113)  LC_0 Logic Functioning bit
 (39 1)  (913 113)  (913 113)  LC_0 Logic Functioning bit
 (44 1)  (918 113)  (918 113)  LC_0 Logic Functioning bit
 (0 2)  (874 114)  (874 114)  routing T_17_7.glb_netwk_6 <X> T_17_7.wire_logic_cluster/lc_7/clk
 (1 2)  (875 114)  (875 114)  routing T_17_7.glb_netwk_6 <X> T_17_7.wire_logic_cluster/lc_7/clk
 (2 2)  (876 114)  (876 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (16 10)  (890 122)  (890 122)  routing T_17_7.sp4_v_t_16 <X> T_17_7.lc_trk_g2_5
 (17 10)  (891 122)  (891 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (892 122)  (892 122)  routing T_17_7.sp4_v_t_16 <X> T_17_7.lc_trk_g2_5
 (0 14)  (874 126)  (874 126)  routing T_17_7.glb_netwk_4 <X> T_17_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 126)  (875 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_4 wire_logic_cluster/lc_7/s_r


LogicTile_20_7

 (11 5)  (1047 117)  (1047 117)  routing T_20_7.sp4_h_l_40 <X> T_20_7.sp4_h_r_5


LogicTile_22_7

 (8 13)  (1152 125)  (1152 125)  routing T_22_7.sp4_v_t_42 <X> T_22_7.sp4_v_b_10
 (10 13)  (1154 125)  (1154 125)  routing T_22_7.sp4_v_t_42 <X> T_22_7.sp4_v_b_10


LogicTile_24_7

 (11 12)  (1263 124)  (1263 124)  routing T_24_7.sp4_h_l_40 <X> T_24_7.sp4_v_b_11
 (13 12)  (1265 124)  (1265 124)  routing T_24_7.sp4_h_l_40 <X> T_24_7.sp4_v_b_11
 (12 13)  (1264 125)  (1264 125)  routing T_24_7.sp4_h_l_40 <X> T_24_7.sp4_v_b_11


RAM_Tile_25_7

 (9 5)  (1315 117)  (1315 117)  routing T_25_7.sp4_v_t_41 <X> T_25_7.sp4_v_b_4


LogicTile_27_7

 (19 3)  (1421 115)  (1421 115)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (2 14)  (1404 126)  (1404 126)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_7

 (9 0)  (1573 112)  (1573 112)  routing T_30_7.sp4_h_l_47 <X> T_30_7.sp4_h_r_1
 (10 0)  (1574 112)  (1574 112)  routing T_30_7.sp4_h_l_47 <X> T_30_7.sp4_h_r_1


IO_Tile_33_7

 (13 1)  (1739 113)  (1739 113)  routing T_33_7.span4_horz_25 <X> T_33_7.span4_vert_b_0


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 97)  (0 97)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_11_6

 (19 11)  (565 107)  (565 107)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22


LogicTile_12_6

 (3 7)  (603 103)  (603 103)  routing T_12_6.sp12_h_l_23 <X> T_12_6.sp12_v_t_23
 (3 8)  (603 104)  (603 104)  routing T_12_6.sp12_v_t_22 <X> T_12_6.sp12_v_b_1
 (2 12)  (602 108)  (602 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_6

 (10 7)  (772 103)  (772 103)  routing T_15_6.sp4_h_l_46 <X> T_15_6.sp4_v_t_41


LogicTile_17_6

 (3 4)  (877 100)  (877 100)  routing T_17_6.sp12_v_t_23 <X> T_17_6.sp12_h_r_0


LogicTile_27_6

 (2 12)  (1404 108)  (1404 108)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_6

 (8 8)  (1572 104)  (1572 104)  routing T_30_6.sp4_h_l_46 <X> T_30_6.sp4_h_r_7
 (10 8)  (1574 104)  (1574 104)  routing T_30_6.sp4_h_l_46 <X> T_30_6.sp4_h_r_7


LogicTile_31_6

 (5 0)  (1623 96)  (1623 96)  routing T_31_6.sp4_v_b_6 <X> T_31_6.sp4_h_r_0
 (4 1)  (1622 97)  (1622 97)  routing T_31_6.sp4_v_b_6 <X> T_31_6.sp4_h_r_0
 (6 1)  (1624 97)  (1624 97)  routing T_31_6.sp4_v_b_6 <X> T_31_6.sp4_h_r_0


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 99)  (1739 99)  routing T_33_6.span4_horz_31 <X> T_33_6.span4_vert_b_1
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (5 4)  (1731 100)  (1731 100)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g0_5
 (7 4)  (1733 100)  (1733 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (1734 100)  (1734 100)  routing T_33_6.span4_vert_b_13 <X> T_33_6.lc_trk_g0_5
 (12 4)  (1738 100)  (1738 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 100)  (1739 100)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 100)  (1742 100)  IOB_0 IO Functioning bit
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g1_7 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (13 7)  (1739 103)  (1739 103)  routing T_33_6.span4_horz_13 <X> T_33_6.span4_vert_b_2
 (14 7)  (1740 103)  (1740 103)  routing T_33_6.span4_horz_13 <X> T_33_6.span4_vert_b_2
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g0_5 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (5 14)  (1731 110)  (1731 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (7 14)  (1733 110)  (1733 110)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 110)  (1734 110)  routing T_33_6.span4_vert_b_15 <X> T_33_6.lc_trk_g1_7
 (16 14)  (1742 110)  (1742 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 82)  (0 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 89)  (1 89)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit


LogicTile_4_5

 (3 4)  (183 84)  (183 84)  routing T_4_5.sp12_v_t_23 <X> T_4_5.sp12_h_r_0


LogicTile_5_5

 (3 6)  (237 86)  (237 86)  routing T_5_5.sp12_h_r_0 <X> T_5_5.sp12_v_t_23
 (3 7)  (237 87)  (237 87)  routing T_5_5.sp12_h_r_0 <X> T_5_5.sp12_v_t_23


RAM_Tile_8_5

 (3 5)  (399 85)  (399 85)  routing T_8_5.sp12_h_l_23 <X> T_8_5.sp12_h_r_0


LogicTile_10_5

 (2 4)  (494 84)  (494 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 7)  (495 87)  (495 87)  routing T_10_5.sp12_h_l_23 <X> T_10_5.sp12_v_t_23


LogicTile_11_5

 (3 0)  (549 80)  (549 80)  routing T_11_5.sp12_v_t_23 <X> T_11_5.sp12_v_b_0


LogicTile_13_5

 (8 1)  (662 81)  (662 81)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_1
 (9 1)  (663 81)  (663 81)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_1
 (10 1)  (664 81)  (664 81)  routing T_13_5.sp4_h_l_42 <X> T_13_5.sp4_v_b_1
 (3 4)  (657 84)  (657 84)  routing T_13_5.sp12_v_t_23 <X> T_13_5.sp12_h_r_0


LogicTile_14_5

 (2 4)  (710 84)  (710 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_17_5

 (3 3)  (877 83)  (877 83)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_h_l_23
 (3 6)  (877 86)  (877 86)  routing T_17_5.sp12_v_b_0 <X> T_17_5.sp12_v_t_23
 (8 11)  (882 91)  (882 91)  routing T_17_5.sp4_h_l_42 <X> T_17_5.sp4_v_t_42


RAM_Tile_25_5

 (3 5)  (1309 85)  (1309 85)  routing T_25_5.sp12_h_l_23 <X> T_25_5.sp12_h_r_0


LogicTile_31_5

 (2 4)  (1620 84)  (1620 84)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 6)  (1637 86)  (1637 86)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_5

 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (12 2)  (1738 82)  (1738 82)  routing T_33_5.span4_horz_31 <X> T_33_5.span4_vert_t_13
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (5 4)  (1731 84)  (1731 84)  routing T_33_5.span4_vert_b_5 <X> T_33_5.lc_trk_g0_5
 (7 4)  (1733 84)  (1733 84)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 84)  (1742 84)  IOB_0 IO Functioning bit
 (8 5)  (1734 85)  (1734 85)  routing T_33_5.span4_vert_b_5 <X> T_33_5.lc_trk_g0_5
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (13 10)  (1739 90)  (1739 90)  routing T_33_5.lc_trk_g0_5 <X> T_33_5.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (5 14)  (1731 94)  (1731 94)  routing T_33_5.span4_vert_b_7 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (16 14)  (1742 94)  (1742 94)  IOB_1 IO Functioning bit
 (8 15)  (1734 95)  (1734 95)  routing T_33_5.span4_vert_b_7 <X> T_33_5.lc_trk_g1_7


IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 72)  (1 72)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_2_4

 (3 5)  (75 69)  (75 69)  routing T_2_4.sp12_h_l_23 <X> T_2_4.sp12_h_r_0


LogicTile_4_4

 (3 5)  (183 69)  (183 69)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_h_r_0


LogicTile_10_4

 (2 8)  (494 72)  (494 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_4

 (11 2)  (665 66)  (665 66)  routing T_13_4.sp4_h_l_44 <X> T_13_4.sp4_v_t_39


LogicTile_14_4

 (2 12)  (710 76)  (710 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_16_4

 (4 0)  (820 64)  (820 64)  routing T_16_4.sp4_v_t_41 <X> T_16_4.sp4_v_b_0
 (6 0)  (822 64)  (822 64)  routing T_16_4.sp4_v_t_41 <X> T_16_4.sp4_v_b_0
 (9 13)  (825 77)  (825 77)  routing T_16_4.sp4_v_t_39 <X> T_16_4.sp4_v_b_10
 (10 13)  (826 77)  (826 77)  routing T_16_4.sp4_v_t_39 <X> T_16_4.sp4_v_b_10


LogicTile_17_4

 (3 4)  (877 68)  (877 68)  routing T_17_4.sp12_v_t_23 <X> T_17_4.sp12_h_r_0
 (10 7)  (884 71)  (884 71)  routing T_17_4.sp4_h_l_46 <X> T_17_4.sp4_v_t_41


LogicTile_24_4

 (11 4)  (1263 68)  (1263 68)  routing T_24_4.sp4_v_t_39 <X> T_24_4.sp4_v_b_5
 (12 5)  (1264 69)  (1264 69)  routing T_24_4.sp4_v_t_39 <X> T_24_4.sp4_v_b_5


LogicTile_27_4

 (13 9)  (1415 73)  (1415 73)  routing T_27_4.sp4_v_t_38 <X> T_27_4.sp4_h_r_8
 (2 12)  (1404 76)  (1404 76)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_30_4

 (8 8)  (1572 72)  (1572 72)  routing T_30_4.sp4_h_l_46 <X> T_30_4.sp4_h_r_7
 (10 8)  (1574 72)  (1574 72)  routing T_30_4.sp4_h_l_46 <X> T_30_4.sp4_h_r_7
 (12 8)  (1576 72)  (1576 72)  routing T_30_4.sp4_v_t_45 <X> T_30_4.sp4_h_r_8


LogicTile_31_4

 (8 4)  (1626 68)  (1626 68)  routing T_31_4.sp4_h_l_45 <X> T_31_4.sp4_h_r_4
 (10 4)  (1628 68)  (1628 68)  routing T_31_4.sp4_h_l_45 <X> T_31_4.sp4_h_r_4


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (13 3)  (1739 67)  (1739 67)  routing T_33_4.span4_horz_31 <X> T_33_4.span4_vert_b_1
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_1 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (4 8)  (1730 72)  (1730 72)  routing T_33_4.span4_horz_32 <X> T_33_4.lc_trk_g1_0
 (5 8)  (1731 72)  (1731 72)  routing T_33_4.span4_horz_17 <X> T_33_4.lc_trk_g1_1
 (6 8)  (1732 72)  (1732 72)  routing T_33_4.span4_horz_17 <X> T_33_4.lc_trk_g1_1
 (7 8)  (1733 72)  (1733 72)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_17 lc_trk_g1_1
 (5 9)  (1731 73)  (1731 73)  routing T_33_4.span4_horz_32 <X> T_33_4.lc_trk_g1_0
 (6 9)  (1732 73)  (1732 73)  routing T_33_4.span4_horz_32 <X> T_33_4.lc_trk_g1_0
 (7 9)  (1733 73)  (1733 73)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_32 lc_trk_g1_0
 (12 10)  (1738 74)  (1738 74)  routing T_33_4.lc_trk_g1_0 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (16 14)  (1742 78)  (1742 78)  IOB_1 IO Functioning bit


LogicTile_4_3

 (13 8)  (193 56)  (193 56)  routing T_4_3.sp4_v_t_45 <X> T_4_3.sp4_v_b_8


LogicTile_7_3

 (3 6)  (345 54)  (345 54)  routing T_7_3.sp12_v_b_0 <X> T_7_3.sp12_v_t_23


LogicTile_11_3

 (9 9)  (555 57)  (555 57)  routing T_11_3.sp4_v_t_46 <X> T_11_3.sp4_v_b_7
 (10 9)  (556 57)  (556 57)  routing T_11_3.sp4_v_t_46 <X> T_11_3.sp4_v_b_7


LogicTile_22_3

 (8 1)  (1152 49)  (1152 49)  routing T_22_3.sp4_v_t_47 <X> T_22_3.sp4_v_b_1
 (10 1)  (1154 49)  (1154 49)  routing T_22_3.sp4_v_t_47 <X> T_22_3.sp4_v_b_1


LogicTile_24_3

 (13 12)  (1265 60)  (1265 60)  routing T_24_3.sp4_v_t_46 <X> T_24_3.sp4_v_b_11


RAM_Tile_25_3

 (4 0)  (1310 48)  (1310 48)  routing T_25_3.sp4_v_t_41 <X> T_25_3.sp4_v_b_0
 (6 0)  (1312 48)  (1312 48)  routing T_25_3.sp4_v_t_41 <X> T_25_3.sp4_v_b_0


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (14 1)  (1740 49)  (1740 49)  routing T_33_3.span4_vert_t_12 <X> T_33_3.span4_vert_b_0
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g1_6 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (4 14)  (1730 62)  (1730 62)  routing T_33_3.span4_vert_b_14 <X> T_33_3.lc_trk_g1_6
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit
 (5 15)  (1731 63)  (1731 63)  routing T_33_3.span4_vert_b_14 <X> T_33_3.lc_trk_g1_6
 (7 15)  (1733 63)  (1733 63)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_b_14 lc_trk_g1_6


LogicTile_13_2

 (19 7)  (673 39)  (673 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_15_2

 (3 12)  (765 44)  (765 44)  routing T_15_2.sp12_v_t_22 <X> T_15_2.sp12_h_r_1


LogicTile_16_2

 (3 12)  (819 44)  (819 44)  routing T_16_2.sp12_v_t_22 <X> T_16_2.sp12_h_r_1


LogicTile_26_2

 (2 14)  (1350 46)  (1350 46)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_2

 (3 9)  (1459 41)  (1459 41)  routing T_28_2.sp12_h_l_22 <X> T_28_2.sp12_v_b_1


LogicTile_29_2

 (4 9)  (1514 41)  (1514 41)  routing T_29_2.sp4_h_l_47 <X> T_29_2.sp4_h_r_6
 (6 9)  (1516 41)  (1516 41)  routing T_29_2.sp4_h_l_47 <X> T_29_2.sp4_h_r_6


LogicTile_31_2

 (19 7)  (1637 39)  (1637 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_33_2

 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_1 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 36)  (1742 36)  IOB_0 IO Functioning bit
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (5 8)  (1731 40)  (1731 40)  routing T_33_2.span4_vert_b_1 <X> T_33_2.lc_trk_g1_1
 (7 8)  (1733 40)  (1733 40)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_b_1 lc_trk_g1_1
 (8 9)  (1734 41)  (1734 41)  routing T_33_2.span4_vert_b_1 <X> T_33_2.lc_trk_g1_1
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 44)  (1738 44)  routing T_33_2.span4_horz_43 <X> T_33_2.span4_vert_t_15
 (4 13)  (1730 45)  (1730 45)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g1_4
 (5 13)  (1731 45)  (1731 45)  routing T_33_2.span4_vert_b_4 <X> T_33_2.lc_trk_g1_4
 (7 13)  (1733 45)  (1733 45)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (16 14)  (1742 46)  (1742 46)  IOB_1 IO Functioning bit


LogicTile_13_1

 (8 5)  (662 21)  (662 21)  routing T_13_1.sp4_v_t_36 <X> T_13_1.sp4_v_b_4
 (10 5)  (664 21)  (664 21)  routing T_13_1.sp4_v_t_36 <X> T_13_1.sp4_v_b_4


LogicTile_14_1

 (3 12)  (711 28)  (711 28)  routing T_14_1.sp12_v_t_22 <X> T_14_1.sp12_h_r_1


LogicTile_17_1

 (19 14)  (893 30)  (893 30)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_l_2


LogicTile_20_1

 (11 8)  (1047 24)  (1047 24)  routing T_20_1.sp4_h_l_39 <X> T_20_1.sp4_v_b_8
 (13 8)  (1049 24)  (1049 24)  routing T_20_1.sp4_h_l_39 <X> T_20_1.sp4_v_b_8
 (12 9)  (1048 25)  (1048 25)  routing T_20_1.sp4_h_l_39 <X> T_20_1.sp4_v_b_8


LogicTile_26_1

 (19 6)  (1367 22)  (1367 22)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


IO_Tile_33_1

 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (5 2)  (1731 18)  (1731 18)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g0_3
 (7 2)  (1733 18)  (1733 18)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 18)  (1734 18)  routing T_33_1.span4_vert_b_11 <X> T_33_1.lc_trk_g0_3
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (12 4)  (1738 20)  (1738 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 20)  (1739 20)  routing T_33_1.lc_trk_g1_5 <X> T_33_1.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 20)  (1742 20)  IOB_0 IO Functioning bit
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (12 11)  (1738 27)  (1738 27)  routing T_33_1.lc_trk_g0_3 <X> T_33_1.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1731 28)  (1731 28)  routing T_33_1.span4_vert_b_13 <X> T_33_1.lc_trk_g1_5
 (7 12)  (1733 28)  (1733 28)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_13 lc_trk_g1_5
 (8 12)  (1734 28)  (1734 28)  routing T_33_1.span4_vert_b_13 <X> T_33_1.lc_trk_g1_5
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (16 14)  (1742 30)  (1742 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6


IO_Tile_4_0

 (3 1)  (207 14)  (207 14)  IO control bit: IODOWN_REN_1

 (4 8)  (196 7)  (196 7)  routing T_4_0.span4_vert_32 <X> T_4_0.lc_trk_g1_0
 (5 9)  (197 6)  (197 6)  routing T_4_0.span4_vert_32 <X> T_4_0.lc_trk_g1_0
 (6 9)  (198 6)  (198 6)  routing T_4_0.span4_vert_32 <X> T_4_0.lc_trk_g1_0
 (7 9)  (199 6)  (199 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (12 10)  (214 4)  (214 4)  routing T_4_0.lc_trk_g1_0 <X> T_4_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 4)  (184 4)  IOB_1 IO Functioning bit
 (13 11)  (215 5)  (215 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit
 (16 14)  (184 0)  (184 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (369 14)  (369 14)  IO control bit: BIODOWN_REN_1

 (3 6)  (369 8)  (369 8)  IO control bit: BIODOWN_IE_1

 (16 9)  (346 6)  (346 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (16 0)  (400 15)  (400 15)  IOB_0 IO Functioning bit
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (12 4)  (430 11)  (430 11)  routing T_8_0.lc_trk_g1_5 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 11)  (431 11)  routing T_8_0.lc_trk_g1_5 <X> T_8_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 11)  (400 11)  IOB_0 IO Functioning bit
 (13 5)  (431 10)  (431 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (5 12)  (413 3)  (413 3)  routing T_8_0.span4_horz_r_5 <X> T_8_0.lc_trk_g1_5
 (7 12)  (415 3)  (415 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (416 2)  (416 2)  routing T_8_0.span4_horz_r_5 <X> T_8_0.lc_trk_g1_5


IO_Tile_11_0

 (3 1)  (573 14)  (573 14)  IO control bit: BIODOWN_REN_1

 (12 2)  (580 12)  (580 12)  routing T_11_0.span4_vert_31 <X> T_11_0.span4_horz_l_13
 (6 9)  (564 6)  (564 6)  routing T_11_0.span12_vert_8 <X> T_11_0.lc_trk_g1_0
 (7 9)  (565 6)  (565 6)  Enable bit of Mux _local_links/g1_mux_0 => span12_vert_8 lc_trk_g1_0
 (12 10)  (580 4)  (580 4)  routing T_11_0.lc_trk_g1_0 <X> T_11_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (550 4)  (550 4)  IOB_1 IO Functioning bit
 (13 11)  (581 5)  (581 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit
 (16 14)  (550 0)  (550 0)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (16 0)  (604 15)  (604 15)  IOB_0 IO Functioning bit
 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (6 3)  (618 13)  (618 13)  routing T_12_0.span12_vert_10 <X> T_12_0.lc_trk_g0_2
 (7 3)  (619 13)  (619 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_10 lc_trk_g0_2
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (5 4)  (617 11)  (617 11)  routing T_12_0.span4_horz_r_13 <X> T_12_0.lc_trk_g0_5
 (7 4)  (619 11)  (619 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (620 11)  (620 11)  routing T_12_0.span4_horz_r_13 <X> T_12_0.lc_trk_g0_5
 (16 4)  (604 11)  (604 11)  IOB_0 IO Functioning bit
 (12 5)  (634 10)  (634 10)  routing T_12_0.lc_trk_g0_2 <X> T_12_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (635 10)  (635 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_5 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (12 2)  (688 12)  (688 12)  routing T_13_0.span4_vert_31 <X> T_13_0.span4_horz_l_13
 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (4 12)  (670 3)  (670 3)  routing T_13_0.span4_vert_4 <X> T_13_0.lc_trk_g1_4
 (6 13)  (672 2)  (672 2)  routing T_13_0.span4_vert_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5



IO_Tile_15_0

 (3 1)  (789 14)  (789 14)  IO control bit: IODOWN_REN_1

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6

 (12 10)  (796 4)  (796 4)  routing T_15_0.lc_trk_g1_6 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (797 4)  (797 4)  routing T_15_0.lc_trk_g1_6 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (12 11)  (796 5)  (796 5)  routing T_15_0.lc_trk_g1_6 <X> T_15_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (4 14)  (778 0)  (778 0)  routing T_15_0.span4_horz_r_14 <X> T_15_0.lc_trk_g1_6
 (16 14)  (766 0)  (766 0)  IOB_1 IO Functioning bit
 (5 15)  (779 1)  (779 1)  routing T_15_0.span4_horz_r_14 <X> T_15_0.lc_trk_g1_6
 (7 15)  (781 1)  (781 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_16_0

 (3 0)  (843 15)  (843 15)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_2

 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_7 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g1_7 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g1_7 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (12 6)  (850 8)  (850 8)  routing T_16_0.span4_vert_37 <X> T_16_0.span4_horz_l_14
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (5 14)  (833 0)  (833 0)  routing T_16_0.span4_vert_47 <X> T_16_0.lc_trk_g1_7
 (6 14)  (834 0)  (834 0)  routing T_16_0.span4_vert_47 <X> T_16_0.lc_trk_g1_7
 (7 14)  (835 0)  (835 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_47 lc_trk_g1_7
 (8 14)  (836 0)  (836 0)  routing T_16_0.span4_vert_47 <X> T_16_0.lc_trk_g1_7
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit
 (8 15)  (836 1)  (836 1)  routing T_16_0.span4_vert_47 <X> T_16_0.lc_trk_g1_7


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (17 2)  (879 12)  (879 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 3)  (955 13)  (955 13)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_3



IO_Tile_20_0

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (4 8)  (1052 7)  (1052 7)  routing T_20_0.span4_vert_8 <X> T_20_0.lc_trk_g1_0
 (4 9)  (1052 6)  (1052 6)  routing T_20_0.span4_vert_8 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span4_vert_8 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_8 lc_trk_g1_0


IO_Tile_22_0

 (5 0)  (1161 15)  (1161 15)  routing T_22_0.span4_vert_25 <X> T_22_0.lc_trk_g0_1
 (6 0)  (1162 15)  (1162 15)  routing T_22_0.span4_vert_25 <X> T_22_0.lc_trk_g0_1
 (7 0)  (1163 15)  (1163 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (8 1)  (1164 14)  (1164 14)  routing T_22_0.span4_vert_25 <X> T_22_0.lc_trk_g0_1
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (4 0)  (1268 15)  (1268 15)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g0_0
 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (4 1)  (1268 14)  (1268 14)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g0_0
 (5 1)  (1269 14)  (1269 14)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g0_0
 (6 1)  (1270 14)  (1270 14)  routing T_24_0.span4_vert_40 <X> T_24_0.lc_trk_g0_0
 (7 1)  (1271 14)  (1271 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (5 2)  (1269 12)  (1269 12)  routing T_24_0.span4_vert_35 <X> T_24_0.lc_trk_g0_3
 (6 2)  (1270 12)  (1270 12)  routing T_24_0.span4_vert_35 <X> T_24_0.lc_trk_g0_3
 (7 2)  (1271 12)  (1271 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_35 lc_trk_g0_3
 (8 2)  (1272 12)  (1272 12)  routing T_24_0.span4_vert_35 <X> T_24_0.lc_trk_g0_3
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (16 10)  (1256 4)  (1256 4)  IOB_1 IO Functioning bit
 (12 11)  (1286 5)  (1286 5)  routing T_24_0.lc_trk_g0_3 <X> T_24_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1287 5)  (1287 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1257 2)  (1257 2)  IOB_1 IO Functioning bit
 (16 14)  (1256 0)  (1256 0)  IOB_1 IO Functioning bit


IO_Tile_25_0

 (16 0)  (1310 15)  (1310 15)  IOB_0 IO Functioning bit
 (4 1)  (1322 14)  (1322 14)  routing T_25_0.span4_vert_24 <X> T_25_0.lc_trk_g0_0
 (5 1)  (1323 14)  (1323 14)  routing T_25_0.span4_vert_24 <X> T_25_0.lc_trk_g0_0
 (6 1)  (1324 14)  (1324 14)  routing T_25_0.span4_vert_24 <X> T_25_0.lc_trk_g0_0
 (7 1)  (1325 14)  (1325 14)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_24 lc_trk_g0_0
 (17 3)  (1311 13)  (1311 13)  IOB_0 IO Functioning bit
 (16 4)  (1310 11)  (1310 11)  IOB_0 IO Functioning bit
 (13 5)  (1341 10)  (1341 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (13 13)  (1383 2)  (1383 2)  routing T_26_0.span4_vert_19 <X> T_26_0.span4_horz_r_3
 (14 13)  (1384 2)  (1384 2)  routing T_26_0.span4_vert_19 <X> T_26_0.span4_horz_r_3


IO_Tile_28_0

 (16 0)  (1460 15)  (1460 15)  IOB_0 IO Functioning bit
 (4 2)  (1472 12)  (1472 12)  routing T_28_0.span12_vert_2 <X> T_28_0.lc_trk_g0_2
 (4 3)  (1472 13)  (1472 13)  routing T_28_0.span12_vert_2 <X> T_28_0.lc_trk_g0_2
 (5 3)  (1473 13)  (1473 13)  routing T_28_0.span12_vert_2 <X> T_28_0.lc_trk_g0_2
 (7 3)  (1475 13)  (1475 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_2 lc_trk_g0_2
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (16 4)  (1460 11)  (1460 11)  IOB_0 IO Functioning bit
 (12 5)  (1490 10)  (1490 10)  routing T_28_0.lc_trk_g0_2 <X> T_28_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1491 10)  (1491 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_30_0

 (14 13)  (1600 2)  (1600 2)  routing T_30_0.span4_horz_l_15 <X> T_30_0.span4_horz_r_3


IO_Tile_31_0

 (13 3)  (1653 13)  (1653 13)  routing T_31_0.span4_vert_31 <X> T_31_0.span4_horz_r_1

