(
(define-fun Condition_0 ((vg_0 Int) (vPositive_RA_Alt_Thresh_0 Int) (mainv%Alt_Layer_Value_0 Int) (mainv%Climb_Inhibit_0 Int) (mainv%Up_Separation_0 Int) (mainv%Down_Separation_0 Int) (mainv%Cur_Vertical_Sep_0 Int) (mainv%Other_Tracked_Alt_0 Int) (mainv%Own_Tracked_Alt_0 Int) (mainv%High_Confidence_0 Int) (mainv%Own_Tracked_Alt_Rate_0 Int) (mainv%Other_Capability_0 Int) (mainv%Two_of_Three_Reports_Valid_0 Int) (mainv%Other_RAC_0 Int) (mainv%sm25_0 (Array Int Int)) (mainv%sm26_0 (Array Int Int)) (mainv%sm27_0 (Array Int Int)) (mainv%sm28_0 (Array Int Int)) (mainv%sm29_0 (Array Int Int)) (mainv%sm30_0 (Array Int Int)) (mainv%sm31_0 (Array Int Int)) (mainv%sm32_0 (Array Int Int)) (mainv%sm33_0 (Array Int Int)) (mainv%sm34_0 (Array Int Int)) (mainv%sm35_0 (Array Int Int)) (mainv%sm36_0 (Array Int Int)) (mainv%sm40_0 (Array Int Int)) (mainv%_77_0 Int) (mainv%_99_1 Int)) Bool (let ((_let_1 (select mainv%sm32_0 mainv%Up_Separation_0))) (let ((_let_2 (select mainv%sm31_0 mainv%Alt_Layer_Value_0))) (let ((_let_3 (+ _let_1 (* (- 1) (select mainv%sm33_0 mainv%Down_Separation_0))))) (let ((_let_4 (>= _let_3 1))) (let ((_let_5 (select mainv%sm36_0 mainv%Climb_Inhibit_0))) (let ((_let_6 (= _let_5 0))) (let ((_let_7 (>= _let_3 (- 99)))) (let ((_let_8 (>= (select mainv%sm27_0 mainv%Two_of_Three_Reports_Valid_0) 1))) (let ((_let_9 (= (select mainv%sm34_0 mainv%Other_RAC_0) 0))) (let ((_let_10 (>= (select mainv%sm35_0 mainv%Other_Capability_0) 1))) (let ((_let_11 (>= (select mainv%sm29_0 mainv%Own_Tracked_Alt_Rate_0) 601))) (let ((_let_12 (>= (select mainv%sm25_0 mainv%Cur_Vertical_Sep_0) 601))) (let ((_let_13 (>= (+ (select mainv%sm28_0 mainv%Own_Tracked_Alt_0) (* (- 1) (select mainv%sm30_0 mainv%Other_Tracked_Alt_0))) 1))) (let ((_let_14 (>= (select mainv%sm26_0 mainv%High_Confidence_0) 1))) (let ((_let_15 (not _let_6))) (let ((_let_16 (or _let_15 _let_4))) (let ((_let_17 (not _let_13))) (or (not (= mainv%_99_1 0)) (not (= mainv%_77_0 0)) (and (or (not _let_14) (not (>= _let_2 0)) _let_11 (>= _let_2 4) (not _let_12) (not (>= (select mainv%sm40_0 (+ 12 vPositive_RA_Alt_Thresh_0)) 740)) (and (or _let_17 (not _let_9) (not _let_8) (not (>= _let_5 0))) (or _let_10 (and _let_16 (or _let_17 (and _let_7 (or _let_15 (not (>= (+ _let_1 (* (- 1) (select mainv%sm40_0 (+ vPositive_RA_Alt_Thresh_0 (* 4 _let_2))))) 0)) (not (>= (select mainv%sm40_0 (+ 8 vPositive_RA_Alt_Thresh_0)) 640)) (not (>= (select mainv%sm40_0 (+ 4 vPositive_RA_Alt_Thresh_0)) 500))))))))) (or _let_13 (and _let_7 _let_16))) (and _let_14 _let_13 _let_12 (not _let_11) (or (not _let_10) (and _let_9 _let_8)) (or (not _let_7) (and _let_6 (not _let_4))) (or (and (= _let_2 3) (>= _let_1 740)) (and (>= _let_1 400) (= _let_2 0)) (and (= _let_2 2) (>= _let_1 640)) (and (= _let_2 1) (>= _let_1 500)))))))))))))))))))))))
)
