// Seed: 4094015369
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input tri id_2,
    output supply1 id_3,
    input tri1 id_4,
    input wor id_5,
    input wire id_6,
    input tri1 id_7,
    input wand id_8,
    output tri1 id_9,
    input wor id_10,
    input wire id_11,
    input tri1 id_12
);
  wire id_14 = id_6;
  logic [] id_15 = 1;
  supply0 id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_14,
      id_14,
      id_16,
      id_15,
      id_16
  );
  genvar id_17;
  logic id_18, id_19;
  assign id_9  = id_1;
  assign id_16 = {1{-1}};
  wire  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ;
endmodule
