// Seed: 480978179
`default_nettype id_2 `timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  inout id_4;
  input id_3;
  input id_2;
  input id_1;
  uwire id_6;
  logic id_7;
  assign id_4[1] = 1;
  assign id_6[1'b0] = (id_1);
endmodule
