Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu Dec 01 21:52:39 2016
| Host         : Georges-T460p running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file noip_top_timing_summary_routed.rpt -rpx noip_top_timing_summary_routed.rpx
| Design       : noip_top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[0]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[10]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[11]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[12]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[13]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[14]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[15]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[16]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[17]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[18]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[19]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[1]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[20]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[2]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[3]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[4]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[5]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[6]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[7]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[8]/C (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clks/bounce_count_reg[9]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[0]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[1]/C (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: disp/current_state_reg[2]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 13 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 2084 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.435       -6.888                     30                 8385        0.071        0.000                      0                 8385        3.000        0.000                       0                  2093  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clock                     {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0_1   {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0_1   {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0_1    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1    {0.000 5.000}        10.000          100.000         
sysclk                    {0.000 5.000}        10.000          100.000         
  clk_100MHz_clk_wiz_0    {0.000 5.000}        10.000          100.000         
  clk_24MHz_clk_wiz_0     {0.000 20.833}       41.667          24.000          
  clk_25MHz_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  clk_5MHz_clk_wiz_0      {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0      {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0_1       -0.434       -6.857                     30                 6406        0.155        0.000                      0                 6406        4.500        0.000                       0                  1854  
  clk_24MHz_clk_wiz_0_1        37.744        0.000                      0                   31        0.254        0.000                      0                   31       20.333        0.000                       0                    28  
  clk_25MHz_clk_wiz_0_1        25.314        0.000                      0                 1147        0.221        0.000                      0                 1147       19.500        0.000                       0                   116  
  clk_5MHz_clk_wiz_0_1        179.735        0.000                      0                  801        0.213        0.000                      0                  801       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  
sysclk                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_100MHz_clk_wiz_0         -0.435       -6.888                     30                 6406        0.155        0.000                      0                 6406        4.500        0.000                       0                  1854  
  clk_24MHz_clk_wiz_0          37.742        0.000                      0                   31        0.254        0.000                      0                   31       20.333        0.000                       0                    28  
  clk_25MHz_clk_wiz_0          25.311        0.000                      0                 1147        0.221        0.000                      0                 1147       19.500        0.000                       0                   116  
  clk_5MHz_clk_wiz_0          179.731        0.000                      0                  801        0.213        0.000                      0                  801       13.360        0.000                       0                    91  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_5MHz_clk_wiz_0_1    clk_100MHz_clk_wiz_0_1        3.764        0.000                      0                   45        0.604        0.000                      0                   45  
clk_100MHz_clk_wiz_0    clk_100MHz_clk_wiz_0_1       -0.435       -6.888                     30                 6406        0.071        0.000                      0                 6406  
clk_5MHz_clk_wiz_0      clk_100MHz_clk_wiz_0_1        3.760        0.000                      0                   45        0.599        0.000                      0                   45  
clk_24MHz_clk_wiz_0     clk_24MHz_clk_wiz_0_1        37.742        0.000                      0                   31        0.147        0.000                      0                   31  
clk_25MHz_clk_wiz_0     clk_25MHz_clk_wiz_0_1        25.311        0.000                      0                 1147        0.115        0.000                      0                 1147  
clk_5MHz_clk_wiz_0      clk_5MHz_clk_wiz_0_1        179.731        0.000                      0                  801        0.071        0.000                      0                  801  
clk_100MHz_clk_wiz_0_1  clk_100MHz_clk_wiz_0         -0.435       -6.888                     30                 6406        0.071        0.000                      0                 6406  
clk_5MHz_clk_wiz_0_1    clk_100MHz_clk_wiz_0          3.764        0.000                      0                   45        0.604        0.000                      0                   45  
clk_5MHz_clk_wiz_0      clk_100MHz_clk_wiz_0          3.760        0.000                      0                   45        0.599        0.000                      0                   45  
clk_24MHz_clk_wiz_0_1   clk_24MHz_clk_wiz_0          37.742        0.000                      0                   31        0.147        0.000                      0                   31  
clk_25MHz_clk_wiz_0_1   clk_25MHz_clk_wiz_0          25.311        0.000                      0                 1147        0.115        0.000                      0                 1147  
clk_5MHz_clk_wiz_0_1    clk_5MHz_clk_wiz_0          179.731        0.000                      0                  801        0.071        0.000                      0                  801  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :           30  Failing Endpoints,  Worst Slack       -0.434ns,  Total Violation       -6.857ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.434ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.396ns  (logic 7.249ns (69.728%)  route 3.147ns (30.272%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.349 r  disp/raddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.349    disp/raddr_reg[15]_i_1_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.568 r  disp/raddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.568    disp/raddr_reg[16]_i_1_n_7
    SLICE_X94Y64         FDRE                                         r  disp/raddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y64         FDRE                                         r  disp/raddr_reg[16]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.082     9.026    
    SLICE_X94Y64         FDRE (Setup_fdre_C_D)        0.109     9.135    disp/raddr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 -0.434    

Slack (VIOLATED) :        -0.421ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 7.236ns (69.690%)  route 3.147ns (30.310%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.555 r  disp/raddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.555    disp/raddr_reg[15]_i_1_n_6
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[13]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.082     9.026    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.135    disp/raddr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                 -0.421    

Slack (VIOLATED) :        -0.413ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.375ns  (logic 7.228ns (69.667%)  route 3.147ns (30.333%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.547 r  disp/raddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.547    disp/raddr_reg[15]_i_1_n_4
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[15]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.082     9.026    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.135    disp/raddr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                 -0.413    

Slack (VIOLATED) :        -0.411ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.327ns  (logic 7.261ns (70.311%)  route 3.066ns (29.689%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.276 r  disp/laddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.276    disp/laddr_reg[15]_i_1_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.499 r  disp/laddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.499    disp/laddr_reg[16]_i_1_n_7
    SLICE_X95Y64         FDRE                                         r  disp/laddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y64         FDRE                                         r  disp/laddr_reg[16]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.082     9.026    
    SLICE_X95Y64         FDRE (Setup_fdre_C_D)        0.062     9.088    disp/laddr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 -0.411    

Slack (VIOLATED) :        -0.408ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 7.258ns (70.303%)  route 3.066ns (29.697%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.496 r  disp/laddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.496    disp/laddr_reg[15]_i_1_n_6
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[13]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.082     9.026    
    SLICE_X95Y63         FDRE (Setup_fdre_C_D)        0.062     9.088    disp/laddr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                 -0.408    

Slack (VIOLATED) :        -0.387ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 7.237ns (70.242%)  route 3.066ns (29.758%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.475 r  disp/laddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.475    disp/laddr_reg[15]_i_1_n_4
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[15]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.082     9.026    
    SLICE_X95Y63         FDRE (Setup_fdre_C_D)        0.062     9.088    disp/laddr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 -0.387    

Slack (VIOLATED) :        -0.337ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.299ns  (logic 7.152ns (69.443%)  route 3.147ns (30.557%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.471 r  disp/raddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.471    disp/raddr_reg[15]_i_1_n_5
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[14]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.082     9.026    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.135    disp/raddr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 -0.337    

Slack (VIOLATED) :        -0.317ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 7.132ns (69.384%)  route 3.147ns (30.616%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.451 r  disp/raddr_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.451    disp/raddr_reg[15]_i_1_n_7
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[12]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.082     9.026    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.135    disp/raddr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                 -0.317    

Slack (VIOLATED) :        -0.313ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.229ns  (logic 7.163ns (70.027%)  route 3.066ns (29.973%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.401 r  disp/laddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.401    disp/laddr_reg[15]_i_1_n_5
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[14]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.082     9.026    
    SLICE_X95Y63         FDRE (Setup_fdre_C_D)        0.062     9.088    disp/laddr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.088    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                 -0.313    

Slack (VIOLATED) :        -0.303ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.266ns  (logic 7.119ns (69.345%)  route 3.147ns (30.655%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.438 r  disp/raddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.438    disp/raddr_reg[11]_i_1_n_6
    SLICE_X94Y62         FDRE                                         r  disp/raddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.607     8.533    disp/clk_100MHz
    SLICE_X94Y62         FDRE                                         r  disp/raddr_reg[9]/C
                         clock pessimism              0.576     9.109    
                         clock uncertainty           -0.082     9.027    
    SLICE_X94Y62         FDRE (Setup_fdre_C_D)        0.109     9.136    disp/raddr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.136    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 -0.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.332%)  route 0.119ns (45.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.579    -0.600    disp/clk_100MHz
    SLICE_X57Y55         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/index_reg[5]/Q
                         net (fo=1, routed)           0.119    -0.340    disp/index_reg_n_0_[5]
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[5]/C
                         clock pessimism              0.272    -0.566    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.071    -0.495    disp/result_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.792%)  route 0.115ns (38.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.607    -0.572    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.115    -0.316    disp/row_count_reg_n_0_[3]
    SLICE_X92Y59         LUT5 (Prop_lut5_I3_O)        0.045    -0.271 r  disp/row_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    disp/row_count[4]_i_1_n_0
    SLICE_X92Y59         FDRE                                         r  disp/row_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.877    -0.808    disp/clk_100MHz
    SLICE_X92Y59         FDRE                                         r  disp/row_count_reg[4]/C
                         clock pessimism              0.249    -0.559    
    SLICE_X92Y59         FDRE (Hold_fdre_C_D)         0.121    -0.438    disp/row_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.092%)  route 0.179ns (55.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.579    -0.600    disp/clk_100MHz
    SLICE_X57Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/index_reg[4]/Q
                         net (fo=1, routed)           0.179    -0.280    disp/index_reg_n_0_[4]
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[4]/C
                         clock pessimism              0.272    -0.566    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.075    -0.491    disp/result_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.840%)  route 0.142ns (50.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.641    -0.537    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X45Y102        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.142    -0.254    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X45Y102        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.913    -0.772    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X45Y102        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.235    -0.537    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.070    -0.467    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 disp/row_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.461%)  route 0.162ns (46.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.606    -0.573    disp/clk_100MHz
    SLICE_X93Y61         FDRE                                         r  disp/row_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  disp/row_count_reg[8]/Q
                         net (fo=20, routed)          0.162    -0.270    disp/row_count_reg_n_0_[8]
    SLICE_X92Y61         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  disp/row_count[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    disp/row_count[9]_i_3_n_0
    SLICE_X92Y61         FDRE                                         r  disp/row_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.876    -0.809    disp/clk_100MHz
    SLICE_X92Y61         FDRE                                         r  disp/row_count_reg[9]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)         0.121    -0.439    disp/row_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.609    -0.570    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X92Y98         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.289    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X92Y98         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.879    -0.806    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X92Y98         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X92Y98         FDRE (Hold_fdre_C_D)         0.059    -0.511    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 disp/scnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/scnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.303%)  route 0.144ns (43.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.575    -0.604    disp/clk_100MHz
    SLICE_X56Y63         FDRE                                         r  disp/scnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  disp/scnt_reg[0]/Q
                         net (fo=86, routed)          0.144    -0.318    disp/scnt[0]
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.045    -0.273 r  disp/scnt[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.273    disp/scnt[5]_i_3_n_0
    SLICE_X57Y63         FDRE                                         r  disp/scnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X57Y63         FDRE                                         r  disp/scnt_reg[5]/C
                         clock pessimism              0.250    -0.591    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.091    -0.500    disp/scnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.212ns (59.492%)  route 0.144ns (40.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.576    -0.603    disp/clk_100MHz
    SLICE_X58Y62         FDRE                                         r  disp/dcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  disp/dcnt_reg[6]/Q
                         net (fo=15, routed)          0.144    -0.294    disp/dcnt[6]
    SLICE_X59Y62         LUT5 (Prop_lut5_I3_O)        0.048    -0.246 r  disp/dcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    disp/dcnt[8]_i_1_n_0
    SLICE_X59Y62         FDRE                                         r  disp/dcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X59Y62         FDRE                                         r  disp/dcnt_reg[8]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X59Y62         FDRE (Hold_fdre_C_D)         0.107    -0.483    disp/dcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 disp/row_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.969%)  route 0.140ns (40.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.606    -0.573    disp/clk_100MHz
    SLICE_X92Y60         FDRE                                         r  disp/row_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  disp/row_count_reg[6]/Q
                         net (fo=24, routed)          0.140    -0.269    disp/row_count_reg_n_0_[6]
    SLICE_X93Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.224 r  disp/row_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    disp/row_count[7]_i_1_n_0
    SLICE_X93Y60         FDRE                                         r  disp/row_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.876    -0.809    disp/clk_100MHz
    SLICE_X93Y60         FDRE                                         r  disp/row_count_reg[7]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X93Y60         FDRE (Hold_fdre_C_D)         0.092    -0.468    disp/row_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.753%)  route 0.166ns (50.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.636    -0.542    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.166    -0.213    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X51Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.908    -0.777    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.070    -0.459    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y24      disp/result_addr_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y29     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y15     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y14     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y26     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y23     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y55     disp/result_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y55     disp/result_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y55     disp/result_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y55     disp/result_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y55     disp/result_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y55     disp/result_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X93Y60     disp/row_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X93Y59     disp/row_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X93Y59     disp/row_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X92Y59     disp/row_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y63     disp/scnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y63     disp/scnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y63     disp/scnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y63     disp/scnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y63     disp/scnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y63     disp/scnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y63     disp/scnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y63     disp/scnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y97     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y102    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.744ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.890ns (22.974%)  route 2.984ns (77.026%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.293     2.921    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I0_O)        0.124     3.045 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000     3.045    clks/bounce_count_0[10]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.104    40.709    
    SLICE_X100Y63        FDRE (Setup_fdre_C_D)        0.081    40.790    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.790    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                 37.744    

Slack (MET) :             37.753ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.918ns (23.527%)  route 2.984ns (76.473%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.293     2.921    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I0_O)        0.152     3.073 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000     3.073    clks/bounce_count_0[12]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.104    40.709    
    SLICE_X100Y63        FDRE (Setup_fdre_C_D)        0.118    40.827    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                         40.827    
                         arrival time                          -3.073    
  -------------------------------------------------------------------
                         slack                                 37.753    

Slack (MET) :             38.001ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.890ns (24.966%)  route 2.675ns (75.034%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.984     2.612    clks/bounce_count[20]_i_2_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     2.736 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.736    clks/bounce_count_0[13]
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.104    40.709    
    SLICE_X99Y64         FDRE (Setup_fdre_C_D)        0.029    40.738    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.738    
                         arrival time                          -2.736    
  -------------------------------------------------------------------
                         slack                                 38.001    

Slack (MET) :             38.021ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.916ns (25.509%)  route 2.675ns (74.491%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.984     2.612    clks/bounce_count[20]_i_2_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.150     2.762 r  clks/bounce_count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.762    clks/bounce_count_0[19]
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.104    40.709    
    SLICE_X99Y64         FDRE (Setup_fdre_C_D)        0.075    40.784    clks/bounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         40.784    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                 38.021    

Slack (MET) :             38.036ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.890ns (24.702%)  route 2.713ns (75.298%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.022     2.650    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.124     2.774 r  clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.774    clks/bounce_count_0[14]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[14]/C
                         clock pessimism              0.639    40.838    
                         clock uncertainty           -0.104    40.734    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.077    40.811    clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.811    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 38.036    

Slack (MET) :             38.051ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.916ns (25.242%)  route 2.713ns (74.758%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.022     2.650    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.150     2.800 r  clks/bounce_count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.800    clks/bounce_count_0[20]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[20]/C
                         clock pessimism              0.639    40.838    
                         clock uncertainty           -0.104    40.734    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.118    40.852    clks/bounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         40.852    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 38.051    

Slack (MET) :             38.116ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 2.214ns (62.590%)  route 1.323ns (37.410%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.785    -0.827    clks/CLK
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  clks/bounce_count_reg[2]/Q
                         net (fo=3, routed)           0.500     0.151    clks/bounce_count[2]
    SLICE_X101Y61        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     0.996 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    clks/bounce_count0_carry_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.110 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.110    clks/bounce_count0_carry__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.224 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.224    clks/bounce_count0_carry__1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.338 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.338    clks/bounce_count0_carry__2_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.560 r  clks/bounce_count0_carry__3/O[0]
                         net (fo=1, routed)           0.824     2.384    clks/data0[17]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.327     2.711 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.711    clks/bounce_count_0[17]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.104    40.709    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.118    40.827    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.827    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                 38.116    

Slack (MET) :             38.231ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.289%)  route 2.495ns (73.711%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.805     2.433    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y61        LUT4 (Prop_lut4_I0_O)        0.124     2.557 r  clks/bounce_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.557    clks/bounce_count_0[1]
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.608    40.201    clks/CLK
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[1]/C
                         clock pessimism              0.614    40.815    
                         clock uncertainty           -0.104    40.711    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.077    40.788    clks/bounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.788    
                         arrival time                          -2.557    
  -------------------------------------------------------------------
                         slack                                 38.231    

Slack (MET) :             38.232ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.890ns (26.308%)  route 2.493ns (73.692%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 40.200 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.802     2.430    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I0_O)        0.124     2.554 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.554    clks/bounce_count_0[6]
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.607    40.200    clks/CLK
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.614    40.814    
                         clock uncertainty           -0.104    40.710    
    SLICE_X100Y62        FDRE (Setup_fdre_C_D)        0.077    40.787    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.787    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                 38.232    

Slack (MET) :             38.235ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 2.170ns (64.221%)  route 1.209ns (35.779%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.785    -0.827    clks/CLK
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  clks/bounce_count_reg[2]/Q
                         net (fo=3, routed)           0.500     0.151    clks/bounce_count[2]
    SLICE_X101Y61        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     0.996 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    clks/bounce_count0_carry_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.110 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.110    clks/bounce_count0_carry__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.224 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.224    clks/bounce_count0_carry__1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.537 r  clks/bounce_count0_carry__2/O[3]
                         net (fo=1, routed)           0.709     2.246    clks/data0[16]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.306     2.552 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.552    clks/bounce_count_0[16]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.104    40.709    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.079    40.788    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.788    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                 38.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.330%)  route 0.172ns (44.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y59        LUT5 (Prop_lut5_I3_O)        0.049    -0.157 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    p_0_in[4]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.411    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.861%)  route 0.172ns (45.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y59        LUT4 (Prop_lut4_I3_O)        0.045    -0.161 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    p_0_in[3]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.121    -0.421    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.192    init_count_reg__0[0]
    SLICE_X112Y59        LUT2 (Prop_lut2_I0_O)        0.043    -0.149 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    p_0_in[1]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.411    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.192    init_count_reg__0[0]
    SLICE_X112Y59        LUT1 (Prop_lut1_I0_O)        0.045    -0.147 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[0]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.120    -0.422    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.409 f  clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.187    -0.221    clks/bounce_count[0]
    SLICE_X100Y63        LUT1 (Prop_lut1_I0_O)        0.045    -0.176 r  clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    clks/bounce_count_0[0]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[0]/C
                         clock pessimism              0.237    -0.573    
    SLICE_X100Y63        FDRE (Hold_fdre_C_D)         0.120    -0.453    clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.276ns (50.182%)  route 0.274ns (49.818%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  clks/bounce_count_reg[19]/Q
                         net (fo=2, routed)           0.069    -0.375    clks/bounce_count[19]
    SLICE_X99Y64         LUT4 (Prop_lut4_I3_O)        0.099    -0.276 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.205    -0.072    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.049    -0.023 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.023    clks/bounce_count_0[18]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X100Y64        FDRE (Hold_fdre_C_D)         0.131    -0.427    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.234ns (42.175%)  route 0.321ns (57.825%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y63         FDRE                                         r  clks/bounce_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  clks/bounce_count_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.313    clks/bounce_count[11]
    SLICE_X100Y63        LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  clks/bounce_count[20]_i_3/O
                         net (fo=20, routed)          0.203    -0.066    clks/bounce_count[20]_i_3_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I1_O)        0.048    -0.018 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    clks/bounce_count_0[12]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X100Y63        FDRE (Hold_fdre_C_D)         0.131    -0.427    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.272ns (49.817%)  route 0.274ns (50.183%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  clks/bounce_count_reg[19]/Q
                         net (fo=2, routed)           0.069    -0.375    clks/bounce_count[19]
    SLICE_X99Y64         LUT4 (Prop_lut4_I3_O)        0.099    -0.276 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.205    -0.072    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.045    -0.027 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.027    clks/bounce_count_0[16]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X100Y64        FDRE (Hold_fdre_C_D)         0.121    -0.437    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.861%)  route 0.321ns (58.139%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y63         FDRE                                         r  clks/bounce_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  clks/bounce_count_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.313    clks/bounce_count[11]
    SLICE_X100Y63        LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  clks/bounce_count[20]_i_3/O
                         net (fo=20, routed)          0.203    -0.066    clks/bounce_count[20]_i_3_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I1_O)        0.045    -0.021 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    clks/bounce_count_0[10]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X100Y63        FDRE (Hold_fdre_C_D)         0.121    -0.437    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.234ns (41.168%)  route 0.334ns (58.832%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.607    -0.572    clks/CLK
    SLICE_X99Y62         FDRE                                         r  clks/bounce_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  clks/bounce_count_reg[4]/Q
                         net (fo=3, routed)           0.119    -0.311    clks/bounce_count[4]
    SLICE_X100Y62        LUT5 (Prop_lut5_I0_O)        0.045    -0.266 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          0.215    -0.051    clks/bounce_count[20]_i_4_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I2_O)        0.048    -0.003 r  clks/bounce_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.003    clks/bounce_count_0[8]
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.876    -0.809    clks/CLK
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[8]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X100Y62        FDRE (Hold_fdre_C_D)         0.131    -0.426    clks/bounce_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.422    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y63    clks/bounce_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y63    clks/bounce_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X99Y63     clks/bounce_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y63    clks/bounce_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X99Y64     clks/bounce_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y64    clks/bounce_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y64    clks/bounce_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y64    clks/bounce_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y59    init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X99Y62     clks/bounce_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X99Y62     clks/bounce_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y62    clks/bounce_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y62    clks/bounce_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X99Y62     clks/bounce_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y63    clks/bounce_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y63    clks/bounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y63    clks/bounce_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y63    clks/bounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X99Y63     clks/bounce_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X99Y63     clks/bounce_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y63    clks/bounce_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y63    clks/bounce_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X99Y64     clks/bounce_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X99Y64     clks/bounce_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.314ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.121ns  (logic 4.257ns (30.146%)  route 9.864ns (69.854%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.133    12.188    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.312 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.945    13.257    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/enb_array[56]
    RAMB36_X0Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.615    38.541    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.118    
                         clock uncertainty           -0.104    39.014    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.571    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.571    
                         arrival time                         -13.257    
  -------------------------------------------------------------------
                         slack                                 25.314    

Slack (MET) :             25.646ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.782ns  (logic 4.257ns (30.887%)  route 9.525ns (69.113%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.990    12.045    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.749    12.918    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/enb_array[57]
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.608    38.534    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.111    
                         clock uncertainty           -0.104    39.007    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.564    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.564    
                         arrival time                         -12.918    
  -------------------------------------------------------------------
                         slack                                 25.646    

Slack (MET) :             26.487ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.890ns  (logic 4.133ns (32.064%)  route 8.757ns (67.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          8.059    11.204    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X90Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.328 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.698    12.026    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb_array[64]
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.657    38.583    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.104    38.955    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.512    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.512    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                 26.487    

Slack (MET) :             26.559ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 4.257ns (33.091%)  route 8.607ns (66.909%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.137    11.192    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X16Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.316 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           0.684    12.000    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/enb_array[58]
    RAMB36_X0Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.603    38.529    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.106    
                         clock uncertainty           -0.104    39.002    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.559    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.559    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 26.559    

Slack (MET) :             26.678ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 4.133ns (32.549%)  route 8.565ns (67.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          8.070    11.215    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X90Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.339 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.495    11.834    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/enb_array[69]
    RAMB36_X4Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.656    38.582    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.058    
                         clock uncertainty           -0.104    38.954    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.511    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.511    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                 26.678    

Slack (MET) :             26.826ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.595ns  (logic 4.257ns (33.799%)  route 8.338ns (66.201%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.968    11.022    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.146 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           0.585    11.731    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/enb_array[48]
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.104    39.000    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.557    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.557    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                 26.826    

Slack (MET) :             26.842ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.538ns  (logic 4.257ns (33.952%)  route 8.281ns (66.048%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.145 f  addrb0/P[17]
                         net (fo=54, routed)          3.207     6.352    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X56Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.476 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.370    10.847    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X104Y10        LUT6 (Prop_lut6_I0_O)        0.124    10.971 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71/O
                         net (fo=1, routed)           0.704    11.674    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/enb_array[65]
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.661    38.587    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.063    
                         clock uncertainty           -0.104    38.959    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.516    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.516    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                 26.842    

Slack (MET) :             26.999ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.374ns  (logic 4.133ns (33.400%)  route 8.241ns (66.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          7.747    10.892    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X90Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.016 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73/O
                         net (fo=1, routed)           0.495    11.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/enb_array[71]
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.104    38.952    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.509    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                 26.999    

Slack (MET) :             27.103ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.276ns  (logic 4.133ns (33.666%)  route 8.143ns (66.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          7.643    10.788    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X104Y10        LUT6 (Prop_lut6_I5_O)        0.124    10.912 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.501    11.412    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/enb_array[66]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.104    38.958    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.515    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.515    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                 27.103    

Slack (MET) :             27.132ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.290ns  (logic 4.257ns (34.639%)  route 8.033ns (65.361%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.662    10.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=1, routed)           0.585    11.425    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/enb_array[24]
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.104    39.000    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.557    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.557    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                 27.132    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.059    -0.540    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.323    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.052    -0.547    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.089%)  route 0.128ns (37.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X34Y16         FDRE                                         r  vga/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.128    -0.330    vga/hcount[2]
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.000    -0.285    vga/D[5]
    SLICE_X35Y16         FDRE                                         r  vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.821    -0.864    vga/CLK
    SLICE_X35Y16         FDRE                                         r  vga/hcounter_reg[5]/C
                         clock pessimism              0.255    -0.609    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.091    -0.518    vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y38         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.184    -0.275    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y38         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.848    -0.837    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y38         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X56Y38         FDRE (Hold_fdre_C_D)         0.070    -0.530    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.687%)  route 0.188ns (47.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.554    -0.625    vga/CLK
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  vga/hcounter_reg[8]/Q
                         net (fo=8, routed)           0.188    -0.273    vga/hcount[8]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.228 r  vga/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga/blank_i_1_n_0
    SLICE_X37Y17         FDRE                                         r  vga/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X37Y17         FDRE                                         r  vga/blank_reg/C
                         clock pessimism              0.254    -0.612    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.091    -0.521    vga/blank_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.750%)  route 0.220ns (51.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X36Y15         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga/vcounter_reg[0]/Q
                         net (fo=9, routed)           0.220    -0.239    vga/vcount[0]
    SLICE_X36Y15         LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  vga/addrb0_i_13/O
                         net (fo=2, routed)           0.000    -0.194    vga/vcounter_reg[10]_1[1]
    SLICE_X36Y15         FDRE                                         r  vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.821    -0.864    vga/CLK
    SLICE_X36Y15         FDRE                                         r  vga/vcounter_reg[1]/C
                         clock pessimism              0.241    -0.623    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.121    -0.502    vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.523%)  route 0.222ns (51.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.554    -0.625    vga/CLK
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  vga/hcounter_reg[7]/Q
                         net (fo=9, routed)           0.222    -0.239    vga/hcount[7]
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.194 r  vga/addrb0_i_17/O
                         net (fo=2, routed)           0.000    -0.194    vga/D[8]
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.121    -0.504    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.977%)  route 0.251ns (64.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.550    -0.629    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y32         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.251    -0.237    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X51Y32         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.815    -0.870    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y32         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X51Y32         FDRE (Hold_fdre_C_D)         0.070    -0.559    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addrb0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.209ns (39.775%)  route 0.316ns (60.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X34Y16         FDRE                                         r  vga/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.128    -0.330    vga/hcount[2]
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.189    -0.096    plusOp[5]
    DSP48_X2Y6           DSP48E1                                      r  addrb0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911    -0.774    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.256    -0.518    
    DSP48_X2Y6           DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.422    addrb0
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.555    -0.624    vga/CLK
    SLICE_X37Y16         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.232    -0.250    vga/vcount[6]
    SLICE_X37Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.205 r  vga/addrb0_i_8/O
                         net (fo=2, routed)           0.000    -0.205    vga/vcounter_reg[10]_1[6]
    SLICE_X37Y16         FDRE                                         r  vga/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.820    -0.865    vga/CLK
    SLICE_X37Y16         FDRE                                         r  vga/vcounter_reg[6]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.092    -0.532    vga/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y14     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y25     vga/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y23     vga/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y16     vga/hcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y25     vga/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y23     vga/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y23     vga/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y17     vga/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y17     vga/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y17     vga/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y17     vga/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      179.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.735ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.689ns  (logic 7.773ns (39.479%)  route 11.916ns (60.521%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.604 f  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.982     8.587    camctl/lwrite0_n_91
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.152     8.739 f  camctl/left_i_3/O
                         net (fo=54, routed)          8.878    17.617    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I1_O)        0.332    17.949 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__25/O
                         net (fo=1, routed)           0.775    18.723    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ram_ena
    RAMB36_X5Y15         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637   198.563    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.039    
                         clock uncertainty           -0.138   198.902    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -18.723    
  -------------------------------------------------------------------
                         slack                                179.735    

Slack (MET) :             179.786ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.824ns  (logic 7.537ns (38.020%)  route 12.287ns (61.980%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.604 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.993     8.598    camctl/lwrite0_n_89
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.722 f  camctl/left_i_1/O
                         net (fo=54, routed)          9.186    17.908    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y136       LUT6 (Prop_lut6_I1_O)        0.124    18.032 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.826    18.858    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.138   199.087    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.644    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.644    
                         arrival time                         -18.858    
  -------------------------------------------------------------------
                         slack                                179.786    

Slack (MET) :             180.038ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.565ns  (logic 7.537ns (38.522%)  route 12.028ns (61.478%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.604 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.995     8.600    camctl/lwrite0_n_93
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.724 r  camctl/left_i_5/O
                         net (fo=54, routed)          9.102    17.825    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y132       LUT6 (Prop_lut6_I3_O)        0.124    17.949 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.651    18.600    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.138   199.081    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -18.600    
  -------------------------------------------------------------------
                         slack                                180.038    

Slack (MET) :             180.116ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.313ns  (logic 7.537ns (39.026%)  route 11.776ns (60.974%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          9.295    17.784    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y82        LUT6 (Prop_lut6_I0_O)        0.124    17.908 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.439    18.347    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.138   198.907    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.464    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.464    
                         arrival time                         -18.347    
  -------------------------------------------------------------------
                         slack                                180.116    

Slack (MET) :             180.250ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.358ns  (logic 7.537ns (38.935%)  route 11.821ns (61.065%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.604 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.993     8.598    camctl/lwrite0_n_89
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.722 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.964    17.685    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y136       LUT6 (Prop_lut6_I1_O)        0.124    17.809 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.583    18.392    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.138   199.085    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.642    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.642    
                         arrival time                         -18.392    
  -------------------------------------------------------------------
                         slack                                180.250    

Slack (MET) :             180.463ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.970ns  (logic 7.537ns (39.730%)  route 11.433ns (60.270%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          8.951    17.440    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y87        LUT6 (Prop_lut6_I0_O)        0.124    17.564 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__0/O
                         net (fo=1, routed)           0.441    18.005    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.138   198.911    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.468    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.468    
                         arrival time                         -18.005    
  -------------------------------------------------------------------
                         slack                                180.463    

Slack (MET) :             180.618ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.817ns  (logic 7.537ns (40.054%)  route 11.280ns (59.946%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          8.798    17.286    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y92        LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.441    17.852    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.648   198.574    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.050    
                         clock uncertainty           -0.138   198.913    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.470    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.470    
                         arrival time                         -17.852    
  -------------------------------------------------------------------
                         slack                                180.618    

Slack (MET) :             180.854ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.745ns  (logic 7.537ns (40.208%)  route 11.208ns (59.792%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.604 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.995     8.600    camctl/lwrite0_n_93
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.724 f  camctl/left_i_5/O
                         net (fo=54, routed)          8.491    17.214    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.124    17.338 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    17.779    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.138   199.076    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.633    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.633    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                180.854    

Slack (MET) :             180.857ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.736ns  (logic 7.537ns (40.228%)  route 11.199ns (59.772%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.604 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.993     8.598    camctl/lwrite0_n_89
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.722 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.483    17.205    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y122       LUT6 (Prop_lut6_I1_O)        0.124    17.329 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.441    17.770    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.138   199.070    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.627    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.627    
                         arrival time                         -17.770    
  -------------------------------------------------------------------
                         slack                                180.857    

Slack (MET) :             180.882ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.728ns  (logic 7.537ns (40.245%)  route 11.191ns (59.755%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          8.499    16.988    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y102       LUT6 (Prop_lut6_I2_O)        0.124    17.112 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.651    17.762    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.138   199.087    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.644    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.644    
                         arrival time                         -17.762    
  -------------------------------------------------------------------
                         slack                                180.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.696%)  route 0.144ns (43.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[5]/Q
                         net (fo=12, routed)          0.144    -0.343    camctl/pixel[5]
    SLICE_X41Y80         LUT5 (Prop_lut5_I1_O)        0.048    -0.295 r  camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    camctl/pixel[8]_i_1_n_0
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[8]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.107    -0.509    camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.133%)  route 0.145ns (43.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[5]/Q
                         net (fo=12, routed)          0.145    -0.342    camctl/pixel[5]
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.045    -0.297 r  camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.297    camctl/pixel[9]_i_3_n_0
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[9]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.092    -0.524    camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.303%)  route 0.144ns (43.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[5]/Q
                         net (fo=12, routed)          0.144    -0.343    camctl/pixel[5]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.045    -0.298 r  camctl/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    camctl/pixel[7]_i_1_n_0
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[7]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.091    -0.525    camctl/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.212ns (51.402%)  route 0.200ns (48.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/image_sel_reg/Q
                         net (fo=14, routed)          0.200    -0.269    camctl/image_sel
    SLICE_X38Y74         LUT5 (Prop_lut5_I1_O)        0.048    -0.221 r  camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.221    camctl/fifo_oe_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/fifo_oe_reg/C
                         clock pessimism              0.272    -0.603    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.133    -0.470    camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    camctl/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.464 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.288    camctl/num_lines_reg_n_0_[0]
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.043    -0.245 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    camctl/num_lines[0]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.133    -0.495    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.190ns (52.471%)  route 0.172ns (47.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.172    -0.316    camctl/pixel[4]
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.049    -0.267 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    camctl/pixel[4]_i_1_n_0
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.240    -0.630    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.104    -0.526    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.366%)  route 0.175ns (45.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.175    -0.294    camctl/state[1]
    SLICE_X38Y75         LUT6 (Prop_lut6_I3_O)        0.045    -0.249 r  camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.249    camctl/image_sel_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/image_sel_reg/C
                         clock pessimism              0.241    -0.634    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.120    -0.514    camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X38Y78         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.177    -0.290    camctl/wen_r_reg_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.245 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.245    camctl/wen_r_i_1_n_0
    SLICE_X38Y78         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    camctl/clk_5MHz
    SLICE_X38Y78         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.240    -0.631    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)         0.120    -0.511    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.356%)  route 0.191ns (50.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  camctl/pixel_reg[1]/Q
                         net (fo=12, routed)          0.191    -0.298    camctl/pixel[1]
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.045    -0.253 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    camctl/pixel[5]_i_1_n_0
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.091    -0.524    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    camctl/clk_5MHz
    SLICE_X37Y81         FDRE                                         r  camctl/num_lines_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  camctl/num_lines_reg[4]/Q
                         net (fo=4, routed)           0.133    -0.354    camctl/num_lines_reg_n_0_[4]
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.246 r  camctl/num_lines0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.246    camctl/num_lines0[4]
    SLICE_X37Y81         FDRE                                         r  camctl/num_lines_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X37Y81         FDRE                                         r  camctl/num_lines_reg[4]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.105    -0.523    camctl/num_lines_reg[4]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y29     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y15     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y26     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y23     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y26     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y21     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y28     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y16     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y29     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y19     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X80Y73     camctl/buffer_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y81     camctl/num_lines_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y84     camctl/num_lines_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y84     camctl/num_lines_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y84     camctl/num_lines_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     camctl/num_lines_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     camctl/num_lines_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     camctl/num_lines_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     camctl/num_lines_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y81     camctl/pixel_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X80Y73     camctl/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y74     camctl/fifo_oe_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y74     camctl/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y74     camctl/fifo_rrst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y74     camctl/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y75     camctl/image_sel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y75     camctl/image_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y81     camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y83     camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y83     camctl/num_lines_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0

Setup :           30  Failing Endpoints,  Worst Slack       -0.435ns,  Total Violation       -6.888ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.435ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.396ns  (logic 7.249ns (69.728%)  route 3.147ns (30.272%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.349 r  disp/raddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.349    disp/raddr_reg[15]_i_1_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.568 r  disp/raddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.568    disp/raddr_reg[16]_i_1_n_7
    SLICE_X94Y64         FDRE                                         r  disp/raddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y64         FDRE                                         r  disp/raddr_reg[16]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X94Y64         FDRE (Setup_fdre_C_D)        0.109     9.134    disp/raddr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 -0.435    

Slack (VIOLATED) :        -0.422ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 7.236ns (69.690%)  route 3.147ns (30.310%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.555 r  disp/raddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.555    disp/raddr_reg[15]_i_1_n_6
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[13]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.134    disp/raddr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.375ns  (logic 7.228ns (69.667%)  route 3.147ns (30.333%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.547 r  disp/raddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.547    disp/raddr_reg[15]_i_1_n_4
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[15]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.134    disp/raddr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.412ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.327ns  (logic 7.261ns (70.311%)  route 3.066ns (29.689%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.276 r  disp/laddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.276    disp/laddr_reg[15]_i_1_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.499 r  disp/laddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.499    disp/laddr_reg[16]_i_1_n_7
    SLICE_X95Y64         FDRE                                         r  disp/laddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y64         FDRE                                         r  disp/laddr_reg[16]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X95Y64         FDRE (Setup_fdre_C_D)        0.062     9.087    disp/laddr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 7.258ns (70.303%)  route 3.066ns (29.697%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.496 r  disp/laddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.496    disp/laddr_reg[15]_i_1_n_6
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[13]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X95Y63         FDRE (Setup_fdre_C_D)        0.062     9.087    disp/laddr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 7.237ns (70.242%)  route 3.066ns (29.758%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.475 r  disp/laddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.475    disp/laddr_reg[15]_i_1_n_4
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[15]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X95Y63         FDRE (Setup_fdre_C_D)        0.062     9.087    disp/laddr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.338ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.299ns  (logic 7.152ns (69.443%)  route 3.147ns (30.557%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.471 r  disp/raddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.471    disp/raddr_reg[15]_i_1_n_5
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[14]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.134    disp/raddr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 -0.338    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 7.132ns (69.384%)  route 3.147ns (30.616%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.451 r  disp/raddr_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.451    disp/raddr_reg[15]_i_1_n_7
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[12]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.134    disp/raddr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.229ns  (logic 7.163ns (70.027%)  route 3.066ns (29.973%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.401 r  disp/laddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.401    disp/laddr_reg[15]_i_1_n_5
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[14]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X95Y63         FDRE (Setup_fdre_C_D)        0.062     9.087    disp/laddr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.266ns  (logic 7.119ns (69.345%)  route 3.147ns (30.655%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.438 r  disp/raddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.438    disp/raddr_reg[11]_i_1_n_6
    SLICE_X94Y62         FDRE                                         r  disp/raddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.607     8.533    disp/clk_100MHz
    SLICE_X94Y62         FDRE                                         r  disp/raddr_reg[9]/C
                         clock pessimism              0.576     9.109    
                         clock uncertainty           -0.084     9.026    
    SLICE_X94Y62         FDRE (Setup_fdre_C_D)        0.109     9.135    disp/raddr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 -0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.332%)  route 0.119ns (45.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.579    -0.600    disp/clk_100MHz
    SLICE_X57Y55         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/index_reg[5]/Q
                         net (fo=1, routed)           0.119    -0.340    disp/index_reg_n_0_[5]
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[5]/C
                         clock pessimism              0.272    -0.566    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.071    -0.495    disp/result_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.792%)  route 0.115ns (38.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.607    -0.572    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.115    -0.316    disp/row_count_reg_n_0_[3]
    SLICE_X92Y59         LUT5 (Prop_lut5_I3_O)        0.045    -0.271 r  disp/row_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    disp/row_count[4]_i_1_n_0
    SLICE_X92Y59         FDRE                                         r  disp/row_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.877    -0.808    disp/clk_100MHz
    SLICE_X92Y59         FDRE                                         r  disp/row_count_reg[4]/C
                         clock pessimism              0.249    -0.559    
    SLICE_X92Y59         FDRE (Hold_fdre_C_D)         0.121    -0.438    disp/row_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.092%)  route 0.179ns (55.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.579    -0.600    disp/clk_100MHz
    SLICE_X57Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/index_reg[4]/Q
                         net (fo=1, routed)           0.179    -0.280    disp/index_reg_n_0_[4]
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[4]/C
                         clock pessimism              0.272    -0.566    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.075    -0.491    disp/result_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.840%)  route 0.142ns (50.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.641    -0.537    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X45Y102        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.142    -0.254    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X45Y102        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.913    -0.772    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X45Y102        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.235    -0.537    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.070    -0.467    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 disp/row_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.461%)  route 0.162ns (46.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.606    -0.573    disp/clk_100MHz
    SLICE_X93Y61         FDRE                                         r  disp/row_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  disp/row_count_reg[8]/Q
                         net (fo=20, routed)          0.162    -0.270    disp/row_count_reg_n_0_[8]
    SLICE_X92Y61         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  disp/row_count[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    disp/row_count[9]_i_3_n_0
    SLICE_X92Y61         FDRE                                         r  disp/row_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.876    -0.809    disp/clk_100MHz
    SLICE_X92Y61         FDRE                                         r  disp/row_count_reg[9]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)         0.121    -0.439    disp/row_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.609    -0.570    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X92Y98         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.289    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X92Y98         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.879    -0.806    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X92Y98         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X92Y98         FDRE (Hold_fdre_C_D)         0.059    -0.511    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 disp/scnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/scnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.303%)  route 0.144ns (43.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.575    -0.604    disp/clk_100MHz
    SLICE_X56Y63         FDRE                                         r  disp/scnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  disp/scnt_reg[0]/Q
                         net (fo=86, routed)          0.144    -0.318    disp/scnt[0]
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.045    -0.273 r  disp/scnt[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.273    disp/scnt[5]_i_3_n_0
    SLICE_X57Y63         FDRE                                         r  disp/scnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X57Y63         FDRE                                         r  disp/scnt_reg[5]/C
                         clock pessimism              0.250    -0.591    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.091    -0.500    disp/scnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.212ns (59.492%)  route 0.144ns (40.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.576    -0.603    disp/clk_100MHz
    SLICE_X58Y62         FDRE                                         r  disp/dcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  disp/dcnt_reg[6]/Q
                         net (fo=15, routed)          0.144    -0.294    disp/dcnt[6]
    SLICE_X59Y62         LUT5 (Prop_lut5_I3_O)        0.048    -0.246 r  disp/dcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    disp/dcnt[8]_i_1_n_0
    SLICE_X59Y62         FDRE                                         r  disp/dcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X59Y62         FDRE                                         r  disp/dcnt_reg[8]/C
                         clock pessimism              0.250    -0.590    
    SLICE_X59Y62         FDRE (Hold_fdre_C_D)         0.107    -0.483    disp/dcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 disp/row_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.969%)  route 0.140ns (40.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.606    -0.573    disp/clk_100MHz
    SLICE_X92Y60         FDRE                                         r  disp/row_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  disp/row_count_reg[6]/Q
                         net (fo=24, routed)          0.140    -0.269    disp/row_count_reg_n_0_[6]
    SLICE_X93Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.224 r  disp/row_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    disp/row_count[7]_i_1_n_0
    SLICE_X93Y60         FDRE                                         r  disp/row_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.876    -0.809    disp/clk_100MHz
    SLICE_X93Y60         FDRE                                         r  disp/row_count_reg[7]/C
                         clock pessimism              0.249    -0.560    
    SLICE_X93Y60         FDRE (Hold_fdre_C_D)         0.092    -0.468    disp/row_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.753%)  route 0.166ns (50.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.636    -0.542    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.166    -0.213    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X51Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.908    -0.777    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.248    -0.529    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.070    -0.459    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X2Y24      disp/result_addr_reg/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y29     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y15     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y14     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y26     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X5Y23     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y55     disp/result_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y55     disp/result_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y55     disp/result_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y55     disp/result_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y55     disp/result_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X55Y55     disp/result_data_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X93Y60     disp/row_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X93Y59     disp/row_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X93Y59     disp/row_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X92Y59     disp/row_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y63     disp/scnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y63     disp/scnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y63     disp/scnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y63     disp/scnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y63     disp/scnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y63     disp/scnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y63     disp/scnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X57Y63     disp/scnt_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y97     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y102    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.742ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.890ns (22.974%)  route 2.984ns (77.026%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.293     2.921    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I0_O)        0.124     3.045 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000     3.045    clks/bounce_count_0[10]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X100Y63        FDRE (Setup_fdre_C_D)        0.081    40.787    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.787    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                 37.742    

Slack (MET) :             37.751ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.918ns (23.527%)  route 2.984ns (76.473%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.293     2.921    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I0_O)        0.152     3.073 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000     3.073    clks/bounce_count_0[12]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X100Y63        FDRE (Setup_fdre_C_D)        0.118    40.824    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                         40.824    
                         arrival time                          -3.073    
  -------------------------------------------------------------------
                         slack                                 37.751    

Slack (MET) :             37.999ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.890ns (24.966%)  route 2.675ns (75.034%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.984     2.612    clks/bounce_count[20]_i_2_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     2.736 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.736    clks/bounce_count_0[13]
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X99Y64         FDRE (Setup_fdre_C_D)        0.029    40.735    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.735    
                         arrival time                          -2.736    
  -------------------------------------------------------------------
                         slack                                 37.999    

Slack (MET) :             38.019ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.916ns (25.509%)  route 2.675ns (74.491%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.984     2.612    clks/bounce_count[20]_i_2_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.150     2.762 r  clks/bounce_count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.762    clks/bounce_count_0[19]
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X99Y64         FDRE (Setup_fdre_C_D)        0.075    40.781    clks/bounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         40.781    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                 38.019    

Slack (MET) :             38.034ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.890ns (24.702%)  route 2.713ns (75.298%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.022     2.650    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.124     2.774 r  clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.774    clks/bounce_count_0[14]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[14]/C
                         clock pessimism              0.639    40.838    
                         clock uncertainty           -0.107    40.731    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.077    40.808    clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.808    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 38.034    

Slack (MET) :             38.049ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.916ns (25.242%)  route 2.713ns (74.758%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.022     2.650    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.150     2.800 r  clks/bounce_count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.800    clks/bounce_count_0[20]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[20]/C
                         clock pessimism              0.639    40.838    
                         clock uncertainty           -0.107    40.731    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.118    40.849    clks/bounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         40.849    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 38.049    

Slack (MET) :             38.113ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 2.214ns (62.590%)  route 1.323ns (37.410%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.785    -0.827    clks/CLK
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  clks/bounce_count_reg[2]/Q
                         net (fo=3, routed)           0.500     0.151    clks/bounce_count[2]
    SLICE_X101Y61        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     0.996 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    clks/bounce_count0_carry_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.110 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.110    clks/bounce_count0_carry__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.224 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.224    clks/bounce_count0_carry__1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.338 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.338    clks/bounce_count0_carry__2_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.560 r  clks/bounce_count0_carry__3/O[0]
                         net (fo=1, routed)           0.824     2.384    clks/data0[17]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.327     2.711 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.711    clks/bounce_count_0[17]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.118    40.824    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.824    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                 38.113    

Slack (MET) :             38.228ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.289%)  route 2.495ns (73.711%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.805     2.433    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y61        LUT4 (Prop_lut4_I0_O)        0.124     2.557 r  clks/bounce_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.557    clks/bounce_count_0[1]
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.608    40.201    clks/CLK
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[1]/C
                         clock pessimism              0.614    40.815    
                         clock uncertainty           -0.107    40.708    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.077    40.785    clks/bounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.785    
                         arrival time                          -2.557    
  -------------------------------------------------------------------
                         slack                                 38.228    

Slack (MET) :             38.230ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.890ns (26.308%)  route 2.493ns (73.692%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 40.200 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.802     2.430    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I0_O)        0.124     2.554 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.554    clks/bounce_count_0[6]
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.607    40.200    clks/CLK
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.614    40.814    
                         clock uncertainty           -0.107    40.707    
    SLICE_X100Y62        FDRE (Setup_fdre_C_D)        0.077    40.784    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.784    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                 38.230    

Slack (MET) :             38.233ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 2.170ns (64.221%)  route 1.209ns (35.779%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.785    -0.827    clks/CLK
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  clks/bounce_count_reg[2]/Q
                         net (fo=3, routed)           0.500     0.151    clks/bounce_count[2]
    SLICE_X101Y61        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     0.996 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    clks/bounce_count0_carry_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.110 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.110    clks/bounce_count0_carry__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.224 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.224    clks/bounce_count0_carry__1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.537 r  clks/bounce_count0_carry__2/O[3]
                         net (fo=1, routed)           0.709     2.246    clks/data0[16]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.306     2.552 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.552    clks/bounce_count_0[16]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.079    40.785    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.785    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                 38.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.330%)  route 0.172ns (44.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y59        LUT5 (Prop_lut5_I3_O)        0.049    -0.157 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    p_0_in[4]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.411    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.861%)  route 0.172ns (45.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y59        LUT4 (Prop_lut4_I3_O)        0.045    -0.161 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    p_0_in[3]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.121    -0.421    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.192    init_count_reg__0[0]
    SLICE_X112Y59        LUT2 (Prop_lut2_I0_O)        0.043    -0.149 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    p_0_in[1]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.411    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.192    init_count_reg__0[0]
    SLICE_X112Y59        LUT1 (Prop_lut1_I0_O)        0.045    -0.147 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[0]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.542    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.120    -0.422    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.409 f  clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.187    -0.221    clks/bounce_count[0]
    SLICE_X100Y63        LUT1 (Prop_lut1_I0_O)        0.045    -0.176 r  clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    clks/bounce_count_0[0]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[0]/C
                         clock pessimism              0.237    -0.573    
    SLICE_X100Y63        FDRE (Hold_fdre_C_D)         0.120    -0.453    clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.276ns (50.182%)  route 0.274ns (49.818%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  clks/bounce_count_reg[19]/Q
                         net (fo=2, routed)           0.069    -0.375    clks/bounce_count[19]
    SLICE_X99Y64         LUT4 (Prop_lut4_I3_O)        0.099    -0.276 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.205    -0.072    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.049    -0.023 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.023    clks/bounce_count_0[18]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X100Y64        FDRE (Hold_fdre_C_D)         0.131    -0.427    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.234ns (42.175%)  route 0.321ns (57.825%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y63         FDRE                                         r  clks/bounce_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  clks/bounce_count_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.313    clks/bounce_count[11]
    SLICE_X100Y63        LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  clks/bounce_count[20]_i_3/O
                         net (fo=20, routed)          0.203    -0.066    clks/bounce_count[20]_i_3_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I1_O)        0.048    -0.018 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    clks/bounce_count_0[12]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X100Y63        FDRE (Hold_fdre_C_D)         0.131    -0.427    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.272ns (49.817%)  route 0.274ns (50.183%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  clks/bounce_count_reg[19]/Q
                         net (fo=2, routed)           0.069    -0.375    clks/bounce_count[19]
    SLICE_X99Y64         LUT4 (Prop_lut4_I3_O)        0.099    -0.276 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.205    -0.072    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.045    -0.027 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.027    clks/bounce_count_0[16]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X100Y64        FDRE (Hold_fdre_C_D)         0.121    -0.437    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.861%)  route 0.321ns (58.139%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y63         FDRE                                         r  clks/bounce_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  clks/bounce_count_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.313    clks/bounce_count[11]
    SLICE_X100Y63        LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  clks/bounce_count[20]_i_3/O
                         net (fo=20, routed)          0.203    -0.066    clks/bounce_count[20]_i_3_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I1_O)        0.045    -0.021 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    clks/bounce_count_0[10]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.252    -0.558    
    SLICE_X100Y63        FDRE (Hold_fdre_C_D)         0.121    -0.437    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.234ns (41.168%)  route 0.334ns (58.832%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.607    -0.572    clks/CLK
    SLICE_X99Y62         FDRE                                         r  clks/bounce_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  clks/bounce_count_reg[4]/Q
                         net (fo=3, routed)           0.119    -0.311    clks/bounce_count[4]
    SLICE_X100Y62        LUT5 (Prop_lut5_I0_O)        0.045    -0.266 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          0.215    -0.051    clks/bounce_count[20]_i_4_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I2_O)        0.048    -0.003 r  clks/bounce_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.003    clks/bounce_count_0[8]
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.876    -0.809    clks/CLK
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[8]/C
                         clock pessimism              0.252    -0.557    
    SLICE_X100Y62        FDRE (Hold_fdre_C_D)         0.131    -0.426    clks/bounce_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.422    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_24MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    clkgen/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y63    clks/bounce_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y63    clks/bounce_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X99Y63     clks/bounce_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y63    clks/bounce_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X99Y64     clks/bounce_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y64    clks/bounce_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y64    clks/bounce_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X100Y64    clks/bounce_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    init_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    init_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X113Y59    init_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    init_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X112Y59    init_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X99Y62     clks/bounce_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X99Y62     clks/bounce_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y62    clks/bounce_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y62    clks/bounce_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X99Y62     clks/bounce_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y63    clks/bounce_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y63    clks/bounce_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y63    clks/bounce_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y63    clks/bounce_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X99Y63     clks/bounce_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X99Y63     clks/bounce_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y63    clks/bounce_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X100Y63    clks/bounce_count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X99Y64     clks/bounce_count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X99Y64     clks/bounce_count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.311ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.121ns  (logic 4.257ns (30.146%)  route 9.864ns (69.854%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.133    12.188    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.312 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.945    13.257    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/enb_array[56]
    RAMB36_X0Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.615    38.541    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.118    
                         clock uncertainty           -0.106    39.011    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.568    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                         -13.257    
  -------------------------------------------------------------------
                         slack                                 25.311    

Slack (MET) :             25.643ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.782ns  (logic 4.257ns (30.887%)  route 9.525ns (69.113%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.990    12.045    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.749    12.918    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/enb_array[57]
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.608    38.534    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.111    
                         clock uncertainty           -0.106    39.004    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.561    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                         -12.918    
  -------------------------------------------------------------------
                         slack                                 25.643    

Slack (MET) :             26.484ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.890ns  (logic 4.133ns (32.064%)  route 8.757ns (67.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          8.059    11.204    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X90Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.328 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.698    12.026    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb_array[64]
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.657    38.583    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.106    38.953    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                 26.484    

Slack (MET) :             26.556ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 4.257ns (33.091%)  route 8.607ns (66.909%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.137    11.192    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X16Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.316 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           0.684    12.000    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/enb_array[58]
    RAMB36_X0Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.603    38.529    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.106    
                         clock uncertainty           -0.106    38.999    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.556    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 26.556    

Slack (MET) :             26.675ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 4.133ns (32.549%)  route 8.565ns (67.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          8.070    11.215    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X90Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.339 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.495    11.834    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/enb_array[69]
    RAMB36_X4Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.656    38.582    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.058    
                         clock uncertainty           -0.106    38.952    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.509    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                 26.675    

Slack (MET) :             26.823ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.595ns  (logic 4.257ns (33.799%)  route 8.338ns (66.201%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.968    11.022    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.146 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           0.585    11.731    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/enb_array[48]
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.106    38.997    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                 26.823    

Slack (MET) :             26.840ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.538ns  (logic 4.257ns (33.952%)  route 8.281ns (66.048%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.145 f  addrb0/P[17]
                         net (fo=54, routed)          3.207     6.352    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X56Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.476 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.370    10.847    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X104Y10        LUT6 (Prop_lut6_I0_O)        0.124    10.971 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71/O
                         net (fo=1, routed)           0.704    11.674    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/enb_array[65]
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.661    38.587    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.063    
                         clock uncertainty           -0.106    38.957    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.514    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.514    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                 26.840    

Slack (MET) :             26.997ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.374ns  (logic 4.133ns (33.400%)  route 8.241ns (66.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          7.747    10.892    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X90Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.016 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73/O
                         net (fo=1, routed)           0.495    11.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/enb_array[71]
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.106    38.950    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.507    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                 26.997    

Slack (MET) :             27.101ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.276ns  (logic 4.133ns (33.666%)  route 8.143ns (66.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          7.643    10.788    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X104Y10        LUT6 (Prop_lut6_I5_O)        0.124    10.912 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.501    11.412    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/enb_array[66]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.106    38.956    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                 27.101    

Slack (MET) :             27.129ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.290ns  (logic 4.257ns (34.639%)  route 8.033ns (65.361%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.662    10.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=1, routed)           0.585    11.425    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/enb_array[24]
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.106    38.997    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                 27.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.059    -0.540    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.323    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.237    -0.599    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.052    -0.547    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.089%)  route 0.128ns (37.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X34Y16         FDRE                                         r  vga/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.128    -0.330    vga/hcount[2]
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.000    -0.285    vga/D[5]
    SLICE_X35Y16         FDRE                                         r  vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.821    -0.864    vga/CLK
    SLICE_X35Y16         FDRE                                         r  vga/hcounter_reg[5]/C
                         clock pessimism              0.255    -0.609    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.091    -0.518    vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y38         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.184    -0.275    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y38         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.848    -0.837    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y38         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.600    
    SLICE_X56Y38         FDRE (Hold_fdre_C_D)         0.070    -0.530    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.687%)  route 0.188ns (47.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.554    -0.625    vga/CLK
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  vga/hcounter_reg[8]/Q
                         net (fo=8, routed)           0.188    -0.273    vga/hcount[8]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.228 r  vga/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga/blank_i_1_n_0
    SLICE_X37Y17         FDRE                                         r  vga/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X37Y17         FDRE                                         r  vga/blank_reg/C
                         clock pessimism              0.254    -0.612    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.091    -0.521    vga/blank_reg
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.750%)  route 0.220ns (51.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X36Y15         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga/vcounter_reg[0]/Q
                         net (fo=9, routed)           0.220    -0.239    vga/vcount[0]
    SLICE_X36Y15         LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  vga/addrb0_i_13/O
                         net (fo=2, routed)           0.000    -0.194    vga/vcounter_reg[10]_1[1]
    SLICE_X36Y15         FDRE                                         r  vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.821    -0.864    vga/CLK
    SLICE_X36Y15         FDRE                                         r  vga/vcounter_reg[1]/C
                         clock pessimism              0.241    -0.623    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.121    -0.502    vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.523%)  route 0.222ns (51.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.554    -0.625    vga/CLK
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  vga/hcounter_reg[7]/Q
                         net (fo=9, routed)           0.222    -0.239    vga/hcount[7]
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.194 r  vga/addrb0_i_17/O
                         net (fo=2, routed)           0.000    -0.194    vga/D[8]
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.241    -0.625    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.121    -0.504    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.322ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.977%)  route 0.251ns (64.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.550    -0.629    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y32         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.251    -0.237    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X51Y32         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.815    -0.870    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y32         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.241    -0.629    
    SLICE_X51Y32         FDRE (Hold_fdre_C_D)         0.070    -0.559    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addrb0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.209ns (39.775%)  route 0.316ns (60.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X34Y16         FDRE                                         r  vga/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.128    -0.330    vga/hcount[2]
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.189    -0.096    plusOp[5]
    DSP48_X2Y6           DSP48E1                                      r  addrb0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911    -0.774    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.256    -0.518    
    DSP48_X2Y6           DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.422    addrb0
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.555    -0.624    vga/CLK
    SLICE_X37Y16         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.232    -0.250    vga/vcount[6]
    SLICE_X37Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.205 r  vga/addrb0_i_8/O
                         net (fo=2, routed)           0.000    -0.205    vga/vcounter_reg[10]_1[6]
    SLICE_X37Y16         FDRE                                         r  vga/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.820    -0.865    vga/CLK
    SLICE_X37Y16         FDRE                                         r  vga/vcounter_reg[6]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.092    -0.532    vga/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.326    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25MHz_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y14     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y6      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X5Y10     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y11     resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y5      resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y25     vga/HS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y23     vga/VS_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y16     vga/hcounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X55Y25     vga/HS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y23     vga/VS_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y23     vga/VS_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y17     vga/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y17     vga/blank_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y17     vga/hcounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y17     vga/hcounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y16     vga/hcounter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      179.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.731ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.689ns  (logic 7.773ns (39.479%)  route 11.916ns (60.521%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.604 f  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.982     8.587    camctl/lwrite0_n_91
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.152     8.739 f  camctl/left_i_3/O
                         net (fo=54, routed)          8.878    17.617    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I1_O)        0.332    17.949 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__25/O
                         net (fo=1, routed)           0.775    18.723    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ram_ena
    RAMB36_X5Y15         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637   198.563    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.039    
                         clock uncertainty           -0.142   198.897    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.454    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.454    
                         arrival time                         -18.723    
  -------------------------------------------------------------------
                         slack                                179.731    

Slack (MET) :             179.782ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.824ns  (logic 7.537ns (38.020%)  route 12.287ns (61.980%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.604 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.993     8.598    camctl/lwrite0_n_89
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.722 f  camctl/left_i_1/O
                         net (fo=54, routed)          9.186    17.908    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y136       LUT6 (Prop_lut6_I1_O)        0.124    18.032 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.826    18.858    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -18.858    
  -------------------------------------------------------------------
                         slack                                179.782    

Slack (MET) :             180.034ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.565ns  (logic 7.537ns (38.522%)  route 12.028ns (61.478%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.604 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.995     8.600    camctl/lwrite0_n_93
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.724 r  camctl/left_i_5/O
                         net (fo=54, routed)          9.102    17.825    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y132       LUT6 (Prop_lut6_I3_O)        0.124    17.949 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.651    18.600    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -18.600    
  -------------------------------------------------------------------
                         slack                                180.034    

Slack (MET) :             180.112ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.313ns  (logic 7.537ns (39.026%)  route 11.776ns (60.974%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          9.295    17.784    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y82        LUT6 (Prop_lut6_I0_O)        0.124    17.908 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.439    18.347    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.142   198.902    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -18.347    
  -------------------------------------------------------------------
                         slack                                180.112    

Slack (MET) :             180.245ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.358ns  (logic 7.537ns (38.935%)  route 11.821ns (61.065%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.604 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.993     8.598    camctl/lwrite0_n_89
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.722 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.964    17.685    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y136       LUT6 (Prop_lut6_I1_O)        0.124    17.809 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.583    18.392    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -18.392    
  -------------------------------------------------------------------
                         slack                                180.245    

Slack (MET) :             180.458ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.970ns  (logic 7.537ns (39.730%)  route 11.433ns (60.270%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          8.951    17.440    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y87        LUT6 (Prop_lut6_I0_O)        0.124    17.564 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__0/O
                         net (fo=1, routed)           0.441    18.005    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.142   198.906    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.463    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.463    
                         arrival time                         -18.005    
  -------------------------------------------------------------------
                         slack                                180.458    

Slack (MET) :             180.614ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.817ns  (logic 7.537ns (40.054%)  route 11.280ns (59.946%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          8.798    17.286    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y92        LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.441    17.852    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.648   198.574    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.050    
                         clock uncertainty           -0.142   198.908    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.465    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.465    
                         arrival time                         -17.852    
  -------------------------------------------------------------------
                         slack                                180.614    

Slack (MET) :             180.849ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.745ns  (logic 7.537ns (40.208%)  route 11.208ns (59.792%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.604 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.995     8.600    camctl/lwrite0_n_93
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.724 f  camctl/left_i_5/O
                         net (fo=54, routed)          8.491    17.214    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.124    17.338 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    17.779    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                180.849    

Slack (MET) :             180.852ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.736ns  (logic 7.537ns (40.228%)  route 11.199ns (59.772%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.604 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.993     8.598    camctl/lwrite0_n_89
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.722 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.483    17.205    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y122       LUT6 (Prop_lut6_I1_O)        0.124    17.329 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.441    17.770    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -17.770    
  -------------------------------------------------------------------
                         slack                                180.852    

Slack (MET) :             180.878ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.728ns  (logic 7.537ns (40.245%)  route 11.191ns (59.755%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          8.499    16.988    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y102       LUT6 (Prop_lut6_I2_O)        0.124    17.112 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.651    17.762    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -17.762    
  -------------------------------------------------------------------
                         slack                                180.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.696%)  route 0.144ns (43.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[5]/Q
                         net (fo=12, routed)          0.144    -0.343    camctl/pixel[5]
    SLICE_X41Y80         LUT5 (Prop_lut5_I1_O)        0.048    -0.295 r  camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    camctl/pixel[8]_i_1_n_0
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[8]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.107    -0.509    camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.133%)  route 0.145ns (43.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[5]/Q
                         net (fo=12, routed)          0.145    -0.342    camctl/pixel[5]
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.045    -0.297 r  camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.297    camctl/pixel[9]_i_3_n_0
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[9]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.092    -0.524    camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.303%)  route 0.144ns (43.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[5]/Q
                         net (fo=12, routed)          0.144    -0.343    camctl/pixel[5]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.045    -0.298 r  camctl/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    camctl/pixel[7]_i_1_n_0
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[7]/C
                         clock pessimism              0.253    -0.616    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.091    -0.525    camctl/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.212ns (51.402%)  route 0.200ns (48.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/image_sel_reg/Q
                         net (fo=14, routed)          0.200    -0.269    camctl/image_sel
    SLICE_X38Y74         LUT5 (Prop_lut5_I1_O)        0.048    -0.221 r  camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.221    camctl/fifo_oe_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/fifo_oe_reg/C
                         clock pessimism              0.272    -0.603    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.133    -0.470    camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    camctl/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.464 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.288    camctl/num_lines_reg_n_0_[0]
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.043    -0.245 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    camctl/num_lines[0]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.133    -0.495    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.190ns (52.471%)  route 0.172ns (47.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.172    -0.316    camctl/pixel[4]
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.049    -0.267 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    camctl/pixel[4]_i_1_n_0
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.240    -0.630    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.104    -0.526    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.526    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.366%)  route 0.175ns (45.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.175    -0.294    camctl/state[1]
    SLICE_X38Y75         LUT6 (Prop_lut6_I3_O)        0.045    -0.249 r  camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.249    camctl/image_sel_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/image_sel_reg/C
                         clock pessimism              0.241    -0.634    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.120    -0.514    camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X38Y78         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.177    -0.290    camctl/wen_r_reg_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.245 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.245    camctl/wen_r_i_1_n_0
    SLICE_X38Y78         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    camctl/clk_5MHz
    SLICE_X38Y78         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.240    -0.631    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)         0.120    -0.511    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.356%)  route 0.191ns (50.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  camctl/pixel_reg[1]/Q
                         net (fo=12, routed)          0.191    -0.298    camctl/pixel[1]
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.045    -0.253 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    camctl/pixel[5]_i_1_n_0
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.615    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.091    -0.524    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    camctl/clk_5MHz
    SLICE_X37Y81         FDRE                                         r  camctl/num_lines_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  camctl/num_lines_reg[4]/Q
                         net (fo=4, routed)           0.133    -0.354    camctl/num_lines_reg_n_0_[4]
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.246 r  camctl/num_lines0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.246    camctl/num_lines0[4]
    SLICE_X37Y81         FDRE                                         r  camctl/num_lines_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X37Y81         FDRE                                         r  camctl/num_lines_reg[4]/C
                         clock pessimism              0.240    -0.628    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.105    -0.523    camctl/num_lines_reg[4]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_5MHz_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y29     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y15     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y26     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y23     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y26     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y21     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X2Y28     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y16     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X3Y29     camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         200.000     197.424    RAMB36_X5Y19     camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X80Y73     camctl/buffer_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y81     camctl/num_lines_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y84     camctl/num_lines_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y84     camctl/num_lines_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y84     camctl/num_lines_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     camctl/num_lines_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     camctl/num_lines_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     camctl/num_lines_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y81     camctl/num_lines_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X41Y81     camctl/pixel_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X80Y73     camctl/buffer_ready_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y74     camctl/fifo_oe_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y74     camctl/fifo_oe_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y74     camctl/fifo_rrst_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y74     camctl/fifo_rrst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y75     camctl/image_sel_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y75     camctl/image_sel_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X38Y81     camctl/num_lines_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y83     camctl/num_lines_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X37Y83     camctl/num_lines_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    clkgen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 1.200ns (22.094%)  route 4.231ns (77.906%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.795     3.760    disp/ccnt[0]_i_3_n_0
    SLICE_X89Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.884 r  disp/laddr1_i_11/O
                         net (fo=1, routed)           0.641     4.526    disp/laddr1_i_11_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.200ns (22.331%)  route 4.174ns (77.669%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.960     3.926    disp/ccnt[0]_i_3_n_0
    SLICE_X95Y59         LUT4 (Prop_lut4_I0_O)        0.124     4.050 r  disp/laddr1_i_18/O
                         net (fo=1, routed)           0.418     4.468    disp/laddr1_i_18_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.468    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.200ns (22.622%)  route 4.105ns (77.378%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.788     3.753    disp/ccnt[0]_i_3_n_0
    SLICE_X92Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.877 r  disp/laddr1_i_13/O
                         net (fo=1, routed)           0.522     4.399    disp/laddr1_i_13_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.200ns (22.661%)  route 4.095ns (77.339%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.779     3.744    disp/ccnt[0]_i_3_n_0
    SLICE_X92Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.868 r  disp/laddr1_i_17/O
                         net (fo=1, routed)           0.522     4.390    disp/laddr1_i_17_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 1.200ns (22.668%)  route 4.094ns (77.332%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.772     3.738    disp/ccnt[0]_i_3_n_0
    SLICE_X91Y59         LUT3 (Prop_lut3_I0_O)        0.124     3.862 r  disp/laddr1_i_19/O
                         net (fo=1, routed)           0.526     4.388    disp/laddr1_i_19_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.200ns (22.676%)  route 4.092ns (77.324%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.653     3.619    disp/ccnt[0]_i_3_n_0
    SLICE_X89Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.743 r  disp/laddr1_i_14/O
                         net (fo=1, routed)           0.644     4.386    disp/laddr1_i_14_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 1.200ns (22.712%)  route 4.084ns (77.288%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.522     3.488    disp/ccnt[0]_i_3_n_0
    SLICE_X88Y63         LUT5 (Prop_lut5_I0_O)        0.124     3.612 r  disp/laddr1_i_12/O
                         net (fo=1, routed)           0.766     4.378    disp/laddr1_i_12_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 1.200ns (22.741%)  route 4.077ns (77.259%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.640     3.606    disp/ccnt[0]_i_3_n_0
    SLICE_X89Y62         LUT6 (Prop_lut6_I0_O)        0.124     3.730 r  disp/laddr1_i_15/O
                         net (fo=1, routed)           0.641     4.371    disp/laddr1_i_15_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.200ns (22.818%)  route 4.059ns (77.182%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.747     3.713    disp/ccnt[0]_i_3_n_0
    SLICE_X92Y62         LUT2 (Prop_lut2_I0_O)        0.124     3.837 r  disp/laddr1_i_20/O
                         net (fo=1, routed)           0.517     4.353    disp/laddr1_i_20_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 1.200ns (23.860%)  route 3.829ns (76.140%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 r  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 f  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.356     2.729    disp/rcnt[9]_i_5_n_0
    SLICE_X84Y64         LUT3 (Prop_lut3_I2_O)        0.124     2.853 f  disp/rcnt[9]_i_7/O
                         net (fo=1, routed)           0.426     3.279    disp/rcnt[9]_i_7_n_0
    SLICE_X87Y63         LUT6 (Prop_lut6_I5_O)        0.124     3.403 r  disp/rcnt[9]_i_2/O
                         net (fo=11, routed)          0.721     4.124    disp/rcnt[9]_i_2_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.155    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.155    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                  4.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.321ns (24.654%)  route 0.981ns (75.346%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 r  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 f  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.083     0.241    disp/current_state[1]_i_2_n_0
    SLICE_X80Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.365     0.651    disp/rdcnt[2]_i_3_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.696 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.696    disp/rdcnt[2]_i_1_n_0
    SLICE_X66Y65         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X66Y65         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.258    -0.027    
    SLICE_X66Y65         FDRE (Hold_fdre_C_D)         0.120     0.093    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.369ns (27.360%)  route 0.980ns (72.640%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.191     0.695    disp/cdcnt[2]_i_2_n_0
    SLICE_X82Y63         LUT5 (Prop_lut5_I0_O)        0.048     0.743 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.743    disp/cdcnt[2]_i_1_n_0
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.849    -0.836    disp/clk_100MHz
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.258    -0.022    
    SLICE_X82Y63         FDRE (Hold_fdre_C_D)         0.131     0.109    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.366ns (27.198%)  route 0.980ns (72.802%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.191     0.695    disp/cdcnt[2]_i_2_n_0
    SLICE_X82Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.740 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.740    disp/cdcnt[1]_i_1_n_0
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.849    -0.836    disp/clk_100MHz
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.258    -0.022    
    SLICE_X82Y63         FDRE (Hold_fdre_C_D)         0.120     0.098    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.366ns (27.118%)  route 0.984ns (72.882%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.195     0.699    disp/cdcnt[2]_i_2_n_0
    SLICE_X82Y63         LUT3 (Prop_lut3_I0_O)        0.045     0.744 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.744    disp/cdcnt[0]_i_1_n_0
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.849    -0.836    disp/clk_100MHz
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.258    -0.022    
    SLICE_X82Y63         FDRE (Hold_fdre_C_D)         0.121     0.099    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.321ns (24.271%)  route 1.002ns (75.729%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 r  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 f  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.083     0.241    disp/current_state[1]_i_2_n_0
    SLICE_X80Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.386     0.672    disp/rdcnt[2]_i_3_n_0
    SLICE_X67Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.717 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.717    disp/rdcnt[1]_i_1_n_0
    SLICE_X67Y65         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X67Y65         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.258    -0.027    
    SLICE_X67Y65         FDRE (Hold_fdre_C_D)         0.092     0.065    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.321ns (23.007%)  route 1.074ns (76.993%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 r  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 f  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.083     0.241    disp/current_state[1]_i_2_n_0
    SLICE_X80Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.459     0.745    disp/rdcnt[2]_i_3_n_0
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.045     0.790 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.790    disp/rdcnt[0]_i_1_n_0
    SLICE_X66Y62         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.846    -0.839    disp/clk_100MHz
    SLICE_X66Y62         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.283    
                         clock uncertainty            0.258    -0.025    
    SLICE_X66Y62         FDRE (Hold_fdre_C_D)         0.121     0.096    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.366ns (23.883%)  route 1.166ns (76.117%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.387     0.729    disp/cdcnt[2]_i_4_n_0
    SLICE_X66Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.774 r  disp/pipe[1]_i_2/O
                         net (fo=1, routed)           0.108     0.882    disp/pipe[1]_i_2_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.927 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.927    disp/pipe[1]_i_1_n_0
    SLICE_X66Y65         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X66Y65         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.258    -0.027    
    SLICE_X66Y65         FDRE (Hold_fdre_C_D)         0.121     0.094    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.411ns (25.888%)  route 1.177ns (74.112%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 f  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 r  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.180     0.338    disp/current_state[1]_i_2_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.383 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.065     0.449    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.494 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.183     0.677    disp/rcnt[9]_i_5_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.722 r  disp/ccnt[2]_i_5/O
                         net (fo=4, routed)           0.216     0.937    disp/ccnt[2]_i_5_n_0
    SLICE_X82Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.982 r  disp/ccnt[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.982    disp/ccnt[1]_rep_i_1_n_0
    SLICE_X82Y69         FDRE                                         r  disp/ccnt_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X82Y69         FDRE                                         r  disp/ccnt_reg[1]_rep/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.258    -0.027    
    SLICE_X82Y69         FDRE (Hold_fdre_C_D)         0.120     0.093    disp/ccnt_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.411ns (26.017%)  route 1.169ns (73.983%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 f  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 r  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.180     0.338    disp/current_state[1]_i_2_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.383 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.065     0.449    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.494 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.183     0.677    disp/rcnt[9]_i_5_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.722 r  disp/ccnt[2]_i_5/O
                         net (fo=4, routed)           0.208     0.929    disp/ccnt[2]_i_5_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.974 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.974    disp/ccnt[1]_i_1_n_0
    SLICE_X85Y68         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X85Y68         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X85Y68         FDRE (Hold_fdre_C_D)         0.092     0.066    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.411ns (25.652%)  route 1.191ns (74.348%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.089     0.593    disp/cdcnt[2]_i_2_n_0
    SLICE_X83Y63         LUT5 (Prop_lut5_I4_O)        0.045     0.638 r  disp/pipe[0]_i_5/O
                         net (fo=7, routed)           0.314     0.952    disp/pipe[0]_i_5_n_0
    SLICE_X83Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.997 r  disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.997    disp/ccnt[0]_i_1_n_0
    SLICE_X83Y68         FDRE                                         r  disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X83Y68         FDRE                                         r  disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X83Y68         FDRE (Hold_fdre_C_D)         0.091     0.065    disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.932    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :           30  Failing Endpoints,  Worst Slack       -0.435ns,  Total Violation       -6.888ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.435ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.396ns  (logic 7.249ns (69.728%)  route 3.147ns (30.272%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.349 r  disp/raddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.349    disp/raddr_reg[15]_i_1_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.568 r  disp/raddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.568    disp/raddr_reg[16]_i_1_n_7
    SLICE_X94Y64         FDRE                                         r  disp/raddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y64         FDRE                                         r  disp/raddr_reg[16]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X94Y64         FDRE (Setup_fdre_C_D)        0.109     9.134    disp/raddr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 -0.435    

Slack (VIOLATED) :        -0.422ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 7.236ns (69.690%)  route 3.147ns (30.310%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.555 r  disp/raddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.555    disp/raddr_reg[15]_i_1_n_6
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[13]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.134    disp/raddr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.375ns  (logic 7.228ns (69.667%)  route 3.147ns (30.333%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.547 r  disp/raddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.547    disp/raddr_reg[15]_i_1_n_4
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[15]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.134    disp/raddr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.412ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.327ns  (logic 7.261ns (70.311%)  route 3.066ns (29.689%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.276 r  disp/laddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.276    disp/laddr_reg[15]_i_1_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.499 r  disp/laddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.499    disp/laddr_reg[16]_i_1_n_7
    SLICE_X95Y64         FDRE                                         r  disp/laddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y64         FDRE                                         r  disp/laddr_reg[16]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X95Y64         FDRE (Setup_fdre_C_D)        0.062     9.087    disp/laddr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 7.258ns (70.303%)  route 3.066ns (29.697%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.496 r  disp/laddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.496    disp/laddr_reg[15]_i_1_n_6
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[13]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X95Y63         FDRE (Setup_fdre_C_D)        0.062     9.087    disp/laddr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 7.237ns (70.242%)  route 3.066ns (29.758%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.475 r  disp/laddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.475    disp/laddr_reg[15]_i_1_n_4
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[15]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X95Y63         FDRE (Setup_fdre_C_D)        0.062     9.087    disp/laddr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.338ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.299ns  (logic 7.152ns (69.443%)  route 3.147ns (30.557%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.471 r  disp/raddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.471    disp/raddr_reg[15]_i_1_n_5
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[14]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.134    disp/raddr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 -0.338    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 7.132ns (69.384%)  route 3.147ns (30.616%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.451 r  disp/raddr_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.451    disp/raddr_reg[15]_i_1_n_7
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[12]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.134    disp/raddr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.229ns  (logic 7.163ns (70.027%)  route 3.066ns (29.973%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.401 r  disp/laddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.401    disp/laddr_reg[15]_i_1_n_5
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[14]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X95Y63         FDRE (Setup_fdre_C_D)        0.062     9.087    disp/laddr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.266ns  (logic 7.119ns (69.345%)  route 3.147ns (30.655%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.438 r  disp/raddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.438    disp/raddr_reg[11]_i_1_n_6
    SLICE_X94Y62         FDRE                                         r  disp/raddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.607     8.533    disp/clk_100MHz
    SLICE_X94Y62         FDRE                                         r  disp/raddr_reg[9]/C
                         clock pessimism              0.576     9.109    
                         clock uncertainty           -0.084     9.026    
    SLICE_X94Y62         FDRE (Setup_fdre_C_D)        0.109     9.135    disp/raddr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 -0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.332%)  route 0.119ns (45.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.579    -0.600    disp/clk_100MHz
    SLICE_X57Y55         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/index_reg[5]/Q
                         net (fo=1, routed)           0.119    -0.340    disp/index_reg_n_0_[5]
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[5]/C
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.071    -0.411    disp/result_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.792%)  route 0.115ns (38.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.607    -0.572    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.115    -0.316    disp/row_count_reg_n_0_[3]
    SLICE_X92Y59         LUT5 (Prop_lut5_I3_O)        0.045    -0.271 r  disp/row_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    disp/row_count[4]_i_1_n_0
    SLICE_X92Y59         FDRE                                         r  disp/row_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.877    -0.808    disp/clk_100MHz
    SLICE_X92Y59         FDRE                                         r  disp/row_count_reg[4]/C
                         clock pessimism              0.249    -0.559    
                         clock uncertainty            0.084    -0.475    
    SLICE_X92Y59         FDRE (Hold_fdre_C_D)         0.121    -0.354    disp/row_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.092%)  route 0.179ns (55.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.579    -0.600    disp/clk_100MHz
    SLICE_X57Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/index_reg[4]/Q
                         net (fo=1, routed)           0.179    -0.280    disp/index_reg_n_0_[4]
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[4]/C
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.075    -0.407    disp/result_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.840%)  route 0.142ns (50.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.641    -0.537    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X45Y102        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.142    -0.254    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X45Y102        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.913    -0.772    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X45Y102        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.235    -0.537    
                         clock uncertainty            0.084    -0.454    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.070    -0.384    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 disp/row_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.461%)  route 0.162ns (46.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.606    -0.573    disp/clk_100MHz
    SLICE_X93Y61         FDRE                                         r  disp/row_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  disp/row_count_reg[8]/Q
                         net (fo=20, routed)          0.162    -0.270    disp/row_count_reg_n_0_[8]
    SLICE_X92Y61         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  disp/row_count[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    disp/row_count[9]_i_3_n_0
    SLICE_X92Y61         FDRE                                         r  disp/row_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.876    -0.809    disp/clk_100MHz
    SLICE_X92Y61         FDRE                                         r  disp/row_count_reg[9]/C
                         clock pessimism              0.249    -0.560    
                         clock uncertainty            0.084    -0.476    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)         0.121    -0.355    disp/row_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.609    -0.570    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X92Y98         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.289    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X92Y98         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.879    -0.806    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X92Y98         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.084    -0.486    
    SLICE_X92Y98         FDRE (Hold_fdre_C_D)         0.059    -0.427    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 disp/scnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/scnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.303%)  route 0.144ns (43.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.575    -0.604    disp/clk_100MHz
    SLICE_X56Y63         FDRE                                         r  disp/scnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  disp/scnt_reg[0]/Q
                         net (fo=86, routed)          0.144    -0.318    disp/scnt[0]
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.045    -0.273 r  disp/scnt[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.273    disp/scnt[5]_i_3_n_0
    SLICE_X57Y63         FDRE                                         r  disp/scnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X57Y63         FDRE                                         r  disp/scnt_reg[5]/C
                         clock pessimism              0.250    -0.591    
                         clock uncertainty            0.084    -0.507    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.091    -0.416    disp/scnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.212ns (59.492%)  route 0.144ns (40.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.576    -0.603    disp/clk_100MHz
    SLICE_X58Y62         FDRE                                         r  disp/dcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  disp/dcnt_reg[6]/Q
                         net (fo=15, routed)          0.144    -0.294    disp/dcnt[6]
    SLICE_X59Y62         LUT5 (Prop_lut5_I3_O)        0.048    -0.246 r  disp/dcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    disp/dcnt[8]_i_1_n_0
    SLICE_X59Y62         FDRE                                         r  disp/dcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X59Y62         FDRE                                         r  disp/dcnt_reg[8]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.084    -0.506    
    SLICE_X59Y62         FDRE (Hold_fdre_C_D)         0.107    -0.399    disp/dcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 disp/row_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.969%)  route 0.140ns (40.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.606    -0.573    disp/clk_100MHz
    SLICE_X92Y60         FDRE                                         r  disp/row_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  disp/row_count_reg[6]/Q
                         net (fo=24, routed)          0.140    -0.269    disp/row_count_reg_n_0_[6]
    SLICE_X93Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.224 r  disp/row_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    disp/row_count[7]_i_1_n_0
    SLICE_X93Y60         FDRE                                         r  disp/row_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.876    -0.809    disp/clk_100MHz
    SLICE_X93Y60         FDRE                                         r  disp/row_count_reg[7]/C
                         clock pessimism              0.249    -0.560    
                         clock uncertainty            0.084    -0.476    
    SLICE_X93Y60         FDRE (Hold_fdre_C_D)         0.092    -0.384    disp/row_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.753%)  route 0.166ns (50.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.636    -0.542    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.166    -0.213    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X51Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.908    -0.777    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.248    -0.529    
                         clock uncertainty            0.084    -0.446    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.070    -0.376    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 1.200ns (22.094%)  route 4.231ns (77.906%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.795     3.760    disp/ccnt[0]_i_3_n_0
    SLICE_X89Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.884 r  disp/laddr1_i_11/O
                         net (fo=1, routed)           0.641     4.526    disp/laddr1_i_11_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.200ns (22.331%)  route 4.174ns (77.669%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.960     3.926    disp/ccnt[0]_i_3_n_0
    SLICE_X95Y59         LUT4 (Prop_lut4_I0_O)        0.124     4.050 r  disp/laddr1_i_18/O
                         net (fo=1, routed)           0.418     4.468    disp/laddr1_i_18_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.468    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.200ns (22.622%)  route 4.105ns (77.378%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.788     3.753    disp/ccnt[0]_i_3_n_0
    SLICE_X92Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.877 r  disp/laddr1_i_13/O
                         net (fo=1, routed)           0.522     4.399    disp/laddr1_i_13_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.200ns (22.661%)  route 4.095ns (77.339%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.779     3.744    disp/ccnt[0]_i_3_n_0
    SLICE_X92Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.868 r  disp/laddr1_i_17/O
                         net (fo=1, routed)           0.522     4.390    disp/laddr1_i_17_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 1.200ns (22.668%)  route 4.094ns (77.332%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.772     3.738    disp/ccnt[0]_i_3_n_0
    SLICE_X91Y59         LUT3 (Prop_lut3_I0_O)        0.124     3.862 r  disp/laddr1_i_19/O
                         net (fo=1, routed)           0.526     4.388    disp/laddr1_i_19_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.200ns (22.676%)  route 4.092ns (77.324%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.653     3.619    disp/ccnt[0]_i_3_n_0
    SLICE_X89Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.743 r  disp/laddr1_i_14/O
                         net (fo=1, routed)           0.644     4.386    disp/laddr1_i_14_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 1.200ns (22.712%)  route 4.084ns (77.288%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.522     3.488    disp/ccnt[0]_i_3_n_0
    SLICE_X88Y63         LUT5 (Prop_lut5_I0_O)        0.124     3.612 r  disp/laddr1_i_12/O
                         net (fo=1, routed)           0.766     4.378    disp/laddr1_i_12_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 1.200ns (22.741%)  route 4.077ns (77.259%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.640     3.606    disp/ccnt[0]_i_3_n_0
    SLICE_X89Y62         LUT6 (Prop_lut6_I0_O)        0.124     3.730 r  disp/laddr1_i_15/O
                         net (fo=1, routed)           0.641     4.371    disp/laddr1_i_15_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.200ns (22.818%)  route 4.059ns (77.182%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.747     3.713    disp/ccnt[0]_i_3_n_0
    SLICE_X92Y62         LUT2 (Prop_lut2_I0_O)        0.124     3.837 r  disp/laddr1_i_20/O
                         net (fo=1, routed)           0.517     4.353    disp/laddr1_i_20_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0_1 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 1.200ns (23.860%)  route 3.829ns (76.140%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 r  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 f  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.356     2.729    disp/rcnt[9]_i_5_n_0
    SLICE_X84Y64         LUT3 (Prop_lut3_I2_O)        0.124     2.853 f  disp/rcnt[9]_i_7/O
                         net (fo=1, routed)           0.426     3.279    disp/rcnt[9]_i_7_n_0
    SLICE_X87Y63         LUT6 (Prop_lut6_I5_O)        0.124     3.403 r  disp/rcnt[9]_i_2/O
                         net (fo=11, routed)          0.721     4.124    disp/rcnt[9]_i_2_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.151    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.151    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                  4.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.321ns (24.654%)  route 0.981ns (75.346%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 r  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 f  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.083     0.241    disp/current_state[1]_i_2_n_0
    SLICE_X80Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.365     0.651    disp/rdcnt[2]_i_3_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.696 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.696    disp/rdcnt[2]_i_1_n_0
    SLICE_X66Y65         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X66Y65         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.262    -0.023    
    SLICE_X66Y65         FDRE (Hold_fdre_C_D)         0.120     0.097    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.369ns (27.360%)  route 0.980ns (72.640%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.191     0.695    disp/cdcnt[2]_i_2_n_0
    SLICE_X82Y63         LUT5 (Prop_lut5_I0_O)        0.048     0.743 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.743    disp/cdcnt[2]_i_1_n_0
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.849    -0.836    disp/clk_100MHz
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.262    -0.018    
    SLICE_X82Y63         FDRE (Hold_fdre_C_D)         0.131     0.113    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.366ns (27.198%)  route 0.980ns (72.802%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.191     0.695    disp/cdcnt[2]_i_2_n_0
    SLICE_X82Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.740 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.740    disp/cdcnt[1]_i_1_n_0
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.849    -0.836    disp/clk_100MHz
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.262    -0.018    
    SLICE_X82Y63         FDRE (Hold_fdre_C_D)         0.120     0.102    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.366ns (27.118%)  route 0.984ns (72.882%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.195     0.699    disp/cdcnt[2]_i_2_n_0
    SLICE_X82Y63         LUT3 (Prop_lut3_I0_O)        0.045     0.744 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.744    disp/cdcnt[0]_i_1_n_0
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.849    -0.836    disp/clk_100MHz
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.262    -0.018    
    SLICE_X82Y63         FDRE (Hold_fdre_C_D)         0.121     0.103    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.321ns (24.271%)  route 1.002ns (75.729%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 r  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 f  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.083     0.241    disp/current_state[1]_i_2_n_0
    SLICE_X80Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.386     0.672    disp/rdcnt[2]_i_3_n_0
    SLICE_X67Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.717 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.717    disp/rdcnt[1]_i_1_n_0
    SLICE_X67Y65         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X67Y65         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.262    -0.023    
    SLICE_X67Y65         FDRE (Hold_fdre_C_D)         0.092     0.069    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.321ns (23.007%)  route 1.074ns (76.993%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 r  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 f  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.083     0.241    disp/current_state[1]_i_2_n_0
    SLICE_X80Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.459     0.745    disp/rdcnt[2]_i_3_n_0
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.045     0.790 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.790    disp/rdcnt[0]_i_1_n_0
    SLICE_X66Y62         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.846    -0.839    disp/clk_100MHz
    SLICE_X66Y62         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.283    
                         clock uncertainty            0.262    -0.021    
    SLICE_X66Y62         FDRE (Hold_fdre_C_D)         0.121     0.100    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.366ns (23.883%)  route 1.166ns (76.117%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.387     0.729    disp/cdcnt[2]_i_4_n_0
    SLICE_X66Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.774 r  disp/pipe[1]_i_2/O
                         net (fo=1, routed)           0.108     0.882    disp/pipe[1]_i_2_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.927 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.927    disp/pipe[1]_i_1_n_0
    SLICE_X66Y65         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X66Y65         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.262    -0.023    
    SLICE_X66Y65         FDRE (Hold_fdre_C_D)         0.121     0.098    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.411ns (25.888%)  route 1.177ns (74.112%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 f  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 r  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.180     0.338    disp/current_state[1]_i_2_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.383 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.065     0.449    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.494 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.183     0.677    disp/rcnt[9]_i_5_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.722 r  disp/ccnt[2]_i_5/O
                         net (fo=4, routed)           0.216     0.937    disp/ccnt[2]_i_5_n_0
    SLICE_X82Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.982 r  disp/ccnt[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.982    disp/ccnt[1]_rep_i_1_n_0
    SLICE_X82Y69         FDRE                                         r  disp/ccnt_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X82Y69         FDRE                                         r  disp/ccnt_reg[1]_rep/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.262    -0.023    
    SLICE_X82Y69         FDRE (Hold_fdre_C_D)         0.120     0.097    disp/ccnt_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.411ns (26.017%)  route 1.169ns (73.983%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 f  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 r  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.180     0.338    disp/current_state[1]_i_2_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.383 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.065     0.449    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.494 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.183     0.677    disp/rcnt[9]_i_5_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.722 r  disp/ccnt[2]_i_5/O
                         net (fo=4, routed)           0.208     0.929    disp/ccnt[2]_i_5_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.974 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.974    disp/ccnt[1]_i_1_n_0
    SLICE_X85Y68         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X85Y68         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X85Y68         FDRE (Hold_fdre_C_D)         0.092     0.070    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.411ns (25.652%)  route 1.191ns (74.348%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.089     0.593    disp/cdcnt[2]_i_2_n_0
    SLICE_X83Y63         LUT5 (Prop_lut5_I4_O)        0.045     0.638 r  disp/pipe[0]_i_5/O
                         net (fo=7, routed)           0.314     0.952    disp/pipe[0]_i_5_n_0
    SLICE_X83Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.997 r  disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.997    disp/ccnt[0]_i_1_n_0
    SLICE_X83Y68         FDRE                                         r  disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X83Y68         FDRE                                         r  disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X83Y68         FDRE (Hold_fdre_C_D)         0.091     0.069    disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.928    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0
  To Clock:  clk_24MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       37.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.742ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.890ns (22.974%)  route 2.984ns (77.026%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.293     2.921    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I0_O)        0.124     3.045 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000     3.045    clks/bounce_count_0[10]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X100Y63        FDRE (Setup_fdre_C_D)        0.081    40.787    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.787    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                 37.742    

Slack (MET) :             37.751ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.918ns (23.527%)  route 2.984ns (76.473%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.293     2.921    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I0_O)        0.152     3.073 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000     3.073    clks/bounce_count_0[12]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X100Y63        FDRE (Setup_fdre_C_D)        0.118    40.824    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                         40.824    
                         arrival time                          -3.073    
  -------------------------------------------------------------------
                         slack                                 37.751    

Slack (MET) :             37.999ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.890ns (24.966%)  route 2.675ns (75.034%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.984     2.612    clks/bounce_count[20]_i_2_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     2.736 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.736    clks/bounce_count_0[13]
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X99Y64         FDRE (Setup_fdre_C_D)        0.029    40.735    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.735    
                         arrival time                          -2.736    
  -------------------------------------------------------------------
                         slack                                 37.999    

Slack (MET) :             38.019ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.916ns (25.509%)  route 2.675ns (74.491%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.984     2.612    clks/bounce_count[20]_i_2_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.150     2.762 r  clks/bounce_count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.762    clks/bounce_count_0[19]
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X99Y64         FDRE (Setup_fdre_C_D)        0.075    40.781    clks/bounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         40.781    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                 38.019    

Slack (MET) :             38.034ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.890ns (24.702%)  route 2.713ns (75.298%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.022     2.650    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.124     2.774 r  clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.774    clks/bounce_count_0[14]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[14]/C
                         clock pessimism              0.639    40.838    
                         clock uncertainty           -0.107    40.731    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.077    40.808    clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.808    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 38.034    

Slack (MET) :             38.049ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.916ns (25.242%)  route 2.713ns (74.758%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.022     2.650    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.150     2.800 r  clks/bounce_count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.800    clks/bounce_count_0[20]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[20]/C
                         clock pessimism              0.639    40.838    
                         clock uncertainty           -0.107    40.731    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.118    40.849    clks/bounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         40.849    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 38.049    

Slack (MET) :             38.113ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 2.214ns (62.590%)  route 1.323ns (37.410%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.785    -0.827    clks/CLK
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  clks/bounce_count_reg[2]/Q
                         net (fo=3, routed)           0.500     0.151    clks/bounce_count[2]
    SLICE_X101Y61        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     0.996 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    clks/bounce_count0_carry_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.110 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.110    clks/bounce_count0_carry__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.224 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.224    clks/bounce_count0_carry__1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.338 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.338    clks/bounce_count0_carry__2_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.560 r  clks/bounce_count0_carry__3/O[0]
                         net (fo=1, routed)           0.824     2.384    clks/data0[17]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.327     2.711 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.711    clks/bounce_count_0[17]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.118    40.824    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.824    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                 38.113    

Slack (MET) :             38.228ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.289%)  route 2.495ns (73.711%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.805     2.433    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y61        LUT4 (Prop_lut4_I0_O)        0.124     2.557 r  clks/bounce_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.557    clks/bounce_count_0[1]
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.608    40.201    clks/CLK
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[1]/C
                         clock pessimism              0.614    40.815    
                         clock uncertainty           -0.107    40.708    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.077    40.785    clks/bounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.785    
                         arrival time                          -2.557    
  -------------------------------------------------------------------
                         slack                                 38.228    

Slack (MET) :             38.230ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.890ns (26.308%)  route 2.493ns (73.692%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 40.200 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.802     2.430    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I0_O)        0.124     2.554 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.554    clks/bounce_count_0[6]
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.607    40.200    clks/CLK
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.614    40.814    
                         clock uncertainty           -0.107    40.707    
    SLICE_X100Y62        FDRE (Setup_fdre_C_D)        0.077    40.784    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.784    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                 38.230    

Slack (MET) :             38.233ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0_1 rise@41.667ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 2.170ns (64.221%)  route 1.209ns (35.779%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.785    -0.827    clks/CLK
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  clks/bounce_count_reg[2]/Q
                         net (fo=3, routed)           0.500     0.151    clks/bounce_count[2]
    SLICE_X101Y61        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     0.996 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    clks/bounce_count0_carry_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.110 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.110    clks/bounce_count0_carry__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.224 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.224    clks/bounce_count0_carry__1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.537 r  clks/bounce_count0_carry__2/O[3]
                         net (fo=1, routed)           0.709     2.246    clks/data0[16]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.306     2.552 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.552    clks/bounce_count_0[16]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.079    40.785    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.785    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                 38.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.330%)  route 0.172ns (44.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y59        LUT5 (Prop_lut5_I3_O)        0.049    -0.157 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    p_0_in[4]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.303    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.861%)  route 0.172ns (45.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y59        LUT4 (Prop_lut4_I3_O)        0.045    -0.161 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    p_0_in[3]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.121    -0.313    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.192    init_count_reg__0[0]
    SLICE_X112Y59        LUT2 (Prop_lut2_I0_O)        0.043    -0.149 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    p_0_in[1]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.303    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.192    init_count_reg__0[0]
    SLICE_X112Y59        LUT1 (Prop_lut1_I0_O)        0.045    -0.147 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[0]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.120    -0.314    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.409 f  clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.187    -0.221    clks/bounce_count[0]
    SLICE_X100Y63        LUT1 (Prop_lut1_I0_O)        0.045    -0.176 r  clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    clks/bounce_count_0[0]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[0]/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.107    -0.465    
    SLICE_X100Y63        FDRE (Hold_fdre_C_D)         0.120    -0.345    clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.276ns (50.182%)  route 0.274ns (49.818%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  clks/bounce_count_reg[19]/Q
                         net (fo=2, routed)           0.069    -0.375    clks/bounce_count[19]
    SLICE_X99Y64         LUT4 (Prop_lut4_I3_O)        0.099    -0.276 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.205    -0.072    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.049    -0.023 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.023    clks/bounce_count_0[18]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.107    -0.450    
    SLICE_X100Y64        FDRE (Hold_fdre_C_D)         0.131    -0.319    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.234ns (42.175%)  route 0.321ns (57.825%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y63         FDRE                                         r  clks/bounce_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  clks/bounce_count_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.313    clks/bounce_count[11]
    SLICE_X100Y63        LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  clks/bounce_count[20]_i_3/O
                         net (fo=20, routed)          0.203    -0.066    clks/bounce_count[20]_i_3_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I1_O)        0.048    -0.018 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    clks/bounce_count_0[12]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.107    -0.450    
    SLICE_X100Y63        FDRE (Hold_fdre_C_D)         0.131    -0.319    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.272ns (49.817%)  route 0.274ns (50.183%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  clks/bounce_count_reg[19]/Q
                         net (fo=2, routed)           0.069    -0.375    clks/bounce_count[19]
    SLICE_X99Y64         LUT4 (Prop_lut4_I3_O)        0.099    -0.276 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.205    -0.072    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.045    -0.027 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.027    clks/bounce_count_0[16]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.107    -0.450    
    SLICE_X100Y64        FDRE (Hold_fdre_C_D)         0.121    -0.329    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.861%)  route 0.321ns (58.139%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y63         FDRE                                         r  clks/bounce_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  clks/bounce_count_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.313    clks/bounce_count[11]
    SLICE_X100Y63        LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  clks/bounce_count[20]_i_3/O
                         net (fo=20, routed)          0.203    -0.066    clks/bounce_count[20]_i_3_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I1_O)        0.045    -0.021 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    clks/bounce_count_0[10]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.107    -0.450    
    SLICE_X100Y63        FDRE (Hold_fdre_C_D)         0.121    -0.329    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0_1 rise@0.000ns - clk_24MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.234ns (41.168%)  route 0.334ns (58.832%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.607    -0.572    clks/CLK
    SLICE_X99Y62         FDRE                                         r  clks/bounce_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  clks/bounce_count_reg[4]/Q
                         net (fo=3, routed)           0.119    -0.311    clks/bounce_count[4]
    SLICE_X100Y62        LUT5 (Prop_lut5_I0_O)        0.045    -0.266 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          0.215    -0.051    clks/bounce_count[20]_i_4_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I2_O)        0.048    -0.003 r  clks/bounce_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.003    clks/bounce_count_0[8]
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.876    -0.809    clks/CLK
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[8]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.107    -0.449    
    SLICE_X100Y62        FDRE (Hold_fdre_C_D)         0.131    -0.318    clks/bounce_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.315    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0
  To Clock:  clk_25MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       25.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.311ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.121ns  (logic 4.257ns (30.146%)  route 9.864ns (69.854%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.133    12.188    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.312 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.945    13.257    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/enb_array[56]
    RAMB36_X0Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.615    38.541    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.118    
                         clock uncertainty           -0.106    39.011    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.568    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                         -13.257    
  -------------------------------------------------------------------
                         slack                                 25.311    

Slack (MET) :             25.643ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.782ns  (logic 4.257ns (30.887%)  route 9.525ns (69.113%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.990    12.045    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.749    12.918    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/enb_array[57]
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.608    38.534    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.111    
                         clock uncertainty           -0.106    39.004    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.561    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                         -12.918    
  -------------------------------------------------------------------
                         slack                                 25.643    

Slack (MET) :             26.484ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.890ns  (logic 4.133ns (32.064%)  route 8.757ns (67.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          8.059    11.204    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X90Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.328 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.698    12.026    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb_array[64]
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.657    38.583    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.106    38.953    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                 26.484    

Slack (MET) :             26.556ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 4.257ns (33.091%)  route 8.607ns (66.909%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.137    11.192    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X16Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.316 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           0.684    12.000    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/enb_array[58]
    RAMB36_X0Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.603    38.529    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.106    
                         clock uncertainty           -0.106    38.999    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.556    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 26.556    

Slack (MET) :             26.675ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 4.133ns (32.549%)  route 8.565ns (67.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          8.070    11.215    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X90Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.339 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.495    11.834    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/enb_array[69]
    RAMB36_X4Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.656    38.582    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.058    
                         clock uncertainty           -0.106    38.952    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.509    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                 26.675    

Slack (MET) :             26.823ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.595ns  (logic 4.257ns (33.799%)  route 8.338ns (66.201%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.968    11.022    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.146 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           0.585    11.731    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/enb_array[48]
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.106    38.997    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                 26.823    

Slack (MET) :             26.840ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.538ns  (logic 4.257ns (33.952%)  route 8.281ns (66.048%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.145 f  addrb0/P[17]
                         net (fo=54, routed)          3.207     6.352    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X56Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.476 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.370    10.847    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X104Y10        LUT6 (Prop_lut6_I0_O)        0.124    10.971 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71/O
                         net (fo=1, routed)           0.704    11.674    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/enb_array[65]
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.661    38.587    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.063    
                         clock uncertainty           -0.106    38.957    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.514    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.514    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                 26.840    

Slack (MET) :             26.997ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.374ns  (logic 4.133ns (33.400%)  route 8.241ns (66.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          7.747    10.892    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X90Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.016 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73/O
                         net (fo=1, routed)           0.495    11.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/enb_array[71]
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.106    38.950    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.507    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                 26.997    

Slack (MET) :             27.101ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.276ns  (logic 4.133ns (33.666%)  route 8.143ns (66.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          7.643    10.788    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X104Y10        LUT6 (Prop_lut6_I5_O)        0.124    10.912 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.501    11.412    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/enb_array[66]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.106    38.956    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                 27.101    

Slack (MET) :             27.129ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0_1 rise@40.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.290ns  (logic 4.257ns (34.639%)  route 8.033ns (65.361%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.662    10.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=1, routed)           0.585    11.425    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/enb_array[24]
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.106    38.997    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                 27.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.059    -0.433    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.323    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.052    -0.440    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.089%)  route 0.128ns (37.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X34Y16         FDRE                                         r  vga/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.128    -0.330    vga/hcount[2]
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.000    -0.285    vga/D[5]
    SLICE_X35Y16         FDRE                                         r  vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.821    -0.864    vga/CLK
    SLICE_X35Y16         FDRE                                         r  vga/hcounter_reg[5]/C
                         clock pessimism              0.255    -0.609    
                         clock uncertainty            0.106    -0.502    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.091    -0.411    vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y38         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.184    -0.275    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y38         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.848    -0.837    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y38         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.106    -0.493    
    SLICE_X56Y38         FDRE (Hold_fdre_C_D)         0.070    -0.423    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.687%)  route 0.188ns (47.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.554    -0.625    vga/CLK
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  vga/hcounter_reg[8]/Q
                         net (fo=8, routed)           0.188    -0.273    vga/hcount[8]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.228 r  vga/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga/blank_i_1_n_0
    SLICE_X37Y17         FDRE                                         r  vga/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X37Y17         FDRE                                         r  vga/blank_reg/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.106    -0.505    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.091    -0.414    vga/blank_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.750%)  route 0.220ns (51.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X36Y15         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga/vcounter_reg[0]/Q
                         net (fo=9, routed)           0.220    -0.239    vga/vcount[0]
    SLICE_X36Y15         LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  vga/addrb0_i_13/O
                         net (fo=2, routed)           0.000    -0.194    vga/vcounter_reg[10]_1[1]
    SLICE_X36Y15         FDRE                                         r  vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.821    -0.864    vga/CLK
    SLICE_X36Y15         FDRE                                         r  vga/vcounter_reg[1]/C
                         clock pessimism              0.241    -0.623    
                         clock uncertainty            0.106    -0.516    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.121    -0.395    vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.523%)  route 0.222ns (51.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.554    -0.625    vga/CLK
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  vga/hcounter_reg[7]/Q
                         net (fo=9, routed)           0.222    -0.239    vga/hcount[7]
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.194 r  vga/addrb0_i_17/O
                         net (fo=2, routed)           0.000    -0.194    vga/D[8]
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.106    -0.518    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.121    -0.397    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.977%)  route 0.251ns (64.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.550    -0.629    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y32         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.251    -0.237    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X51Y32         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.815    -0.870    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y32         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.106    -0.522    
    SLICE_X51Y32         FDRE (Hold_fdre_C_D)         0.070    -0.452    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addrb0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.209ns (39.775%)  route 0.316ns (60.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X34Y16         FDRE                                         r  vga/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.128    -0.330    vga/hcount[2]
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.189    -0.096    plusOp[5]
    DSP48_X2Y6           DSP48E1                                      r  addrb0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911    -0.774    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.256    -0.518    
                         clock uncertainty            0.106    -0.412    
    DSP48_X2Y6           DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.316    addrb0
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0_1 rise@0.000ns - clk_25MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.555    -0.624    vga/CLK
    SLICE_X37Y16         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.232    -0.250    vga/vcount[6]
    SLICE_X37Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.205 r  vga/addrb0_i_8/O
                         net (fo=2, routed)           0.000    -0.205    vga/vcounter_reg[10]_1[6]
    SLICE_X37Y16         FDRE                                         r  vga/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.820    -0.865    vga/CLK
    SLICE_X37Y16         FDRE                                         r  vga/vcounter_reg[6]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.106    -0.517    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.092    -0.425    vga/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_5MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      179.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.731ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.689ns  (logic 7.773ns (39.479%)  route 11.916ns (60.521%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.604 f  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.982     8.587    camctl/lwrite0_n_91
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.152     8.739 f  camctl/left_i_3/O
                         net (fo=54, routed)          8.878    17.617    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I1_O)        0.332    17.949 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__25/O
                         net (fo=1, routed)           0.775    18.723    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ram_ena
    RAMB36_X5Y15         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637   198.563    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.039    
                         clock uncertainty           -0.142   198.897    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.454    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.454    
                         arrival time                         -18.723    
  -------------------------------------------------------------------
                         slack                                179.731    

Slack (MET) :             179.782ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.824ns  (logic 7.537ns (38.020%)  route 12.287ns (61.980%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.604 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.993     8.598    camctl/lwrite0_n_89
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.722 f  camctl/left_i_1/O
                         net (fo=54, routed)          9.186    17.908    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y136       LUT6 (Prop_lut6_I1_O)        0.124    18.032 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.826    18.858    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -18.858    
  -------------------------------------------------------------------
                         slack                                179.782    

Slack (MET) :             180.034ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.565ns  (logic 7.537ns (38.522%)  route 12.028ns (61.478%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.604 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.995     8.600    camctl/lwrite0_n_93
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.724 r  camctl/left_i_5/O
                         net (fo=54, routed)          9.102    17.825    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y132       LUT6 (Prop_lut6_I3_O)        0.124    17.949 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.651    18.600    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -18.600    
  -------------------------------------------------------------------
                         slack                                180.034    

Slack (MET) :             180.112ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.313ns  (logic 7.537ns (39.026%)  route 11.776ns (60.974%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          9.295    17.784    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y82        LUT6 (Prop_lut6_I0_O)        0.124    17.908 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.439    18.347    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.142   198.902    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -18.347    
  -------------------------------------------------------------------
                         slack                                180.112    

Slack (MET) :             180.245ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.358ns  (logic 7.537ns (38.935%)  route 11.821ns (61.065%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.604 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.993     8.598    camctl/lwrite0_n_89
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.722 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.964    17.685    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y136       LUT6 (Prop_lut6_I1_O)        0.124    17.809 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.583    18.392    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -18.392    
  -------------------------------------------------------------------
                         slack                                180.245    

Slack (MET) :             180.458ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.970ns  (logic 7.537ns (39.730%)  route 11.433ns (60.270%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          8.951    17.440    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y87        LUT6 (Prop_lut6_I0_O)        0.124    17.564 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__0/O
                         net (fo=1, routed)           0.441    18.005    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.142   198.906    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.463    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.463    
                         arrival time                         -18.005    
  -------------------------------------------------------------------
                         slack                                180.458    

Slack (MET) :             180.614ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.817ns  (logic 7.537ns (40.054%)  route 11.280ns (59.946%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          8.798    17.286    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y92        LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.441    17.852    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.648   198.574    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.050    
                         clock uncertainty           -0.142   198.908    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.465    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.465    
                         arrival time                         -17.852    
  -------------------------------------------------------------------
                         slack                                180.614    

Slack (MET) :             180.849ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.745ns  (logic 7.537ns (40.208%)  route 11.208ns (59.792%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.604 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.995     8.600    camctl/lwrite0_n_93
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.724 f  camctl/left_i_5/O
                         net (fo=54, routed)          8.491    17.214    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.124    17.338 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    17.779    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                180.849    

Slack (MET) :             180.852ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.736ns  (logic 7.537ns (40.228%)  route 11.199ns (59.772%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.604 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.993     8.598    camctl/lwrite0_n_89
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.722 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.483    17.205    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y122       LUT6 (Prop_lut6_I1_O)        0.124    17.329 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.441    17.770    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -17.770    
  -------------------------------------------------------------------
                         slack                                180.852    

Slack (MET) :             180.878ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0_1 rise@200.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.728ns  (logic 7.537ns (40.245%)  route 11.191ns (59.755%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          8.499    16.988    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y102       LUT6 (Prop_lut6_I2_O)        0.124    17.112 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.651    17.762    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -17.762    
  -------------------------------------------------------------------
                         slack                                180.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.696%)  route 0.144ns (43.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[5]/Q
                         net (fo=12, routed)          0.144    -0.343    camctl/pixel[5]
    SLICE_X41Y80         LUT5 (Prop_lut5_I1_O)        0.048    -0.295 r  camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    camctl/pixel[8]_i_1_n_0
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[8]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.142    -0.473    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.107    -0.366    camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.133%)  route 0.145ns (43.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[5]/Q
                         net (fo=12, routed)          0.145    -0.342    camctl/pixel[5]
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.045    -0.297 r  camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.297    camctl/pixel[9]_i_3_n_0
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[9]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.142    -0.473    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.092    -0.381    camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.303%)  route 0.144ns (43.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[5]/Q
                         net (fo=12, routed)          0.144    -0.343    camctl/pixel[5]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.045    -0.298 r  camctl/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    camctl/pixel[7]_i_1_n_0
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[7]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.142    -0.473    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.091    -0.382    camctl/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.212ns (51.402%)  route 0.200ns (48.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/image_sel_reg/Q
                         net (fo=14, routed)          0.200    -0.269    camctl/image_sel
    SLICE_X38Y74         LUT5 (Prop_lut5_I1_O)        0.048    -0.221 r  camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.221    camctl/fifo_oe_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/fifo_oe_reg/C
                         clock pessimism              0.272    -0.603    
                         clock uncertainty            0.142    -0.460    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.133    -0.327    camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    camctl/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.464 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.288    camctl/num_lines_reg_n_0_[0]
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.043    -0.245 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    camctl/num_lines[0]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.142    -0.485    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.133    -0.352    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.190ns (52.471%)  route 0.172ns (47.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.172    -0.316    camctl/pixel[4]
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.049    -0.267 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    camctl/pixel[4]_i_1_n_0
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.142    -0.487    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.104    -0.383    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.366%)  route 0.175ns (45.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.175    -0.294    camctl/state[1]
    SLICE_X38Y75         LUT6 (Prop_lut6_I3_O)        0.045    -0.249 r  camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.249    camctl/image_sel_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/image_sel_reg/C
                         clock pessimism              0.241    -0.634    
                         clock uncertainty            0.142    -0.491    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.120    -0.371    camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X38Y78         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.177    -0.290    camctl/wen_r_reg_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.245 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.245    camctl/wen_r_i_1_n_0
    SLICE_X38Y78         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    camctl/clk_5MHz
    SLICE_X38Y78         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.240    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)         0.120    -0.368    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.356%)  route 0.191ns (50.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  camctl/pixel_reg[1]/Q
                         net (fo=12, routed)          0.191    -0.298    camctl/pixel[1]
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.045    -0.253 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    camctl/pixel[5]_i_1_n_0
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.142    -0.472    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.091    -0.381    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0_1 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    camctl/clk_5MHz
    SLICE_X37Y81         FDRE                                         r  camctl/num_lines_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  camctl/num_lines_reg[4]/Q
                         net (fo=4, routed)           0.133    -0.354    camctl/num_lines_reg_n_0_[4]
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.246 r  camctl/num_lines0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.246    camctl/num_lines0[4]
    SLICE_X37Y81         FDRE                                         r  camctl/num_lines_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X37Y81         FDRE                                         r  camctl/num_lines_reg[4]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.142    -0.485    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.105    -0.380    camctl/num_lines_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0

Setup :           30  Failing Endpoints,  Worst Slack       -0.435ns,  Total Violation       -6.888ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.435ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.396ns  (logic 7.249ns (69.728%)  route 3.147ns (30.272%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.349 r  disp/raddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.349    disp/raddr_reg[15]_i_1_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.568 r  disp/raddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.568    disp/raddr_reg[16]_i_1_n_7
    SLICE_X94Y64         FDRE                                         r  disp/raddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y64         FDRE                                         r  disp/raddr_reg[16]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X94Y64         FDRE (Setup_fdre_C_D)        0.109     9.134    disp/raddr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                 -0.435    

Slack (VIOLATED) :        -0.422ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.383ns  (logic 7.236ns (69.690%)  route 3.147ns (30.310%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.555 r  disp/raddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.555    disp/raddr_reg[15]_i_1_n_6
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[13]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.134    disp/raddr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.414ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.375ns  (logic 7.228ns (69.667%)  route 3.147ns (30.333%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.547 r  disp/raddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.547    disp/raddr_reg[15]_i_1_n_4
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[15]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.134    disp/raddr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -9.547    
  -------------------------------------------------------------------
                         slack                                 -0.414    

Slack (VIOLATED) :        -0.412ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.327ns  (logic 7.261ns (70.311%)  route 3.066ns (29.689%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.276 r  disp/laddr_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.276    disp/laddr_reg[15]_i_1_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.499 r  disp/laddr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.499    disp/laddr_reg[16]_i_1_n_7
    SLICE_X95Y64         FDRE                                         r  disp/laddr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y64         FDRE                                         r  disp/laddr_reg[16]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X95Y64         FDRE (Setup_fdre_C_D)        0.062     9.087    disp/laddr_reg[16]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -9.499    
  -------------------------------------------------------------------
                         slack                                 -0.412    

Slack (VIOLATED) :        -0.409ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.324ns  (logic 7.258ns (70.303%)  route 3.066ns (29.697%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.496 r  disp/laddr_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.496    disp/laddr_reg[15]_i_1_n_6
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[13]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X95Y63         FDRE (Setup_fdre_C_D)        0.062     9.087    disp/laddr_reg[13]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                 -0.409    

Slack (VIOLATED) :        -0.388ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.303ns  (logic 7.237ns (70.242%)  route 3.066ns (29.758%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.475 r  disp/laddr_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.475    disp/laddr_reg[15]_i_1_n_4
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[15]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X95Y63         FDRE (Setup_fdre_C_D)        0.062     9.087    disp/laddr_reg[15]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                 -0.388    

Slack (VIOLATED) :        -0.338ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.299ns  (logic 7.152ns (69.443%)  route 3.147ns (30.557%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.471 r  disp/raddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.471    disp/raddr_reg[15]_i_1_n_5
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[14]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.134    disp/raddr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -9.471    
  -------------------------------------------------------------------
                         slack                                 -0.338    

Slack (VIOLATED) :        -0.318ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 7.132ns (69.384%)  route 3.147ns (30.616%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.232 r  disp/raddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.232    disp/raddr_reg[11]_i_1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.451 r  disp/raddr_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.451    disp/raddr_reg[15]_i_1_n_7
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X94Y63         FDRE                                         r  disp/raddr_reg[12]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X94Y63         FDRE (Setup_fdre_C_D)        0.109     9.134    disp/raddr_reg[12]
  -------------------------------------------------------------------
                         required time                          9.134    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                 -0.318    

Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/laddr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.229ns  (logic 7.163ns (70.027%)  route 3.066ns (29.973%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=1 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 8.532 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[1])
                                                      5.070     7.018 r  disp/laddr1/P[1]
                         net (fo=4, routed)           0.720     7.738    disp/laddr1_n_104
    SLICE_X97Y60         LUT2 (Prop_lut2_I0_O)        0.124     7.862 r  disp/laddr[3]_i_11/O
                         net (fo=1, routed)           0.398     8.260    disp/laddr[3]_i_11_n_0
    SLICE_X95Y60         LUT6 (Prop_lut6_I2_O)        0.124     8.384 r  disp/laddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.384    disp/laddr[3]_i_7_n_0
    SLICE_X95Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.934 r  disp/laddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.934    disp/laddr_reg[3]_i_1_n_0
    SLICE_X95Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.048 r  disp/laddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.048    disp/laddr_reg[7]_i_1_n_0
    SLICE_X95Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.162 r  disp/laddr_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.162    disp/laddr_reg[11]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.401 r  disp/laddr_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.401    disp/laddr_reg[15]_i_1_n_5
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.606     8.532    disp/clk_100MHz
    SLICE_X95Y63         FDRE                                         r  disp/laddr_reg[14]/C
                         clock pessimism              0.576     9.108    
                         clock uncertainty           -0.084     9.025    
    SLICE_X95Y63         FDRE (Setup_fdre_C_D)        0.062     9.087    disp/laddr_reg[14]
  -------------------------------------------------------------------
                         required time                          9.087    
                         arrival time                          -9.401    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.304ns  (required time - arrival time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/raddr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.266ns  (logic 7.119ns (69.345%)  route 3.147ns (30.655%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 8.533 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.784    -0.828    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.719     0.347    disp/row_count_reg_n_0_[3]
    SLICE_X93Y59         LUT5 (Prop_lut5_I0_O)        0.124     0.471 f  disp/laddr1_i_21/O
                         net (fo=11, routed)          0.325     0.796    disp/laddr1_i_21_n_0
    SLICE_X92Y60         LUT6 (Prop_lut6_I3_O)        0.124     0.920 f  disp/laddr1_i_22/O
                         net (fo=13, routed)          0.362     1.282    disp/laddr1_i_22_n_0
    SLICE_X93Y61         LUT2 (Prop_lut2_I1_O)        0.124     1.406 r  disp/laddr1_i_10/O
                         net (fo=1, routed)           0.542     1.948    disp/laddr1_i_10_n_0
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_D[0]_P[0])
                                                      5.070     7.018 r  disp/laddr1/P[0]
                         net (fo=5, routed)           0.505     7.523    disp/laddr1_n_105
    SLICE_X93Y60         LUT4 (Prop_lut4_I3_O)        0.124     7.647 r  disp/raddr[3]_i_4/O
                         net (fo=2, routed)           0.695     8.341    disp/raddr[3]_i_4_n_0
    SLICE_X94Y60         LUT5 (Prop_lut5_I4_O)        0.124     8.465 r  disp/raddr[3]_i_7/O
                         net (fo=1, routed)           0.000     8.465    disp/raddr[3]_i_7_n_0
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.998 r  disp/raddr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.998    disp/raddr_reg[3]_i_1_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.115 r  disp/raddr_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.115    disp/raddr_reg[7]_i_1_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.438 r  disp/raddr_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.438    disp/raddr_reg[11]_i_1_n_6
    SLICE_X94Y62         FDRE                                         r  disp/raddr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.607     8.533    disp/clk_100MHz
    SLICE_X94Y62         FDRE                                         r  disp/raddr_reg[9]/C
                         clock pessimism              0.576     9.109    
                         clock uncertainty           -0.084     9.026    
    SLICE_X94Y62         FDRE (Setup_fdre_C_D)        0.109     9.135    disp/raddr_reg[9]
  -------------------------------------------------------------------
                         required time                          9.135    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                 -0.304    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 disp/index_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.332%)  route 0.119ns (45.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.579    -0.600    disp/clk_100MHz
    SLICE_X57Y55         FDRE                                         r  disp/index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/index_reg[5]/Q
                         net (fo=1, routed)           0.119    -0.340    disp/index_reg_n_0_[5]
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[5]/C
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.071    -0.411    disp/result_data_reg[5]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 disp/row_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.792%)  route 0.115ns (38.208%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.607    -0.572    disp/clk_100MHz
    SLICE_X93Y59         FDRE                                         r  disp/row_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  disp/row_count_reg[3]/Q
                         net (fo=16, routed)          0.115    -0.316    disp/row_count_reg_n_0_[3]
    SLICE_X92Y59         LUT5 (Prop_lut5_I3_O)        0.045    -0.271 r  disp/row_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.271    disp/row_count[4]_i_1_n_0
    SLICE_X92Y59         FDRE                                         r  disp/row_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.877    -0.808    disp/clk_100MHz
    SLICE_X92Y59         FDRE                                         r  disp/row_count_reg[4]/C
                         clock pessimism              0.249    -0.559    
                         clock uncertainty            0.084    -0.475    
    SLICE_X92Y59         FDRE (Hold_fdre_C_D)         0.121    -0.354    disp/row_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 disp/index_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/result_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.092%)  route 0.179ns (55.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.579    -0.600    disp/clk_100MHz
    SLICE_X57Y55         FDRE                                         r  disp/index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  disp/index_reg[4]/Q
                         net (fo=1, routed)           0.179    -0.280    disp/index_reg_n_0_[4]
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.847    -0.838    disp/clk_100MHz
    SLICE_X55Y55         FDRE                                         r  disp/result_data_reg[4]/C
                         clock pessimism              0.272    -0.566    
                         clock uncertainty            0.084    -0.482    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.075    -0.407    disp/result_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.840%)  route 0.142ns (50.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.641    -0.537    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X45Y102        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=16, routed)          0.142    -0.254    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X45Y102        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.913    -0.772    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X45Y102        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.235    -0.537    
                         clock uncertainty            0.084    -0.454    
    SLICE_X45Y102        FDRE (Hold_fdre_C_D)         0.070    -0.384    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 disp/row_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.461%)  route 0.162ns (46.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.606    -0.573    disp/clk_100MHz
    SLICE_X93Y61         FDRE                                         r  disp/row_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  disp/row_count_reg[8]/Q
                         net (fo=20, routed)          0.162    -0.270    disp/row_count_reg_n_0_[8]
    SLICE_X92Y61         LUT6 (Prop_lut6_I0_O)        0.045    -0.225 r  disp/row_count[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.225    disp/row_count[9]_i_3_n_0
    SLICE_X92Y61         FDRE                                         r  disp/row_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.876    -0.809    disp/clk_100MHz
    SLICE_X92Y61         FDRE                                         r  disp/row_count_reg[9]/C
                         clock pessimism              0.249    -0.560    
                         clock uncertainty            0.084    -0.476    
    SLICE_X92Y61         FDRE (Hold_fdre_C_D)         0.121    -0.355    disp/row_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.609    -0.570    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X92Y98         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y98         FDRE (Prop_fdre_C_Q)         0.164    -0.406 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.289    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X92Y98         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.879    -0.806    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X92Y98         FDRE                                         r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.236    -0.570    
                         clock uncertainty            0.084    -0.486    
    SLICE_X92Y98         FDRE (Hold_fdre_C_D)         0.059    -0.427    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 disp/scnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/scnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.303%)  route 0.144ns (43.697%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.575    -0.604    disp/clk_100MHz
    SLICE_X56Y63         FDRE                                         r  disp/scnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  disp/scnt_reg[0]/Q
                         net (fo=86, routed)          0.144    -0.318    disp/scnt[0]
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.045    -0.273 r  disp/scnt[5]_i_3/O
                         net (fo=1, routed)           0.000    -0.273    disp/scnt[5]_i_3_n_0
    SLICE_X57Y63         FDRE                                         r  disp/scnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X57Y63         FDRE                                         r  disp/scnt_reg[5]/C
                         clock pessimism              0.250    -0.591    
                         clock uncertainty            0.084    -0.507    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.091    -0.416    disp/scnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 disp/dcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/dcnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.212ns (59.492%)  route 0.144ns (40.508%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.576    -0.603    disp/clk_100MHz
    SLICE_X58Y62         FDRE                                         r  disp/dcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  disp/dcnt_reg[6]/Q
                         net (fo=15, routed)          0.144    -0.294    disp/dcnt[6]
    SLICE_X59Y62         LUT5 (Prop_lut5_I3_O)        0.048    -0.246 r  disp/dcnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    disp/dcnt[8]_i_1_n_0
    SLICE_X59Y62         FDRE                                         r  disp/dcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X59Y62         FDRE                                         r  disp/dcnt_reg[8]/C
                         clock pessimism              0.250    -0.590    
                         clock uncertainty            0.084    -0.506    
    SLICE_X59Y62         FDRE (Hold_fdre_C_D)         0.107    -0.399    disp/dcnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 disp/row_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            disp/row_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.209ns (59.969%)  route 0.140ns (40.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.606    -0.573    disp/clk_100MHz
    SLICE_X92Y60         FDRE                                         r  disp/row_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  disp/row_count_reg[6]/Q
                         net (fo=24, routed)          0.140    -0.269    disp/row_count_reg_n_0_[6]
    SLICE_X93Y60         LUT4 (Prop_lut4_I2_O)        0.045    -0.224 r  disp/row_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    disp/row_count[7]_i_1_n_0
    SLICE_X93Y60         FDRE                                         r  disp/row_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.876    -0.809    disp/clk_100MHz
    SLICE_X93Y60         FDRE                                         r  disp/row_count_reg[7]/C
                         clock pessimism              0.249    -0.560    
                         clock uncertainty            0.084    -0.476    
    SLICE_X93Y60         FDRE (Hold_fdre_C_D)         0.092    -0.384    disp/row_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_100MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.753%)  route 0.166ns (50.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.636    -0.542    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X50Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=16, routed)          0.166    -0.213    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X51Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.908    -0.777    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y105        FDRE                                         r  camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.248    -0.529    
                         clock uncertainty            0.084    -0.446    
    SLICE_X51Y105        FDRE (Hold_fdre_C_D)         0.070    -0.376    camctl/left/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.604ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 1.200ns (22.094%)  route 4.231ns (77.906%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.795     3.760    disp/ccnt[0]_i_3_n_0
    SLICE_X89Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.884 r  disp/laddr1_i_11/O
                         net (fo=1, routed)           0.641     4.526    disp/laddr1_i_11_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  3.764    

Slack (MET) :             3.822ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.200ns (22.331%)  route 4.174ns (77.669%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.960     3.926    disp/ccnt[0]_i_3_n_0
    SLICE_X95Y59         LUT4 (Prop_lut4_I0_O)        0.124     4.050 r  disp/laddr1_i_18/O
                         net (fo=1, routed)           0.418     4.468    disp/laddr1_i_18_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.468    
  -------------------------------------------------------------------
                         slack                                  3.822    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.200ns (22.622%)  route 4.105ns (77.378%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.788     3.753    disp/ccnt[0]_i_3_n_0
    SLICE_X92Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.877 r  disp/laddr1_i_13/O
                         net (fo=1, routed)           0.522     4.399    disp/laddr1_i_13_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.900ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.200ns (22.661%)  route 4.095ns (77.339%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.779     3.744    disp/ccnt[0]_i_3_n_0
    SLICE_X92Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.868 r  disp/laddr1_i_17/O
                         net (fo=1, routed)           0.522     4.390    disp/laddr1_i_17_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  3.900    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 1.200ns (22.668%)  route 4.094ns (77.332%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.772     3.738    disp/ccnt[0]_i_3_n_0
    SLICE_X91Y59         LUT3 (Prop_lut3_I0_O)        0.124     3.862 r  disp/laddr1_i_19/O
                         net (fo=1, routed)           0.526     4.388    disp/laddr1_i_19_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.200ns (22.676%)  route 4.092ns (77.324%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.653     3.619    disp/ccnt[0]_i_3_n_0
    SLICE_X89Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.743 r  disp/laddr1_i_14/O
                         net (fo=1, routed)           0.644     4.386    disp/laddr1_i_14_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 1.200ns (22.712%)  route 4.084ns (77.288%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.522     3.488    disp/ccnt[0]_i_3_n_0
    SLICE_X88Y63         LUT5 (Prop_lut5_I0_O)        0.124     3.612 r  disp/laddr1_i_12/O
                         net (fo=1, routed)           0.766     4.378    disp/laddr1_i_12_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.919ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 1.200ns (22.741%)  route 4.077ns (77.259%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.640     3.606    disp/ccnt[0]_i_3_n_0
    SLICE_X89Y62         LUT6 (Prop_lut6_I0_O)        0.124     3.730 r  disp/laddr1_i_15/O
                         net (fo=1, routed)           0.641     4.371    disp/laddr1_i_15_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  3.919    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.200ns (22.818%)  route 4.059ns (77.182%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.747     3.713    disp/ccnt[0]_i_3_n_0
    SLICE_X92Y62         LUT2 (Prop_lut2_I0_O)        0.124     3.837 r  disp/laddr1_i_20/O
                         net (fo=1, routed)           0.517     4.353    disp/laddr1_i_20_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     8.290    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.290    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.936    

Slack (MET) :             4.031ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 1.200ns (23.860%)  route 3.829ns (76.140%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 r  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 f  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.356     2.729    disp/rcnt[9]_i_5_n_0
    SLICE_X84Y64         LUT3 (Prop_lut3_I2_O)        0.124     2.853 f  disp/rcnt[9]_i_7/O
                         net (fo=1, routed)           0.426     3.279    disp/rcnt[9]_i_7_n_0
    SLICE_X87Y63         LUT6 (Prop_lut6_I5_O)        0.124     3.403 r  disp/rcnt[9]_i_2/O
                         net (fo=11, routed)          0.721     4.124    disp/rcnt[9]_i_2_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.258     8.652    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.155    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.155    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                  4.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.321ns (24.654%)  route 0.981ns (75.346%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 r  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 f  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.083     0.241    disp/current_state[1]_i_2_n_0
    SLICE_X80Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.365     0.651    disp/rdcnt[2]_i_3_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.696 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.696    disp/rdcnt[2]_i_1_n_0
    SLICE_X66Y65         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X66Y65         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.258    -0.027    
    SLICE_X66Y65         FDRE (Hold_fdre_C_D)         0.120     0.093    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.604    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.369ns (27.360%)  route 0.980ns (72.640%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.191     0.695    disp/cdcnt[2]_i_2_n_0
    SLICE_X82Y63         LUT5 (Prop_lut5_I0_O)        0.048     0.743 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.743    disp/cdcnt[2]_i_1_n_0
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.849    -0.836    disp/clk_100MHz
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.258    -0.022    
    SLICE_X82Y63         FDRE (Hold_fdre_C_D)         0.131     0.109    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.109    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.642ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.366ns (27.198%)  route 0.980ns (72.802%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.191     0.695    disp/cdcnt[2]_i_2_n_0
    SLICE_X82Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.740 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.740    disp/cdcnt[1]_i_1_n_0
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.849    -0.836    disp/clk_100MHz
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.258    -0.022    
    SLICE_X82Y63         FDRE (Hold_fdre_C_D)         0.120     0.098    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.366ns (27.118%)  route 0.984ns (72.882%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.195     0.699    disp/cdcnt[2]_i_2_n_0
    SLICE_X82Y63         LUT3 (Prop_lut3_I0_O)        0.045     0.744 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.744    disp/cdcnt[0]_i_1_n_0
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.849    -0.836    disp/clk_100MHz
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.258    -0.022    
    SLICE_X82Y63         FDRE (Hold_fdre_C_D)         0.121     0.099    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.321ns (24.271%)  route 1.002ns (75.729%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 r  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 f  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.083     0.241    disp/current_state[1]_i_2_n_0
    SLICE_X80Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.386     0.672    disp/rdcnt[2]_i_3_n_0
    SLICE_X67Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.717 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.717    disp/rdcnt[1]_i_1_n_0
    SLICE_X67Y65         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X67Y65         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.258    -0.027    
    SLICE_X67Y65         FDRE (Hold_fdre_C_D)         0.092     0.065    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.694ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.321ns (23.007%)  route 1.074ns (76.993%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 r  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 f  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.083     0.241    disp/current_state[1]_i_2_n_0
    SLICE_X80Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.459     0.745    disp/rdcnt[2]_i_3_n_0
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.045     0.790 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.790    disp/rdcnt[0]_i_1_n_0
    SLICE_X66Y62         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.846    -0.839    disp/clk_100MHz
    SLICE_X66Y62         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.283    
                         clock uncertainty            0.258    -0.025    
    SLICE_X66Y62         FDRE (Hold_fdre_C_D)         0.121     0.096    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.096    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.694    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.366ns (23.883%)  route 1.166ns (76.117%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.387     0.729    disp/cdcnt[2]_i_4_n_0
    SLICE_X66Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.774 r  disp/pipe[1]_i_2/O
                         net (fo=1, routed)           0.108     0.882    disp/pipe[1]_i_2_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.927 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.927    disp/pipe[1]_i_1_n_0
    SLICE_X66Y65         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X66Y65         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.258    -0.027    
    SLICE_X66Y65         FDRE (Hold_fdre_C_D)         0.121     0.094    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.094    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.889ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.411ns (25.888%)  route 1.177ns (74.112%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 f  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 r  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.180     0.338    disp/current_state[1]_i_2_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.383 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.065     0.449    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.494 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.183     0.677    disp/rcnt[9]_i_5_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.722 r  disp/ccnt[2]_i_5/O
                         net (fo=4, routed)           0.216     0.937    disp/ccnt[2]_i_5_n_0
    SLICE_X82Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.982 r  disp/ccnt[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.982    disp/ccnt[1]_rep_i_1_n_0
    SLICE_X82Y69         FDRE                                         r  disp/ccnt_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X82Y69         FDRE                                         r  disp/ccnt_reg[1]_rep/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.258    -0.027    
    SLICE_X82Y69         FDRE (Hold_fdre_C_D)         0.120     0.093    disp/ccnt_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.889    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.411ns (26.017%)  route 1.169ns (73.983%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 f  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 r  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.180     0.338    disp/current_state[1]_i_2_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.383 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.065     0.449    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.494 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.183     0.677    disp/rcnt[9]_i_5_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.722 r  disp/ccnt[2]_i_5/O
                         net (fo=4, routed)           0.208     0.929    disp/ccnt[2]_i_5_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.974 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.974    disp/ccnt[1]_i_1_n_0
    SLICE_X85Y68         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X85Y68         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X85Y68         FDRE (Hold_fdre_C_D)         0.092     0.066    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.908    

Slack (MET) :             0.932ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.411ns (25.652%)  route 1.191ns (74.348%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.258ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.089     0.593    disp/cdcnt[2]_i_2_n_0
    SLICE_X83Y63         LUT5 (Prop_lut5_I4_O)        0.045     0.638 r  disp/pipe[0]_i_5/O
                         net (fo=7, routed)           0.314     0.952    disp/pipe[0]_i_5_n_0
    SLICE_X83Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.997 r  disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.997    disp/ccnt[0]_i_1_n_0
    SLICE_X83Y68         FDRE                                         r  disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X83Y68         FDRE                                         r  disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.258    -0.026    
    SLICE_X83Y68         FDRE (Hold_fdre_C_D)         0.091     0.065    disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.932    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0
  To Clock:  clk_100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.760ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.599ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.431ns  (logic 1.200ns (22.094%)  route 4.231ns (77.906%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.795     3.760    disp/ccnt[0]_i_3_n_0
    SLICE_X89Y63         LUT6 (Prop_lut6_I0_O)        0.124     3.884 r  disp/laddr1_i_11/O
                         net (fo=1, routed)           0.641     4.526    disp/laddr1_i_11_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.526    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.200ns (22.331%)  route 4.174ns (77.669%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.960     3.926    disp/ccnt[0]_i_3_n_0
    SLICE_X95Y59         LUT4 (Prop_lut4_I0_O)        0.124     4.050 r  disp/laddr1_i_18/O
                         net (fo=1, routed)           0.418     4.468    disp/laddr1_i_18_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.468    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.887ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.305ns  (logic 1.200ns (22.622%)  route 4.105ns (77.378%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.788     3.753    disp/ccnt[0]_i_3_n_0
    SLICE_X92Y62         LUT4 (Prop_lut4_I0_O)        0.124     3.877 r  disp/laddr1_i_13/O
                         net (fo=1, routed)           0.522     4.399    disp/laddr1_i_13_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.399    
  -------------------------------------------------------------------
                         slack                                  3.887    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 1.200ns (22.661%)  route 4.095ns (77.339%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.779     3.744    disp/ccnt[0]_i_3_n_0
    SLICE_X92Y62         LUT5 (Prop_lut5_I0_O)        0.124     3.868 r  disp/laddr1_i_17/O
                         net (fo=1, routed)           0.522     4.390    disp/laddr1_i_17_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.390    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.897ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 1.200ns (22.668%)  route 4.094ns (77.332%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.772     3.738    disp/ccnt[0]_i_3_n_0
    SLICE_X91Y59         LUT3 (Prop_lut3_I0_O)        0.124     3.862 r  disp/laddr1_i_19/O
                         net (fo=1, routed)           0.526     4.388    disp/laddr1_i_19_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                  3.897    

Slack (MET) :             3.899ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.200ns (22.676%)  route 4.092ns (77.324%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.653     3.619    disp/ccnt[0]_i_3_n_0
    SLICE_X89Y62         LUT3 (Prop_lut3_I0_O)        0.124     3.743 r  disp/laddr1_i_14/O
                         net (fo=1, routed)           0.644     4.386    disp/laddr1_i_14_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.386    
  -------------------------------------------------------------------
                         slack                                  3.899    

Slack (MET) :             3.908ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 1.200ns (22.712%)  route 4.084ns (77.288%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.522     3.488    disp/ccnt[0]_i_3_n_0
    SLICE_X88Y63         LUT5 (Prop_lut5_I0_O)        0.124     3.612 r  disp/laddr1_i_12/O
                         net (fo=1, routed)           0.766     4.378    disp/laddr1_i_12_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                  3.908    

Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 1.200ns (22.741%)  route 4.077ns (77.259%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.640     3.606    disp/ccnt[0]_i_3_n_0
    SLICE_X89Y62         LUT6 (Prop_lut6_I0_O)        0.124     3.730 r  disp/laddr1_i_15/O
                         net (fo=1, routed)           0.641     4.371    disp/laddr1_i_15_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.371    
  -------------------------------------------------------------------
                         slack                                  3.914    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.259ns  (logic 1.200ns (22.818%)  route 4.059ns (77.182%))
  Logic Levels:           6  (LUT2=3 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.469     2.842    disp/rcnt[9]_i_5_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     2.966 r  disp/ccnt[0]_i_3/O
                         net (fo=11, routed)          0.747     3.713    disp/ccnt[0]_i_3_n_0
    SLICE_X92Y62         LUT2 (Prop_lut2_I0_O)        0.124     3.837 r  disp/laddr1_i_20/O
                         net (fo=1, routed)           0.517     4.353    disp/laddr1_i_20_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.362     8.286    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.286    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             4.027ns  (required time - arrival time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/laddr1/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100MHz_clk_wiz_0 rise@10.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.029ns  (logic 1.200ns (23.860%)  route 3.829ns (76.140%))
  Logic Levels:           6  (LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 8.621 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.906ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.706    -0.906    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.456    -0.450 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.820     0.371    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.124     0.495 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.457     0.952    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.124     1.076 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.865     1.940    disp/next_state[0]
    SLICE_X82Y64         LUT2 (Prop_lut2_I0_O)        0.124     2.064 r  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.184     2.249    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.124     2.373 f  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.356     2.729    disp/rcnt[9]_i_5_n_0
    SLICE_X84Y64         LUT3 (Prop_lut3_I2_O)        0.124     2.853 f  disp/rcnt[9]_i_7/O
                         net (fo=1, routed)           0.426     3.279    disp/rcnt[9]_i_7_n_0
    SLICE_X87Y63         LUT6 (Prop_lut6_I5_O)        0.124     3.403 r  disp/rcnt[9]_i_2/O
                         net (fo=11, routed)          0.721     4.124    disp/rcnt[9]_i_2_n_0
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        1.695     8.621    disp/clk_100MHz
    DSP48_X3Y24          DSP48E1                                      r  disp/laddr1/CLK
                         clock pessimism              0.288     8.910    
                         clock uncertainty           -0.262     8.648    
    DSP48_X3Y24          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.497     8.151    disp/laddr1
  -------------------------------------------------------------------
                         required time                          8.151    
                         arrival time                          -4.124    
  -------------------------------------------------------------------
                         slack                                  4.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.321ns (24.654%)  route 0.981ns (75.346%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 r  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 f  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.083     0.241    disp/current_state[1]_i_2_n_0
    SLICE_X80Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.365     0.651    disp/rdcnt[2]_i_3_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.696 r  disp/rdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.696    disp/rdcnt[2]_i_1_n_0
    SLICE_X66Y65         FDRE                                         r  disp/rdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X66Y65         FDRE                                         r  disp/rdcnt_reg[2]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.262    -0.023    
    SLICE_X66Y65         FDRE (Hold_fdre_C_D)         0.120     0.097    disp/rdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.696    
  -------------------------------------------------------------------
                         slack                                  0.599    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.369ns (27.360%)  route 0.980ns (72.640%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.191     0.695    disp/cdcnt[2]_i_2_n_0
    SLICE_X82Y63         LUT5 (Prop_lut5_I0_O)        0.048     0.743 r  disp/cdcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.743    disp/cdcnt[2]_i_1_n_0
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.849    -0.836    disp/clk_100MHz
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[2]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.262    -0.018    
    SLICE_X82Y63         FDRE (Hold_fdre_C_D)         0.131     0.113    disp/cdcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.113    
                         arrival time                           0.743    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.346ns  (logic 0.366ns (27.198%)  route 0.980ns (72.802%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.191     0.695    disp/cdcnt[2]_i_2_n_0
    SLICE_X82Y63         LUT4 (Prop_lut4_I0_O)        0.045     0.740 r  disp/cdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.740    disp/cdcnt[1]_i_1_n_0
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.849    -0.836    disp/clk_100MHz
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[1]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.262    -0.018    
    SLICE_X82Y63         FDRE (Hold_fdre_C_D)         0.120     0.102    disp/cdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.102    
                         arrival time                           0.740    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/cdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.350ns  (logic 0.366ns (27.118%)  route 0.984ns (72.882%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 r  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.195     0.699    disp/cdcnt[2]_i_2_n_0
    SLICE_X82Y63         LUT3 (Prop_lut3_I0_O)        0.045     0.744 r  disp/cdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.744    disp/cdcnt[0]_i_1_n_0
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.849    -0.836    disp/clk_100MHz
    SLICE_X82Y63         FDRE                                         r  disp/cdcnt_reg[0]/C
                         clock pessimism              0.556    -0.280    
                         clock uncertainty            0.262    -0.018    
    SLICE_X82Y63         FDRE (Hold_fdre_C_D)         0.121     0.103    disp/cdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.744    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.648ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.323ns  (logic 0.321ns (24.271%)  route 1.002ns (75.729%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 r  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 f  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.083     0.241    disp/current_state[1]_i_2_n_0
    SLICE_X80Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.386     0.672    disp/rdcnt[2]_i_3_n_0
    SLICE_X67Y65         LUT6 (Prop_lut6_I4_O)        0.045     0.717 r  disp/rdcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.717    disp/rdcnt[1]_i_1_n_0
    SLICE_X67Y65         FDRE                                         r  disp/rdcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X67Y65         FDRE                                         r  disp/rdcnt_reg[1]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.262    -0.023    
    SLICE_X67Y65         FDRE (Hold_fdre_C_D)         0.092     0.069    disp/rdcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/rdcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.395ns  (logic 0.321ns (23.007%)  route 1.074ns (76.993%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 r  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 f  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.083     0.241    disp/current_state[1]_i_2_n_0
    SLICE_X80Y64         LUT6 (Prop_lut6_I2_O)        0.045     0.286 r  disp/rdcnt[2]_i_3/O
                         net (fo=3, routed)           0.459     0.745    disp/rdcnt[2]_i_3_n_0
    SLICE_X66Y62         LUT6 (Prop_lut6_I4_O)        0.045     0.790 r  disp/rdcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.790    disp/rdcnt[0]_i_1_n_0
    SLICE_X66Y62         FDRE                                         r  disp/rdcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.846    -0.839    disp/clk_100MHz
    SLICE_X66Y62         FDRE                                         r  disp/rdcnt_reg[0]/C
                         clock pessimism              0.556    -0.283    
                         clock uncertainty            0.262    -0.021    
    SLICE_X66Y62         FDRE (Hold_fdre_C_D)         0.121     0.100    disp/rdcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.790    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.829ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/pipe_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.532ns  (logic 0.366ns (23.883%)  route 1.166ns (76.117%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 f  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 r  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 f  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.387     0.729    disp/cdcnt[2]_i_4_n_0
    SLICE_X66Y64         LUT6 (Prop_lut6_I5_O)        0.045     0.774 r  disp/pipe[1]_i_2/O
                         net (fo=1, routed)           0.108     0.882    disp/pipe[1]_i_2_n_0
    SLICE_X66Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.927 r  disp/pipe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.927    disp/pipe[1]_i_1_n_0
    SLICE_X66Y65         FDRE                                         r  disp/pipe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X66Y65         FDRE                                         r  disp/pipe_reg[1]/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.262    -0.023    
    SLICE_X66Y65         FDRE (Hold_fdre_C_D)         0.121     0.098    disp/pipe_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.098    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.588ns  (logic 0.411ns (25.888%)  route 1.177ns (74.112%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 f  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 r  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.180     0.338    disp/current_state[1]_i_2_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.383 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.065     0.449    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.494 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.183     0.677    disp/rcnt[9]_i_5_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.722 r  disp/ccnt[2]_i_5/O
                         net (fo=4, routed)           0.216     0.937    disp/ccnt[2]_i_5_n_0
    SLICE_X82Y69         LUT6 (Prop_lut6_I4_O)        0.045     0.982 r  disp/ccnt[1]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.982    disp/ccnt[1]_rep_i_1_n_0
    SLICE_X82Y69         FDRE                                         r  disp/ccnt_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.844    -0.841    disp/clk_100MHz
    SLICE_X82Y69         FDRE                                         r  disp/ccnt_reg[1]_rep/C
                         clock pessimism              0.556    -0.285    
                         clock uncertainty            0.262    -0.023    
    SLICE_X82Y69         FDRE (Hold_fdre_C_D)         0.120     0.097    disp/ccnt_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         -0.097    
                         arrival time                           0.982    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.904ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.580ns  (logic 0.411ns (26.017%)  route 1.169ns (73.983%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 f  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.475     0.010    disp/buffer_ready
    SLICE_X80Y64         LUT6 (Prop_lut6_I3_O)        0.045     0.055 f  disp/current_state[1]_i_3/O
                         net (fo=1, routed)           0.058     0.113    disp/current_state[1]_i_3_n_0
    SLICE_X80Y64         LUT5 (Prop_lut5_I4_O)        0.045     0.158 r  disp/current_state[1]_i_2/O
                         net (fo=4, routed)           0.180     0.338    disp/current_state[1]_i_2_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.383 f  disp/pipe[1]_i_6/O
                         net (fo=2, routed)           0.065     0.449    disp/pipe[1]_i_6_n_0
    SLICE_X82Y64         LUT2 (Prop_lut2_I1_O)        0.045     0.494 r  disp/rcnt[9]_i_5/O
                         net (fo=7, routed)           0.183     0.677    disp/rcnt[9]_i_5_n_0
    SLICE_X81Y65         LUT6 (Prop_lut6_I0_O)        0.045     0.722 r  disp/ccnt[2]_i_5/O
                         net (fo=4, routed)           0.208     0.929    disp/ccnt[2]_i_5_n_0
    SLICE_X85Y68         LUT6 (Prop_lut6_I4_O)        0.045     0.974 r  disp/ccnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.974    disp/ccnt[1]_i_1_n_0
    SLICE_X85Y68         FDRE                                         r  disp/ccnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X85Y68         FDRE                                         r  disp/ccnt_reg[1]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X85Y68         FDRE (Hold_fdre_C_D)         0.092     0.070    disp/ccnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.070    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 camctl/buffer_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            disp/ccnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.411ns (25.652%)  route 1.191ns (74.348%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.573    -0.606    camctl/clk_5MHz
    SLICE_X80Y73         FDRE                                         r  camctl/buffer_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  camctl/buffer_ready_reg/Q
                         net (fo=3, routed)           0.317    -0.147    disp/buffer_ready
    SLICE_X80Y66         LUT6 (Prop_lut6_I1_O)        0.045    -0.102 r  disp/current_state[0]_i_3/O
                         net (fo=1, routed)           0.164     0.062    disp/current_state[0]_i_3_n_0
    SLICE_X83Y64         LUT6 (Prop_lut6_I0_O)        0.045     0.107 f  disp/current_state[0]_i_2/O
                         net (fo=4, routed)           0.190     0.297    disp/next_state[0]
    SLICE_X82Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.342 r  disp/cdcnt[2]_i_4/O
                         net (fo=3, routed)           0.117     0.459    disp/cdcnt[2]_i_4_n_0
    SLICE_X83Y63         LUT2 (Prop_lut2_I1_O)        0.045     0.504 f  disp/cdcnt[2]_i_2/O
                         net (fo=10, routed)          0.089     0.593    disp/cdcnt[2]_i_2_n_0
    SLICE_X83Y63         LUT5 (Prop_lut5_I4_O)        0.045     0.638 r  disp/pipe[0]_i_5/O
                         net (fo=7, routed)           0.314     0.952    disp/pipe[0]_i_5_n_0
    SLICE_X83Y68         LUT6 (Prop_lut6_I3_O)        0.045     0.997 r  disp/ccnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.997    disp/ccnt[0]_i_1_n_0
    SLICE_X83Y68         FDRE                                         r  disp/ccnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_100MHz_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout1_buf/O
                         net (fo=1853, routed)        0.845    -0.840    disp/clk_100MHz
    SLICE_X83Y68         FDRE                                         r  disp/ccnt_reg[0]/C
                         clock pessimism              0.556    -0.284    
                         clock uncertainty            0.262    -0.022    
    SLICE_X83Y68         FDRE (Hold_fdre_C_D)         0.091     0.069    disp/ccnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.069    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.928    





---------------------------------------------------------------------------------------------------
From Clock:  clk_24MHz_clk_wiz_0_1
  To Clock:  clk_24MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.742ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.890ns (22.974%)  route 2.984ns (77.026%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.293     2.921    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I0_O)        0.124     3.045 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000     3.045    clks/bounce_count_0[10]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X100Y63        FDRE (Setup_fdre_C_D)        0.081    40.787    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                         40.787    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                 37.742    

Slack (MET) :             37.751ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 0.918ns (23.527%)  route 2.984ns (76.473%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.293     2.921    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I0_O)        0.152     3.073 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000     3.073    clks/bounce_count_0[12]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X100Y63        FDRE (Setup_fdre_C_D)        0.118    40.824    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                         40.824    
                         arrival time                          -3.073    
  -------------------------------------------------------------------
                         slack                                 37.751    

Slack (MET) :             37.999ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.565ns  (logic 0.890ns (24.966%)  route 2.675ns (75.034%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.984     2.612    clks/bounce_count[20]_i_2_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     2.736 r  clks/bounce_count[13]_i_1/O
                         net (fo=1, routed)           0.000     2.736    clks/bounce_count_0[13]
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[13]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X99Y64         FDRE (Setup_fdre_C_D)        0.029    40.735    clks/bounce_count_reg[13]
  -------------------------------------------------------------------
                         required time                         40.735    
                         arrival time                          -2.736    
  -------------------------------------------------------------------
                         slack                                 37.999    

Slack (MET) :             38.019ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.591ns  (logic 0.916ns (25.509%)  route 2.675ns (74.491%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.984     2.612    clks/bounce_count[20]_i_2_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.150     2.762 r  clks/bounce_count[19]_i_1/O
                         net (fo=1, routed)           0.000     2.762    clks/bounce_count_0[19]
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X99Y64         FDRE (Setup_fdre_C_D)        0.075    40.781    clks/bounce_count_reg[19]
  -------------------------------------------------------------------
                         required time                         40.781    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                 38.019    

Slack (MET) :             38.034ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.890ns (24.702%)  route 2.713ns (75.298%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.022     2.650    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.124     2.774 r  clks/bounce_count[14]_i_1/O
                         net (fo=1, routed)           0.000     2.774    clks/bounce_count_0[14]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[14]/C
                         clock pessimism              0.639    40.838    
                         clock uncertainty           -0.107    40.731    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.077    40.808    clks/bounce_count_reg[14]
  -------------------------------------------------------------------
                         required time                         40.808    
                         arrival time                          -2.774    
  -------------------------------------------------------------------
                         slack                                 38.034    

Slack (MET) :             38.049ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.916ns (25.242%)  route 2.713ns (74.758%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          1.022     2.650    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.150     2.800 r  clks/bounce_count[20]_i_1/O
                         net (fo=1, routed)           0.000     2.800    clks/bounce_count_0[20]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[20]/C
                         clock pessimism              0.639    40.838    
                         clock uncertainty           -0.107    40.731    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.118    40.849    clks/bounce_count_reg[20]
  -------------------------------------------------------------------
                         required time                         40.849    
                         arrival time                          -2.800    
  -------------------------------------------------------------------
                         slack                                 38.049    

Slack (MET) :             38.113ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 2.214ns (62.590%)  route 1.323ns (37.410%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.785    -0.827    clks/CLK
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  clks/bounce_count_reg[2]/Q
                         net (fo=3, routed)           0.500     0.151    clks/bounce_count[2]
    SLICE_X101Y61        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     0.996 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    clks/bounce_count0_carry_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.110 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.110    clks/bounce_count0_carry__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.224 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.224    clks/bounce_count0_carry__1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.338 r  clks/bounce_count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.338    clks/bounce_count0_carry__2_n_0
    SLICE_X101Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     1.560 r  clks/bounce_count0_carry__3/O[0]
                         net (fo=1, routed)           0.824     2.384    clks/data0[17]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.327     2.711 r  clks/bounce_count[17]_i_1/O
                         net (fo=1, routed)           0.000     2.711    clks/bounce_count_0[17]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[17]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.118    40.824    clks/bounce_count_reg[17]
  -------------------------------------------------------------------
                         required time                         40.824    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                 38.113    

Slack (MET) :             38.228ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.385ns  (logic 0.890ns (26.289%)  route 2.495ns (73.711%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 40.201 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.805     2.433    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y61        LUT4 (Prop_lut4_I0_O)        0.124     2.557 r  clks/bounce_count[1]_i_1/O
                         net (fo=1, routed)           0.000     2.557    clks/bounce_count_0[1]
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.608    40.201    clks/CLK
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[1]/C
                         clock pessimism              0.614    40.815    
                         clock uncertainty           -0.107    40.708    
    SLICE_X100Y61        FDRE (Setup_fdre_C_D)        0.077    40.785    clks/bounce_count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.785    
                         arrival time                          -2.557    
  -------------------------------------------------------------------
                         slack                                 38.228    

Slack (MET) :             38.230ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.890ns (26.308%)  route 2.493ns (73.692%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 40.200 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.829ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.783    -0.829    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y64        FDRE (Prop_fdre_C_Q)         0.518    -0.311 r  clks/bounce_count_reg[15]/Q
                         net (fo=2, routed)           0.889     0.579    clks/bounce_count[15]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.124     0.703 r  clks/bounce_count[20]_i_5/O
                         net (fo=1, routed)           0.801     1.504    clks/bounce_count[20]_i_5_n_0
    SLICE_X99Y64         LUT4 (Prop_lut4_I0_O)        0.124     1.628 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.802     2.430    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I0_O)        0.124     2.554 r  clks/bounce_count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.554    clks/bounce_count_0[6]
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.607    40.200    clks/CLK
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[6]/C
                         clock pessimism              0.614    40.814    
                         clock uncertainty           -0.107    40.707    
    SLICE_X100Y62        FDRE (Setup_fdre_C_D)        0.077    40.784    clks/bounce_count_reg[6]
  -------------------------------------------------------------------
                         required time                         40.784    
                         arrival time                          -2.554    
  -------------------------------------------------------------------
                         slack                                 38.230    

Slack (MET) :             38.233ns  (required time - arrival time)
  Source:                 clks/bounce_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_24MHz_clk_wiz_0 rise@41.667ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 2.170ns (64.221%)  route 1.209ns (35.779%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.468ns = ( 40.199 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.614ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.785    -0.827    clks/CLK
    SLICE_X100Y61        FDRE                                         r  clks/bounce_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y61        FDRE (Prop_fdre_C_Q)         0.478    -0.349 r  clks/bounce_count_reg[2]/Q
                         net (fo=3, routed)           0.500     0.151    clks/bounce_count[2]
    SLICE_X101Y61        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     0.996 r  clks/bounce_count0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.996    clks/bounce_count0_carry_n_0
    SLICE_X101Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.110 r  clks/bounce_count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.110    clks/bounce_count0_carry__0_n_0
    SLICE_X101Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.224 r  clks/bounce_count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.224    clks/bounce_count0_carry__1_n_0
    SLICE_X101Y64        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.537 r  clks/bounce_count0_carry__2/O[3]
                         net (fo=1, routed)           0.709     2.246    clks/data0[16]
    SLICE_X100Y64        LUT4 (Prop_lut4_I3_O)        0.306     2.552 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000     2.552    clks/bounce_count_0[16]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    Y9                                                0.000    41.667 r  sysclk (IN)
                         net (fo=0)                   0.000    41.667    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    43.086 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.248    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.438    36.811 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.691    38.502    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    38.593 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          1.606    40.199    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.614    40.813    
                         clock uncertainty           -0.107    40.706    
    SLICE_X100Y64        FDRE (Setup_fdre_C_D)        0.079    40.785    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                         40.785    
                         arrival time                          -2.552    
  -------------------------------------------------------------------
                         slack                                 38.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.213ns (55.330%)  route 0.172ns (44.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y59        LUT5 (Prop_lut5_I3_O)        0.049    -0.157 r  init_count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.157    p_0_in[4]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[4]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.303    init_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 init_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.209ns (54.861%)  route 0.172ns (45.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  init_count_reg[3]/Q
                         net (fo=4, routed)           0.172    -0.206    init_count_reg__0[3]
    SLICE_X112Y59        LUT4 (Prop_lut4_I3_O)        0.045    -0.161 r  init_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    p_0_in[3]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[3]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.121    -0.313    init_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 r  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.192    init_count_reg__0[0]
    SLICE_X112Y59        LUT2 (Prop_lut2_I0_O)        0.043    -0.149 r  init_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.149    p_0_in[1]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[1]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.131    -0.303    init_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 init_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            init_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.637    -0.542    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y59        FDRE (Prop_fdre_C_Q)         0.164    -0.378 f  init_count_reg[0]/Q
                         net (fo=6, routed)           0.185    -0.192    init_count_reg__0[0]
    SLICE_X112Y59        LUT1 (Prop_lut1_I0_O)        0.045    -0.147 r  init_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.147    p_0_in[0]
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.909    -0.776    cam_sysclk_OBUF
    SLICE_X112Y59        FDRE                                         r  init_count_reg[0]/C
                         clock pessimism              0.234    -0.542    
                         clock uncertainty            0.107    -0.434    
    SLICE_X112Y59        FDRE (Hold_fdre_C_D)         0.120    -0.314    init_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y63        FDRE (Prop_fdre_C_Q)         0.164    -0.409 f  clks/bounce_count_reg[0]/Q
                         net (fo=4, routed)           0.187    -0.221    clks/bounce_count[0]
    SLICE_X100Y63        LUT1 (Prop_lut1_I0_O)        0.045    -0.176 r  clks/bounce_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    clks/bounce_count_0[0]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[0]/C
                         clock pessimism              0.237    -0.573    
                         clock uncertainty            0.107    -0.465    
    SLICE_X100Y63        FDRE (Hold_fdre_C_D)         0.120    -0.345    clks/bounce_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.276ns (50.182%)  route 0.274ns (49.818%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  clks/bounce_count_reg[19]/Q
                         net (fo=2, routed)           0.069    -0.375    clks/bounce_count[19]
    SLICE_X99Y64         LUT4 (Prop_lut4_I3_O)        0.099    -0.276 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.205    -0.072    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.049    -0.023 r  clks/bounce_count[18]_i_1/O
                         net (fo=1, routed)           0.000    -0.023    clks/bounce_count_0[18]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[18]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.107    -0.450    
    SLICE_X100Y64        FDRE (Hold_fdre_C_D)         0.131    -0.319    clks/bounce_count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.234ns (42.175%)  route 0.321ns (57.825%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y63         FDRE                                         r  clks/bounce_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  clks/bounce_count_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.313    clks/bounce_count[11]
    SLICE_X100Y63        LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  clks/bounce_count[20]_i_3/O
                         net (fo=20, routed)          0.203    -0.066    clks/bounce_count[20]_i_3_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I1_O)        0.048    -0.018 r  clks/bounce_count[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.018    clks/bounce_count_0[12]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[12]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.107    -0.450    
    SLICE_X100Y63        FDRE (Hold_fdre_C_D)         0.131    -0.319    clks/bounce_count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.272ns (49.817%)  route 0.274ns (50.183%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y64         FDRE                                         r  clks/bounce_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y64         FDRE (Prop_fdre_C_Q)         0.128    -0.445 r  clks/bounce_count_reg[19]/Q
                         net (fo=2, routed)           0.069    -0.375    clks/bounce_count[19]
    SLICE_X99Y64         LUT4 (Prop_lut4_I3_O)        0.099    -0.276 r  clks/bounce_count[20]_i_2/O
                         net (fo=21, routed)          0.205    -0.072    clks/bounce_count[20]_i_2_n_0
    SLICE_X100Y64        LUT4 (Prop_lut4_I0_O)        0.045    -0.027 r  clks/bounce_count[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.027    clks/bounce_count_0[16]
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y64        FDRE                                         r  clks/bounce_count_reg[16]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.107    -0.450    
    SLICE_X100Y64        FDRE (Hold_fdre_C_D)         0.121    -0.329    clks/bounce_count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.027    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.231ns (41.861%)  route 0.321ns (58.139%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.606    -0.573    clks/CLK
    SLICE_X99Y63         FDRE                                         r  clks/bounce_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.432 f  clks/bounce_count_reg[11]/Q
                         net (fo=3, routed)           0.118    -0.313    clks/bounce_count[11]
    SLICE_X100Y63        LUT6 (Prop_lut6_I2_O)        0.045    -0.268 r  clks/bounce_count[20]_i_3/O
                         net (fo=20, routed)          0.203    -0.066    clks/bounce_count[20]_i_3_n_0
    SLICE_X100Y63        LUT4 (Prop_lut4_I1_O)        0.045    -0.021 r  clks/bounce_count[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    clks/bounce_count_0[10]
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.875    -0.810    clks/CLK
    SLICE_X100Y63        FDRE                                         r  clks/bounce_count_reg[10]/C
                         clock pessimism              0.252    -0.558    
                         clock uncertainty            0.107    -0.450    
    SLICE_X100Y63        FDRE (Hold_fdre_C_D)         0.121    -0.329    clks/bounce_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 clks/bounce_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0_1  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            clks/bounce_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_24MHz_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_24MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_24MHz_clk_wiz_0 rise@0.000ns - clk_24MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.234ns (41.168%)  route 0.334ns (58.832%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.202ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_24MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.607    -0.572    clks/CLK
    SLICE_X99Y62         FDRE                                         r  clks/bounce_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  clks/bounce_count_reg[4]/Q
                         net (fo=3, routed)           0.119    -0.311    clks/bounce_count[4]
    SLICE_X100Y62        LUT5 (Prop_lut5_I0_O)        0.045    -0.266 r  clks/bounce_count[20]_i_4/O
                         net (fo=20, routed)          0.215    -0.051    clks/bounce_count[20]_i_4_n_0
    SLICE_X100Y62        LUT4 (Prop_lut4_I2_O)        0.048    -0.003 r  clks/bounce_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.003    clks/bounce_count_0[8]
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_24MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_24MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout3_buf/O
                         net (fo=27, routed)          0.876    -0.809    clks/CLK
    SLICE_X100Y62        FDRE                                         r  clks/bounce_count_reg[8]/C
                         clock pessimism              0.252    -0.557    
                         clock uncertainty            0.107    -0.449    
    SLICE_X100Y62        FDRE (Hold_fdre_C_D)         0.131    -0.318    clks/bounce_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.315    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25MHz_clk_wiz_0_1
  To Clock:  clk_25MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       25.311ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.311ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        14.121ns  (logic 4.257ns (30.146%)  route 9.864ns (69.854%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.459ns = ( 38.541 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          5.133    12.188    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y14         LUT6 (Prop_lut6_I2_O)        0.124    12.312 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__64/O
                         net (fo=1, routed)           0.945    13.257    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/enb_array[56]
    RAMB36_X0Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.615    38.541    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.118    
                         clock uncertainty           -0.106    39.011    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.568    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.568    
                         arrival time                         -13.257    
  -------------------------------------------------------------------
                         slack                                 25.311    

Slack (MET) :             25.643ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.782ns  (logic 4.257ns (30.887%)  route 9.525ns (69.113%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.466ns = ( 38.534 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.990    12.045    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X16Y17         LUT6 (Prop_lut6_I1_O)        0.124    12.169 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__69/O
                         net (fo=1, routed)           0.749    12.918    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/enb_array[57]
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.608    38.534    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y3          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.111    
                         clock uncertainty           -0.106    39.004    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.561    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[57].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.561    
                         arrival time                         -12.918    
  -------------------------------------------------------------------
                         slack                                 25.643    

Slack (MET) :             26.484ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.890ns  (logic 4.133ns (32.064%)  route 8.757ns (67.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 38.583 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          8.059    11.204    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X90Y10         LUT6 (Prop_lut6_I3_O)        0.124    11.328 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__44/O
                         net (fo=1, routed)           0.698    12.026    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/enb_array[64]
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.657    38.583    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.059    
                         clock uncertainty           -0.106    38.953    
    RAMB36_X4Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[64].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.510    
                         arrival time                         -12.026    
  -------------------------------------------------------------------
                         slack                                 26.484    

Slack (MET) :             26.556ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.864ns  (logic 4.257ns (33.091%)  route 8.607ns (66.909%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 38.529 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          4.137    11.192    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X16Y22         LUT6 (Prop_lut6_I1_O)        0.124    11.316 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__70/O
                         net (fo=1, routed)           0.684    12.000    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/enb_array[58]
    RAMB36_X0Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.603    38.529    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.106    
                         clock uncertainty           -0.106    38.999    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.556    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.556    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                 26.556    

Slack (MET) :             26.675ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.698ns  (logic 4.133ns (32.549%)  route 8.565ns (67.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 38.582 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          8.070    11.215    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X90Y10         LUT6 (Prop_lut6_I4_O)        0.124    11.339 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__49/O
                         net (fo=1, routed)           0.495    11.834    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/enb_array[69]
    RAMB36_X4Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.656    38.582    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.058    
                         clock uncertainty           -0.106    38.952    
    RAMB36_X4Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.509    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.509    
                         arrival time                         -11.834    
  -------------------------------------------------------------------
                         slack                                 26.675    

Slack (MET) :             26.823ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.595ns  (logic 4.257ns (33.799%)  route 8.338ns (66.201%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.968    11.022    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y22         LUT6 (Prop_lut6_I2_O)        0.124    11.146 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__63/O
                         net (fo=1, routed)           0.585    11.731    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/enb_array[48]
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.106    38.997    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -11.731    
  -------------------------------------------------------------------
                         slack                                 26.823    

Slack (MET) :             26.840ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.538ns  (logic 4.257ns (33.952%)  route 8.281ns (66.048%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 38.587 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      4.009     3.145 f  addrb0/P[17]
                         net (fo=54, routed)          3.207     6.352    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/addrb[17]
    SLICE_X56Y38         LUT2 (Prop_lut2_I0_O)        0.124     6.476 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_4__1/O
                         net (fo=21, routed)          4.370    10.847    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    SLICE_X104Y10        LUT6 (Prop_lut6_I0_O)        0.124    10.971 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__71/O
                         net (fo=1, routed)           0.704    11.674    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/enb_array[65]
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.661    38.587    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y0          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.063    
                         clock uncertainty           -0.106    38.957    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.514    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[65].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.514    
                         arrival time                         -11.674    
  -------------------------------------------------------------------
                         slack                                 26.840    

Slack (MET) :             26.997ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.374ns  (logic 4.133ns (33.400%)  route 8.241ns (66.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          7.747    10.892    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addrb[18]
    SLICE_X90Y15         LUT6 (Prop_lut6_I1_O)        0.124    11.016 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__73/O
                         net (fo=1, routed)           0.495    11.510    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/enb_array[71]
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.654    38.580    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clkb
    RAMB36_X4Y2          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.056    
                         clock uncertainty           -0.106    38.950    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.507    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.507    
                         arrival time                         -11.510    
  -------------------------------------------------------------------
                         slack                                 26.997    

Slack (MET) :             27.101ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.276ns  (logic 4.133ns (33.666%)  route 8.143ns (66.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 38.586 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[18])
                                                      4.009     3.145 r  addrb0/P[18]
                         net (fo=46, routed)          7.643    10.788    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/addrb[16]
    SLICE_X104Y10        LUT6 (Prop_lut6_I5_O)        0.124    10.912 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__47/O
                         net (fo=1, routed)           0.501    11.412    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/enb_array[66]
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.660    38.586    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/clkb
    RAMB36_X5Y1          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.476    39.062    
                         clock uncertainty           -0.106    38.956    
    RAMB36_X5Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.513    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[66].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.513    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                 27.101    

Slack (MET) :             27.129ns  (required time - arrival time)
  Source:                 addrb0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25MHz_clk_wiz_0 rise@40.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.290ns  (logic 4.257ns (34.639%)  route 8.033ns (65.361%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 38.527 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.864ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.748    -0.864    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     3.145 f  addrb0/P[14]
                         net (fo=60, routed)          3.786     6.931    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/addrb[14]
    SLICE_X56Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.055 f  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_3__18/O
                         net (fo=14, routed)          3.662    10.717    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/addrb_14__s_net_1
    SLICE_X24Y32         LUT6 (Prop_lut6_I2_O)        0.124    10.841 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__28/O
                         net (fo=1, routed)           0.585    11.425    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/enb_array[24]
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    Y9                                                0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    41.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    35.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    36.835    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    36.926 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         1.601    38.527    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.577    39.104    
                         clock uncertainty           -0.106    38.997    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.554    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                         -11.425    
  -------------------------------------------------------------------
                         slack                                 27.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116    -0.318    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.059    -0.433    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.580    -0.599    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.112    -0.323    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.849    -0.836    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y41         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.237    -0.599    
                         clock uncertainty            0.106    -0.492    
    SLICE_X58Y41         FDRE (Hold_fdre_C_D)         0.052    -0.440    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.089%)  route 0.128ns (37.911%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X34Y16         FDRE                                         r  vga/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.128    -0.330    vga/hcount[2]
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.000    -0.285    vga/D[5]
    SLICE_X35Y16         FDRE                                         r  vga/hcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.821    -0.864    vga/CLK
    SLICE_X35Y16         FDRE                                         r  vga/hcounter_reg[5]/C
                         clock pessimism              0.255    -0.609    
                         clock uncertainty            0.106    -0.502    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.091    -0.411    vga/hcounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.579    -0.600    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y38         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.184    -0.275    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X56Y38         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.848    -0.837    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X56Y38         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.237    -0.600    
                         clock uncertainty            0.106    -0.493    
    SLICE_X56Y38         FDRE (Hold_fdre_C_D)         0.070    -0.423    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/blank_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.209ns (52.687%)  route 0.188ns (47.313%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.554    -0.625    vga/CLK
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  vga/hcounter_reg[8]/Q
                         net (fo=8, routed)           0.188    -0.273    vga/hcount[8]
    SLICE_X37Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.228 r  vga/blank_i_1/O
                         net (fo=1, routed)           0.000    -0.228    vga/blank_i_1_n_0
    SLICE_X37Y17         FDRE                                         r  vga/blank_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X37Y17         FDRE                                         r  vga/blank_reg/C
                         clock pessimism              0.254    -0.612    
                         clock uncertainty            0.106    -0.505    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.091    -0.414    vga/blank_reg
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.750%)  route 0.220ns (51.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.556    -0.623    vga/CLK
    SLICE_X36Y15         FDRE                                         r  vga/vcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  vga/vcounter_reg[0]/Q
                         net (fo=9, routed)           0.220    -0.239    vga/vcount[0]
    SLICE_X36Y15         LUT2 (Prop_lut2_I0_O)        0.045    -0.194 r  vga/addrb0_i_13/O
                         net (fo=2, routed)           0.000    -0.194    vga/vcounter_reg[10]_1[1]
    SLICE_X36Y15         FDRE                                         r  vga/vcounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.821    -0.864    vga/CLK
    SLICE_X36Y15         FDRE                                         r  vga/vcounter_reg[1]/C
                         clock pessimism              0.241    -0.623    
                         clock uncertainty            0.106    -0.516    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.121    -0.395    vga/vcounter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcounter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.209ns (48.523%)  route 0.222ns (51.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.554    -0.625    vga/CLK
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  vga/hcounter_reg[7]/Q
                         net (fo=9, routed)           0.222    -0.239    vga/hcount[7]
    SLICE_X36Y17         LUT5 (Prop_lut5_I0_O)        0.045    -0.194 r  vga/addrb0_i_17/O
                         net (fo=2, routed)           0.000    -0.194    vga/D[8]
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.819    -0.866    vga/CLK
    SLICE_X36Y17         FDRE                                         r  vga/hcounter_reg[8]/C
                         clock pessimism              0.241    -0.625    
                         clock uncertainty            0.106    -0.518    
    SLICE_X36Y17         FDRE (Hold_fdre_C_D)         0.121    -0.397    vga/hcounter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.141ns (35.977%)  route 0.251ns (64.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.550    -0.629    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y32         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=11, routed)          0.251    -0.237    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X51Y32         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.815    -0.870    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y32         FDRE                                         r  resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.241    -0.629    
                         clock uncertainty            0.106    -0.522    
    SLICE_X51Y32         FDRE (Hold_fdre_C_D)         0.070    -0.452    resultant/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga/hcounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            addrb0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.209ns (39.775%)  route 0.316ns (60.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.774ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.557    -0.622    vga/CLK
    SLICE_X34Y16         FDRE                                         r  vga/hcounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  vga/hcounter_reg[2]/Q
                         net (fo=7, routed)           0.128    -0.330    vga/hcount[2]
    SLICE_X35Y16         LUT6 (Prop_lut6_I1_O)        0.045    -0.285 r  vga/addrb0_i_20/O
                         net (fo=2, routed)           0.189    -0.096    plusOp[5]
    DSP48_X2Y6           DSP48E1                                      r  addrb0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.911    -0.774    clk_25MHz
    DSP48_X2Y6           DSP48E1                                      r  addrb0/CLK
                         clock pessimism              0.256    -0.518    
                         clock uncertainty            0.106    -0.412    
    DSP48_X2Y6           DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                      0.096    -0.316    addrb0
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga/vcounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25MHz_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25MHz_clk_wiz_0 rise@0.000ns - clk_25MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.555    -0.624    vga/CLK
    SLICE_X37Y16         FDRE                                         r  vga/vcounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  vga/vcounter_reg[6]/Q
                         net (fo=7, routed)           0.232    -0.250    vga/vcount[6]
    SLICE_X37Y16         LUT3 (Prop_lut3_I2_O)        0.045    -0.205 r  vga/addrb0_i_8/O
                         net (fo=2, routed)           0.000    -0.205    vga/vcounter_reg[10]_1[6]
    SLICE_X37Y16         FDRE                                         r  vga/vcounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_25MHz_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout2_buf/O
                         net (fo=115, routed)         0.820    -0.865    vga/CLK
    SLICE_X37Y16         FDRE                                         r  vga/vcounter_reg[6]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.106    -0.517    
    SLICE_X37Y16         FDRE (Hold_fdre_C_D)         0.092    -0.425    vga/vcounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
From Clock:  clk_5MHz_clk_wiz_0_1
  To Clock:  clk_5MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      179.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             179.731ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.689ns  (logic 7.773ns (39.479%)  route 11.916ns (60.521%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 198.563 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[14])
                                                      1.518     7.604 f  camctl/lwrite0/P[14]
                         net (fo=1, routed)           0.982     8.587    camctl/lwrite0_n_91
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.152     8.739 f  camctl/left_i_3/O
                         net (fo=54, routed)          8.878    17.617    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I1_O)        0.332    17.949 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__25/O
                         net (fo=1, routed)           0.775    18.723    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/ram_ena
    RAMB36_X5Y15         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.637   198.563    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y15         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.039    
                         clock uncertainty           -0.142   198.897    
    RAMB36_X5Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.454    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.454    
                         arrival time                         -18.723    
  -------------------------------------------------------------------
                         slack                                179.731    

Slack (MET) :             179.782ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.824ns  (logic 7.537ns (38.020%)  route 12.287ns (61.980%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.604 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.993     8.598    camctl/lwrite0_n_89
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.722 f  camctl/left_i_1/O
                         net (fo=54, routed)          9.186    17.908    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y136       LUT6 (Prop_lut6_I1_O)        0.124    18.032 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__7/O
                         net (fo=1, routed)           0.826    18.858    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y28         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y28         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -18.858    
  -------------------------------------------------------------------
                         slack                                179.782    

Slack (MET) :             180.034ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.565ns  (logic 7.537ns (38.522%)  route 12.028ns (61.478%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 198.743 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.604 r  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.995     8.600    camctl/lwrite0_n_93
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.724 r  camctl/left_i_5/O
                         net (fo=54, routed)          9.102    17.825    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y132       LUT6 (Prop_lut6_I3_O)        0.124    17.949 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__8/O
                         net (fo=1, routed)           0.651    18.600    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.816   198.743    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y26         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.219    
                         clock uncertainty           -0.142   199.077    
    RAMB36_X5Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.634    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.634    
                         arrival time                         -18.600    
  -------------------------------------------------------------------
                         slack                                180.034    

Slack (MET) :             180.112ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.313ns  (logic 7.537ns (39.026%)  route 11.776ns (60.974%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 198.568 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          9.295    17.784    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y82        LUT6 (Prop_lut6_I0_O)        0.124    17.908 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/O
                         net (fo=1, routed)           0.439    18.347    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.642   198.568    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y16         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.044    
                         clock uncertainty           -0.142   198.902    
    RAMB36_X5Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.459    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.459    
                         arrival time                         -18.347    
  -------------------------------------------------------------------
                         slack                                180.112    

Slack (MET) :             180.245ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.358ns  (logic 7.537ns (38.935%)  route 11.821ns (61.065%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 198.747 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.604 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.993     8.598    camctl/lwrite0_n_89
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.722 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.964    17.685    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y136       LUT6 (Prop_lut6_I1_O)        0.124    17.809 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__13/O
                         net (fo=1, routed)           0.583    18.392    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.820   198.747    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y27         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.223    
                         clock uncertainty           -0.142   199.081    
    RAMB36_X5Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.638    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.638    
                         arrival time                         -18.392    
  -------------------------------------------------------------------
                         slack                                180.245    

Slack (MET) :             180.458ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.970ns  (logic 7.537ns (39.730%)  route 11.433ns (60.270%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 198.572 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          8.951    17.440    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y87        LUT6 (Prop_lut6_I0_O)        0.124    17.564 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__0/O
                         net (fo=1, routed)           0.441    18.005    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646   198.572    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y17         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.048    
                         clock uncertainty           -0.142   198.906    
    RAMB36_X5Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.463    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.463    
                         arrival time                         -18.005    
  -------------------------------------------------------------------
                         slack                                180.458    

Slack (MET) :             180.614ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.817ns  (logic 7.537ns (40.054%)  route 11.280ns (59.946%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 198.574 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          8.798    17.286    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y92        LUT6 (Prop_lut6_I0_O)        0.124    17.410 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__24/O
                         net (fo=1, routed)           0.441    17.852    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.648   198.574    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y18         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.050    
                         clock uncertainty           -0.142   198.908    
    RAMB36_X5Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.465    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.465    
                         arrival time                         -17.852    
  -------------------------------------------------------------------
                         slack                                180.614    

Slack (MET) :             180.849ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.745ns  (logic 7.537ns (40.208%)  route 11.208ns (59.792%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.262ns = ( 198.738 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518     7.604 f  camctl/lwrite0/P[12]
                         net (fo=1, routed)           0.995     8.600    camctl/lwrite0_n_93
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.724 f  camctl/left_i_5/O
                         net (fo=54, routed)          8.491    17.214    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.124    17.338 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__9/O
                         net (fo=1, routed)           0.441    17.779    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.811   198.738    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y25         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.214    
                         clock uncertainty           -0.142   199.072    
    RAMB36_X5Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.629    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.629    
                         arrival time                         -17.779    
  -------------------------------------------------------------------
                         slack                                180.849    

Slack (MET) :             180.852ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.736ns  (logic 7.537ns (40.228%)  route 11.199ns (59.772%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 198.732 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518     7.604 f  camctl/lwrite0/P[16]
                         net (fo=1, routed)           0.993     8.598    camctl/lwrite0_n_89
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.124     8.722 f  camctl/left_i_1/O
                         net (fo=54, routed)          8.483    17.205    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X106Y122       LUT6 (Prop_lut6_I1_O)        0.124    17.329 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__12/O
                         net (fo=1, routed)           0.441    17.770    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.805   198.732    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y24         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.208    
                         clock uncertainty           -0.142   199.066    
    RAMB36_X5Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.623    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.623    
                         arrival time                         -17.770    
  -------------------------------------------------------------------
                         slack                                180.852    

Slack (MET) :             180.878ns  (required time - arrival time)
  Source:                 camctl/num_lines_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_5MHz_clk_wiz_0 rise@200.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.728ns  (logic 7.537ns (40.245%)  route 11.191ns (59.755%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 198.749 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.966ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.343    -4.568 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.855    -2.713    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.646    -0.966    camctl/clk_5MHz
    SLICE_X37Y82         FDRE                                         r  camctl/num_lines_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.456    -0.510 f  camctl/num_lines_reg[5]/Q
                         net (fo=8, routed)           0.707     0.197    camctl/num_lines_reg_n_0_[5]
    SLICE_X36Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.321 r  camctl/lwrite2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.321    camctl/lwrite2_carry_i_3_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.854 r  camctl/lwrite2_carry/CO[3]
                         net (fo=1, routed)           0.000     0.854    camctl/lwrite2_carry_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.971 r  camctl/lwrite2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.971    camctl/lwrite2_carry__0_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.294 r  camctl/lwrite2_carry__1/O[1]
                         net (fo=1, routed)           0.572     1.866    camctl/A[13]
    DSP48_X2Y32          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218     6.084 r  camctl/lwrite1/PCOUT[47]
                         net (fo=1, routed)           0.002     6.086    camctl/lwrite1_n_106
    DSP48_X2Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518     7.604 f  camctl/lwrite0/P[13]
                         net (fo=1, routed)           0.760     8.365    camctl/lwrite0_n_92
    SLICE_X35Y83         LUT2 (Prop_lut2_I0_O)        0.124     8.489 f  camctl/left_i_4/O
                         net (fo=54, routed)          8.499    16.988    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[1]
    SLICE_X106Y102       LUT6 (Prop_lut6_I2_O)        0.124    17.112 r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.651    17.762    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena_array[0]
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    Y9                                                0.000   200.000 r  sysclk (IN)
                         net (fo=0)                   0.000   200.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   201.420 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.582    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.438   195.144 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.691   196.835    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   196.926 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          1.822   198.749    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y20         RAMB36E1                                     r  camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.476   199.225    
                         clock uncertainty           -0.142   199.083    
    RAMB36_X5Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443   198.640    camctl/right/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        198.640    
                         arrival time                         -17.762    
  -------------------------------------------------------------------
                         slack                                180.878    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.189ns (56.696%)  route 0.144ns (43.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[5]/Q
                         net (fo=12, routed)          0.144    -0.343    camctl/pixel[5]
    SLICE_X41Y80         LUT5 (Prop_lut5_I1_O)        0.048    -0.295 r  camctl/pixel[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    camctl/pixel[8]_i_1_n_0
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[8]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.142    -0.473    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.107    -0.366    camctl/pixel_reg[8]
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.133%)  route 0.145ns (43.867%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[5]/Q
                         net (fo=12, routed)          0.145    -0.342    camctl/pixel[5]
    SLICE_X41Y80         LUT6 (Prop_lut6_I1_O)        0.045    -0.297 r  camctl/pixel[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.297    camctl/pixel[9]_i_3_n_0
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[9]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.142    -0.473    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.092    -0.381    camctl/pixel_reg[9]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.303%)  route 0.144ns (43.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.550    -0.629    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y80         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  camctl/pixel_reg[5]/Q
                         net (fo=12, routed)          0.144    -0.343    camctl/pixel[5]
    SLICE_X41Y80         LUT4 (Prop_lut4_I1_O)        0.045    -0.298 r  camctl/pixel[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    camctl/pixel[7]_i_1_n_0
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X41Y80         FDRE                                         r  camctl/pixel_reg[7]/C
                         clock pessimism              0.253    -0.616    
                         clock uncertainty            0.142    -0.473    
    SLICE_X41Y80         FDRE (Hold_fdre_C_D)         0.091    -0.382    camctl/pixel_reg[7]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 camctl/image_sel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/fifo_oe_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.212ns (51.402%)  route 0.200ns (48.598%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/image_sel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 r  camctl/image_sel_reg/Q
                         net (fo=14, routed)          0.200    -0.269    camctl/image_sel
    SLICE_X38Y74         LUT5 (Prop_lut5_I1_O)        0.048    -0.221 r  camctl/fifo_oe_i_1/O
                         net (fo=1, routed)           0.000    -0.221    camctl/fifo_oe_i_1_n_0
    SLICE_X38Y74         FDRE                                         r  camctl/fifo_oe_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y74         FDRE                                         r  camctl/fifo_oe_reg/C
                         clock pessimism              0.272    -0.603    
                         clock uncertainty            0.142    -0.460    
    SLICE_X38Y74         FDRE (Hold_fdre_C_D)         0.133    -0.327    camctl/fifo_oe_reg
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    camctl/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  camctl/num_lines_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y81         FDRE (Prop_fdre_C_Q)         0.164    -0.464 f  camctl/num_lines_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.288    camctl/num_lines_reg_n_0_[0]
    SLICE_X38Y81         LUT1 (Prop_lut1_I0_O)        0.043    -0.245 r  camctl/num_lines[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    camctl/num_lines[0]_i_1_n_0
    SLICE_X38Y81         FDRE                                         r  camctl/num_lines_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X38Y81         FDRE                                         r  camctl/num_lines_reg[0]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.142    -0.485    
    SLICE_X38Y81         FDRE (Hold_fdre_C_D)         0.133    -0.352    camctl/num_lines_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.190ns (52.471%)  route 0.172ns (47.529%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  camctl/pixel_reg[4]/Q
                         net (fo=6, routed)           0.172    -0.316    camctl/pixel[4]
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.049    -0.267 r  camctl/pixel[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    camctl/pixel[4]_i_1_n_0
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.815    -0.870    camctl/clk_5MHz
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[4]/C
                         clock pessimism              0.240    -0.630    
                         clock uncertainty            0.142    -0.487    
    SLICE_X40Y79         FDRE (Hold_fdre_C_D)         0.104    -0.383    camctl/pixel_reg[4]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 camctl/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/image_sel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.366%)  route 0.175ns (45.634%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.545    -0.634    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y75         FDRE (Prop_fdre_C_Q)         0.164    -0.470 f  camctl/state_reg[1]/Q
                         net (fo=14, routed)          0.175    -0.294    camctl/state[1]
    SLICE_X38Y75         LUT6 (Prop_lut6_I3_O)        0.045    -0.249 r  camctl/image_sel_i_1/O
                         net (fo=1, routed)           0.000    -0.249    camctl/image_sel_i_1_n_0
    SLICE_X38Y75         FDRE                                         r  camctl/image_sel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.810    -0.875    camctl/clk_5MHz
    SLICE_X38Y75         FDRE                                         r  camctl/image_sel_reg/C
                         clock pessimism              0.241    -0.634    
                         clock uncertainty            0.142    -0.491    
    SLICE_X38Y75         FDRE (Hold_fdre_C_D)         0.120    -0.371    camctl/image_sel_reg
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 camctl/wen_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/wen_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.548    -0.631    camctl/clk_5MHz
    SLICE_X38Y78         FDRE                                         r  camctl/wen_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.467 r  camctl/wen_r_reg/Q
                         net (fo=28, routed)          0.177    -0.290    camctl/wen_r_reg_n_0
    SLICE_X38Y78         LUT5 (Prop_lut5_I4_O)        0.045    -0.245 r  camctl/wen_r_i_1/O
                         net (fo=1, routed)           0.000    -0.245    camctl/wen_r_i_1_n_0
    SLICE_X38Y78         FDRE                                         r  camctl/wen_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.814    -0.871    camctl/clk_5MHz
    SLICE_X38Y78         FDRE                                         r  camctl/wen_r_reg/C
                         clock pessimism              0.240    -0.631    
                         clock uncertainty            0.142    -0.488    
    SLICE_X38Y78         FDRE (Hold_fdre_C_D)         0.120    -0.368    camctl/wen_r_reg
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 camctl/pixel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/pixel_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.356%)  route 0.191ns (50.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.549    -0.630    camctl/clk_5MHz
    SLICE_X40Y79         FDRE                                         r  camctl/pixel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  camctl/pixel_reg[1]/Q
                         net (fo=12, routed)          0.191    -0.298    camctl/pixel[1]
    SLICE_X40Y80         LUT6 (Prop_lut6_I3_O)        0.045    -0.253 r  camctl/pixel[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.253    camctl/pixel[5]_i_1_n_0
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.816    -0.869    camctl/clk_5MHz
    SLICE_X40Y80         FDRE                                         r  camctl/pixel_reg[5]/C
                         clock pessimism              0.254    -0.615    
                         clock uncertainty            0.142    -0.472    
    SLICE_X40Y80         FDRE (Hold_fdre_C_D)         0.091    -0.381    camctl/pixel_reg[5]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 camctl/num_lines_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            camctl/num_lines_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_5MHz_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_5MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_5MHz_clk_wiz_0 rise@0.000ns - clk_5MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.249ns (65.268%)  route 0.133ns (34.732%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.275ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_5MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.421    -1.722 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.518    -1.204    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.551    -0.628    camctl/clk_5MHz
    SLICE_X37Y81         FDRE                                         r  camctl/num_lines_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  camctl/num_lines_reg[4]/Q
                         net (fo=4, routed)           0.133    -0.354    camctl/num_lines_reg_n_0_[4]
    SLICE_X37Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.246 r  camctl/num_lines0_carry/O[3]
                         net (fo=1, routed)           0.000    -0.246    camctl/num_lines0[4]
    SLICE_X37Y81         FDRE                                         r  camctl/num_lines_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_5MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkgen/inst/clkin_100MHz
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clkgen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clkgen/inst/clkin_100MHz_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.204    -2.278 r  clkgen/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.564    -1.714    clkgen/inst/clk_5MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clkgen/inst/clkout4_buf/O
                         net (fo=91, routed)          0.817    -0.868    camctl/clk_5MHz
    SLICE_X37Y81         FDRE                                         r  camctl/num_lines_reg[4]/C
                         clock pessimism              0.240    -0.628    
                         clock uncertainty            0.142    -0.485    
    SLICE_X37Y81         FDRE (Hold_fdre_C_D)         0.105    -0.380    camctl/num_lines_reg[4]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.134    





