

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 839 clock pin(s) of sequential element(s)
0 instances converted, 839 sequential instances remain driven by gated/generated clocks

==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                 Drive Element Type     Fanout     Sample Instance                                Explanation                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       668        sDAC_mem_10[0]                                 Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       pll128M2_inst.pll128M2_inst     SB_PLL40_2F_CORE       142        button_debounce_counter_esr[23]                Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0003       spi_sclk_inferred_clock_RNO     SB_LUT4                29         spi_slave_inst.rx_data_count_pos_sclk_i[2]     No clocks found on inputs                                                                                                     
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

