#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 18 16:31:40 2020
# Process ID: 4580
# Current directory: G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/synth_1
# Command line: vivado.exe -log TOP_RB.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_RB.tcl
# Log file: G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/synth_1/TOP_RB.vds
# Journal file: G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TOP_RB.tcl -notrace
Command: synth_design -top TOP_RB -part xc7z100ffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z100'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9192 
WARNING: [Synth 8-2306] macro DLY redefined [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_polarity_check.v:74]
WARNING: [Synth 8-2306] macro DLY redefined [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v:97]
WARNING: [Synth 8-2306] macro DLY redefined [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:80]
WARNING: [Synth 8-2306] macro DLY redefined [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v:108]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 522.074 ; gain = 109.301
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TOP_RB' [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:23]
	Parameter DELAY_SEC bound to: 1000 - type: integer 
	Parameter IDEL bound to: 8'b00000001 
	Parameter TX_READ bound to: 8'b00000010 
	Parameter LO_DA bound to: 8'b00000100 
	Parameter CNT_DA bound to: 8'b00001000 
	Parameter PAR_SD bound to: 8'b00010000 
	Parameter WAIT_SD bound to: 8'b00100000 
	Parameter BACK bound to: 8'b01000000 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "1" *) [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:50]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "1" *) [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:51]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20423]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_support' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support.v:67]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support.v:157]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support.v:158]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support.v:159]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support.v:160]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_gt_common_wrapper' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_gt_common_wrapper.v:64]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_COMMON' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:12253]
	Parameter BIAS_CFG bound to: 64'b0000000000000000000001000000000000000000000000000001000000000000 
	Parameter COMMON_CFG bound to: 0 - type: integer 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_QPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter QPLL_CFG bound to: 27'b000011010000000000111000001 
	Parameter QPLL_CLKOUT_CFG bound to: 4'b0000 
	Parameter QPLL_COARSE_FREQ_OVRD bound to: 6'b010000 
	Parameter QPLL_COARSE_FREQ_OVRD_EN bound to: 1'b0 
	Parameter QPLL_CP bound to: 10'b0000011111 
	Parameter QPLL_CP_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_DMONITOR_SEL bound to: 1'b0 
	Parameter QPLL_FBDIV bound to: 10'b0000100000 
	Parameter QPLL_FBDIV_MONITOR_EN bound to: 1'b0 
	Parameter QPLL_FBDIV_RATIO bound to: 1'b1 
	Parameter QPLL_INIT_CFG bound to: 24'b000000000000000000000110 
	Parameter QPLL_LOCK_CFG bound to: 16'b0010000111101000 
	Parameter QPLL_LPF bound to: 4'b1111 
	Parameter QPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter SIM_QPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_COMMON' (2#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:12253]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_gt_common_wrapper' (3#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_gt_common_wrapper.v:64]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE2' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
	Parameter CLKCM_CFG bound to: TRUE - type: string 
	Parameter CLKRCV_TRST bound to: TRUE - type: string 
	Parameter CLKSWING_CFG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE2' (4#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20561]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_CLOCK_MODULE' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_clock_module.v:68]
	Parameter MULT bound to: 7 - type: integer 
	Parameter DIVIDE bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 6.400000 - type: float 
	Parameter OUT0_DIVIDE bound to: 14 - type: integer 
	Parameter OUT1_DIVIDE bound to: 7 - type: integer 
	Parameter OUT2_DIVIDE bound to: 10 - type: integer 
	Parameter OUT3_DIVIDE bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_clock_module.v:108]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 7.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 6.400000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 14.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (5#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:26717]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (6#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_CLOCK_MODULE' (7#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_clock_module.v:68]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_rst_sync' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b00101 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:554]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:555]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:556]
WARNING: [Synth 8-6014] Unused sequential element stg6_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:596]
WARNING: [Synth 8-6014] Unused sequential element stg7_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:597]
WARNING: [Synth 8-6014] Unused sequential element stg8_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:598]
WARNING: [Synth 8-6014] Unused sequential element stg9_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:599]
WARNING: [Synth 8-6014] Unused sequential element stg10_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:600]
WARNING: [Synth 8-6014] Unused sequential element stg11_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:601]
WARNING: [Synth 8-6014] Unused sequential element stg12_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:602]
WARNING: [Synth 8-6014] Unused sequential element stg13_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:603]
WARNING: [Synth 8-6014] Unused sequential element stg14_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:604]
WARNING: [Synth 8-6014] Unused sequential element stg15_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:605]
WARNING: [Synth 8-6014] Unused sequential element stg16_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:606]
WARNING: [Synth 8-6014] Unused sequential element stg17_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:607]
WARNING: [Synth 8-6014] Unused sequential element stg18_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:608]
WARNING: [Synth 8-6014] Unused sequential element stg19_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:609]
WARNING: [Synth 8-6014] Unused sequential element stg20_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:610]
WARNING: [Synth 8-6014] Unused sequential element stg21_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:611]
WARNING: [Synth 8-6014] Unused sequential element stg22_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element stg23_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element stg24_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:614]
WARNING: [Synth 8-6014] Unused sequential element stg25_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:615]
WARNING: [Synth 8-6014] Unused sequential element stg26_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:616]
WARNING: [Synth 8-6014] Unused sequential element stg27_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:617]
WARNING: [Synth 8-6014] Unused sequential element stg28_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:618]
WARNING: [Synth 8-6014] Unused sequential element stg29_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:619]
WARNING: [Synth 8-6014] Unused sequential element stg30_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:620]
WARNING: [Synth 8-6014] Unused sequential element stg31_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:621]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_rst_sync' (8#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_SUPPORT_RESET_LOGIC' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support_reset_logic.v:63]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support_reset_logic.v:91]
INFO: [Synth 8-3936] Found unconnected internal register 'dly_gt_rst_r_reg' and it is trimmed from '20' to '19' bits. [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support_reset_logic.v:132]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_SUPPORT_RESET_LOGIC' (9#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support_reset_logic.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_core' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v:72]
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter SIM_GTXRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CC_FREQ_FACTOR bound to: 5'b11000 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter BACKWARD_COMP_MODE1 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE2 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_RESET_LOGIC' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v:63]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_RESET_LOGIC' (10#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_reset_logic.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_AURORA_LANE' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v:74]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_LANE_INIT_SM' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v:69]
	Parameter BEGIN_R_ST bound to: 5'b10000 
	Parameter RST_R_ST bound to: 5'b01000 
	Parameter ALIGN_R_ST bound to: 5'b00100 
	Parameter POLARITY_R_ST bound to: 5'b00010 
	Parameter READY_R_ST bound to: 5'b00001 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (11#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6157] synthesizing module 'FDR' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDR' (12#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3958]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_cdc_sync' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b010 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:131]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:132]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:134]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:135]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:136]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:139]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:140]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:141]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:142]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:143]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:144]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:151]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:152]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:154]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:155]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "true" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:156]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_cdc_sync' (13#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:105]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_LANE_INIT_SM' (14#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_lane_init_sm.v:69]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_SYM_GEN' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v:72]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_SYM_GEN' (15#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_gen.v:72]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_SYM_DEC' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v:73]
	Parameter CC_BTF_SA0 bound to: 16'b0111100010010000 
	Parameter CC_BTF_SA1 bound to: 16'b0111100010000000 
	Parameter NA_IDLE_BTF bound to: 16'b0111100000110000 
	Parameter CHANNEL_BOND_BTF bound to: 16'b0111100001000000 
	Parameter IDLE_BTF bound to: 16'b0111100000010000 
	Parameter SEP_BTF bound to: 8'b00011110 
	Parameter SEP7_BTF bound to: 8'b11100001 
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_SYM_DEC' (16#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_sym_dec.v:73]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_ERR_DETECT' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v:68]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_ERR_DETECT' (17#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_err_detect.v:68]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_AURORA_LANE' (18#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_aurora_lane.v:74]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_WRAPPER' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:65]
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter SEQ_COUNT bound to: 4 - type: integer 
	Parameter TRAVELLING_STAGES bound to: 3'b010 
	Parameter BACKWARD_COMP_MODE1 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE2 bound to: 1'b0 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter CHAN_BOND_MODE_0 bound to: 2'b00 
	Parameter CHAN_BOND_MODE_1 bound to: 2'b00 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter SIM_GTXRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter LOW_WATER_MARK_SLAVE bound to: 13'b0000111000010 
	Parameter LOW_WATER_MARK_MASTER bound to: 13'b0000111000010 
	Parameter HIGH_WATER_MARK_SLAVE bound to: 13'b0000000001000 
	Parameter HIGH_WATER_MARK_MASTER bound to: 13'b0000000001110 
	Parameter SH_CNT_MAX bound to: 16'b1110101001100000 
	Parameter SH_INVALID_CNT_MAX bound to: 16'b0000000000010000 
	Parameter IDLE bound to: 2'b00 
	Parameter ASSERT_RXRESET bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:319]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:320]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:321]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:363]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:364]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:394]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:395]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:396]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:397]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:398]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:399]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_cdc_sync__parameterized0' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b1 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_cdc_sync__parameterized0' (18#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:105]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_cdc_sync__parameterized1' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_cdc_sync__parameterized1' (18#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:105]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_rst_sync__parameterized0' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b00101 
WARNING: [Synth 8-6014] Unused sequential element stg6_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:596]
WARNING: [Synth 8-6014] Unused sequential element stg7_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:597]
WARNING: [Synth 8-6014] Unused sequential element stg8_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:598]
WARNING: [Synth 8-6014] Unused sequential element stg9_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:599]
WARNING: [Synth 8-6014] Unused sequential element stg10_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:600]
WARNING: [Synth 8-6014] Unused sequential element stg11_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:601]
WARNING: [Synth 8-6014] Unused sequential element stg12_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:602]
WARNING: [Synth 8-6014] Unused sequential element stg13_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:603]
WARNING: [Synth 8-6014] Unused sequential element stg14_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:604]
WARNING: [Synth 8-6014] Unused sequential element stg15_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:605]
WARNING: [Synth 8-6014] Unused sequential element stg16_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:606]
WARNING: [Synth 8-6014] Unused sequential element stg17_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:607]
WARNING: [Synth 8-6014] Unused sequential element stg18_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:608]
WARNING: [Synth 8-6014] Unused sequential element stg19_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:609]
WARNING: [Synth 8-6014] Unused sequential element stg20_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:610]
WARNING: [Synth 8-6014] Unused sequential element stg21_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:611]
WARNING: [Synth 8-6014] Unused sequential element stg22_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element stg23_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element stg24_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:614]
WARNING: [Synth 8-6014] Unused sequential element stg25_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:615]
WARNING: [Synth 8-6014] Unused sequential element stg26_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:616]
WARNING: [Synth 8-6014] Unused sequential element stg27_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:617]
WARNING: [Synth 8-6014] Unused sequential element stg28_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:618]
WARNING: [Synth 8-6014] Unused sequential element stg29_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:619]
WARNING: [Synth 8-6014] Unused sequential element stg30_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:620]
WARNING: [Synth 8-6014] Unused sequential element stg31_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:621]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_rst_sync__parameterized0' (18#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:619]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (19#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:619]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_TX_STARTUP_FSM' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:60]
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 8'b00000000 
	Parameter ASSERT_ALL_RESETS bound to: 8'b00000001 
	Parameter RELEASE_PLL_RESET bound to: 8'b00000010 
	Parameter RELEASE_MMCM_RESET bound to: 8'b00000100 
	Parameter WAIT_RESET_DONE bound to: 8'b00001000 
	Parameter DO_PHASE_ALIGNMENT bound to: 8'b00010000 
	Parameter RESET_FSM_DONE bound to: 8'b00100000 
	Parameter DELAY4_RELEASE_MMCM_RESET bound to: 8'b01000000 
	Parameter DELAY4_WAIT_RESET_DONE bound to: 8'b10000000 
	Parameter MMCM_LOCK_CNT_MAX bound to: 100 - type: integer 
	Parameter WAIT_TIME_MAX bound to: 1000 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_MAX bound to: 60 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 200000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 10000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 50000 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 110000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:144]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:145]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:161]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:164]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:165]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_rst_sync__parameterized1' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b0 
	Parameter c_mtbf_stages bound to: 5'b00101 
WARNING: [Synth 8-6014] Unused sequential element stg6_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:596]
WARNING: [Synth 8-6014] Unused sequential element stg7_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:597]
WARNING: [Synth 8-6014] Unused sequential element stg8_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:598]
WARNING: [Synth 8-6014] Unused sequential element stg9_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:599]
WARNING: [Synth 8-6014] Unused sequential element stg10_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:600]
WARNING: [Synth 8-6014] Unused sequential element stg11_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:601]
WARNING: [Synth 8-6014] Unused sequential element stg12_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:602]
WARNING: [Synth 8-6014] Unused sequential element stg13_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:603]
WARNING: [Synth 8-6014] Unused sequential element stg14_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:604]
WARNING: [Synth 8-6014] Unused sequential element stg15_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:605]
WARNING: [Synth 8-6014] Unused sequential element stg16_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:606]
WARNING: [Synth 8-6014] Unused sequential element stg17_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:607]
WARNING: [Synth 8-6014] Unused sequential element stg18_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:608]
WARNING: [Synth 8-6014] Unused sequential element stg19_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:609]
WARNING: [Synth 8-6014] Unused sequential element stg20_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:610]
WARNING: [Synth 8-6014] Unused sequential element stg21_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:611]
WARNING: [Synth 8-6014] Unused sequential element stg22_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element stg23_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element stg24_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:614]
WARNING: [Synth 8-6014] Unused sequential element stg25_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:615]
WARNING: [Synth 8-6014] Unused sequential element stg26_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:616]
WARNING: [Synth 8-6014] Unused sequential element stg27_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:617]
WARNING: [Synth 8-6014] Unused sequential element stg28_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:618]
WARNING: [Synth 8-6014] Unused sequential element stg29_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:619]
WARNING: [Synth 8-6014] Unused sequential element stg30_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:620]
WARNING: [Synth 8-6014] Unused sequential element stg31_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:621]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_rst_sync__parameterized1' (19#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:539]
INFO: [Synth 8-155] case statement is not full and has no default [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:414]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_TX_STARTUP_FSM' (20#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:60]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_RX_STARTUP_FSM' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:60]
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter BACKWARD_COMP_MODE2 bound to: 1'b0 
	Parameter GT_TYPE bound to: GTX - type: string 
	Parameter EQ_MODE bound to: DFE - type: string 
	Parameter STABLE_CLOCK_PERIOD bound to: 10 - type: integer 
	Parameter RETRY_COUNTER_BITWIDTH bound to: 8 - type: integer 
	Parameter TX_QPLL_USED bound to: FALSE - type: string 
	Parameter RX_QPLL_USED bound to: FALSE - type: string 
	Parameter PHASE_ALIGNMENT_MANUAL bound to: FALSE - type: string 
	Parameter INIT bound to: 8'b00000000 
	Parameter ASSERT_ALL_RESETS bound to: 8'b00000001 
	Parameter RELEASE_PLL_RESET bound to: 8'b00000010 
	Parameter VERIFY_RECCLK_STABLE bound to: 8'b00000100 
	Parameter RELEASE_MMCM_RESET bound to: 8'b00001000 
	Parameter WAIT_RESET_DONE bound to: 8'b00010000 
	Parameter DO_PHASE_ALIGNMENT bound to: 8'b00100000 
	Parameter MONITOR_DATA_VALID bound to: 8'b01000000 
	Parameter FSM_DONE bound to: 8'b10000000 
	Parameter MMCM_LOCK_CNT_MAX bound to: 100 - type: integer 
	Parameter STARTUP_DELAY bound to: 500 - type: integer 
	Parameter WAIT_CYCLES bound to: 50 - type: integer 
	Parameter WAIT_MAX bound to: 60 - type: integer 
	Parameter WAIT_TIMEOUT_2ms bound to: 200000 - type: integer 
	Parameter WAIT_TLOCK_MAX bound to: 10000 - type: integer 
	Parameter WAIT_TIMEOUT_500us bound to: 50000 - type: integer 
	Parameter WAIT_TIMEOUT_1us bound to: 100 - type: integer 
	Parameter WAIT_TIMEOUT_100us bound to: 10000 - type: integer 
	Parameter RX_CDRLOCK_TIME bound to: 7400000.000000 - type: float 
	Parameter WAIT_TIME_CDRLOCK bound to: 740000 - type: integer 
	Parameter MAX_RETRIES bound to: 255 - type: integer 
	Parameter MAX_WAIT_BYPASS bound to: 5000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:137]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:176]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:212]
INFO: [Synth 8-155] case statement is not full and has no default [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:493]
WARNING: [Synth 8-6014] Unused sequential element time_out_500us_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:300]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_RX_STARTUP_FSM' (21#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:60]
INFO: [Synth 8-155] case statement is not full and has no default [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:740]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_MULTI_GT' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:64]
	Parameter WRAPPER_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_GTX' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:71]
	Parameter GT_SIM_GTRESET_SPEEDUP bound to: TRUE - type: string 
	Parameter RX_DFE_KL_CFG2_IN bound to: 806439084 - type: integer 
	Parameter PMA_RSV_IN bound to: 99456 - type: integer 
	Parameter PCS_RSVD_ATTR_IN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
INFO: [Synth 8-6157] synthesizing module 'GTXE2_CHANNEL' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:11580]
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b1111111111 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 19 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 15 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0100000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG bound to: 24'b101111000000011111011100 
	Parameter CPLL_FBDIV bound to: 4 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG bound to: 24'b000000000000000000011110 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DMONITOR_CFG bound to: 24'b000000000000101000000000 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: TRUE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PMA_CFG bound to: 10'b0000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_QUAL_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_SDATA_MASK bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ES_VERT_OFFSET bound to: 9'b000000000 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 3'b001 
	Parameter IS_CPLLLOCKDETCLK_INVERTED bound to: 1'b0 
	Parameter IS_DRPCLK_INVERTED bound to: 1'b0 
	Parameter IS_GTGREFCLK_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_RXUSRCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXPHDLYTSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK2_INVERTED bound to: 1'b0 
	Parameter IS_TXUSRCLK_INVERTED bound to: 1'b0 
	Parameter OUTREFCLK_SEL_INV bound to: 2'b11 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD_ATTR bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PMA_RSV bound to: 99456 - type: integer 
	Parameter PMA_RSV2 bound to: 16'b0010000001010000 
	Parameter PMA_RSV3 bound to: 2'b00 
	Parameter PMA_RSV4 bound to: 0 - type: integer 
	Parameter RXBUFRESET_TIME bound to: 5'b00001 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: FALSE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 4 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG bound to: 72'b000000110000000000000000001000111111111100100000010000000000000000100000 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG bound to: 6'b010101 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDLY_CFG bound to: 16'b0000000000011111 
	Parameter RXDLY_LCFG bound to: 9'b000110000 
	Parameter RXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter RXGEARBOX_EN bound to: TRUE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_HF_CFG bound to: 14'b00000011110000 
	Parameter RXLPM_LF_CFG bound to: 14'b00000011110000 
	Parameter RXOOB_CFG bound to: 7'b0000110 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00001 
	Parameter RXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter RXPH_CFG bound to: 24'b000000000000000000000000 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RX_BIAS_CFG bound to: 12'b000000000100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CLK25_DIV bound to: 5 - type: integer 
	Parameter RX_CLKMUX_PD bound to: 1'b1 
	Parameter RX_CM_SEL bound to: 2'b11 
	Parameter RX_CM_TRIM bound to: 3'b010 
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEBUG_CFG bound to: 12'b000000000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DFE_GAIN_CFG bound to: 23'b00000100000111111101010 
	Parameter RX_DFE_H2_CFG bound to: 12'b000000000000 
	Parameter RX_DFE_H3_CFG bound to: 12'b000001000000 
	Parameter RX_DFE_H4_CFG bound to: 11'b00011110000 
	Parameter RX_DFE_H5_CFG bound to: 11'b00011100000 
	Parameter RX_DFE_KL_CFG bound to: 13'b0000011111110 
	Parameter RX_DFE_KL_CFG2 bound to: 806439084 - type: integer 
	Parameter RX_DFE_LPM_CFG bound to: 16'b0000100101010100 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DFE_UT_CFG bound to: 17'b10001111000000000 
	Parameter RX_DFE_VP_CFG bound to: 17'b00011111100000011 
	Parameter RX_DFE_XYD_CFG bound to: 13'b0000000000000 
	Parameter RX_DISPERR_SEQ_MATCH bound to: FALSE - type: string 
	Parameter RX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter RX_OS_CFG bound to: 13'b0000010000000 
	Parameter RX_SIG_VALID_DLY bound to: 10 - type: integer 
	Parameter RX_XCLK_SEL bound to: RXREC - type: string 
	Parameter SAS_MAX_COM bound to: 64 - type: integer 
	Parameter SAS_MIN_COM bound to: 36 - type: integer 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b0101 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter SHOW_REALIGN_COMMA bound to: FALSE - type: string 
	Parameter SIM_CPLLREFCLK_SEL bound to: 3'b001 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: X - type: string 
	Parameter SIM_VERSION bound to: 4.0 - type: string 
	Parameter TERM_RCAL_CFG bound to: 5'b10000 
	Parameter TERM_RCAL_OVRD bound to: 1'b0 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV bound to: 0 - type: integer 
	Parameter TXBUF_EN bound to: TRUE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b0000000000011111 
	Parameter TXDLY_LCFG bound to: 9'b000110000 
	Parameter TXDLY_TAP_CFG bound to: 16'b0000000000000000 
	Parameter TXGEARBOX_EN bound to: TRUE - type: string 
	Parameter TXOUT_DIV bound to: 1 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00001 
	Parameter TXPHDLY_CFG bound to: 24'b000010000100000000100000 
	Parameter TXPH_CFG bound to: 16'b0000011110000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPMARESET_TIME bound to: 5'b00001 
	Parameter TX_CLK25_DIV bound to: 5 - type: integer 
	Parameter TX_CLKMUX_PD bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
	Parameter TX_DEEMPH0 bound to: 5'b00000 
	Parameter TX_DEEMPH1 bound to: 5'b00000 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b110 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b100 
	Parameter TX_INT_DATAWIDTH bound to: 1 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1001110 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1001001 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1000101 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000100 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000000 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PREDRIVER_MODE bound to: 1'b0 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b01100000110010 
	Parameter TX_RXDETECT_REF bound to: 3'b100 
	Parameter TX_XCLK_SEL bound to: TXOUT - type: string 
	Parameter UCODEER_CLR bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTXE2_CHANNEL' (22#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:11580]
INFO: [Synth 8-6157] synthesizing module 'FD' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FD' (23#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_GTX' (24#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:71]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_MULTI_GT' (25#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_multi_wrapper.v:64]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_common_reset_cbcc' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_rst_sync__parameterized2' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b01011 
WARNING: [Synth 8-6014] Unused sequential element stg12_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:602]
WARNING: [Synth 8-6014] Unused sequential element stg13_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:603]
WARNING: [Synth 8-6014] Unused sequential element stg14_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:604]
WARNING: [Synth 8-6014] Unused sequential element stg15_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:605]
WARNING: [Synth 8-6014] Unused sequential element stg16_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:606]
WARNING: [Synth 8-6014] Unused sequential element stg17_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:607]
WARNING: [Synth 8-6014] Unused sequential element stg18_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:608]
WARNING: [Synth 8-6014] Unused sequential element stg19_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:609]
WARNING: [Synth 8-6014] Unused sequential element stg20_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:610]
WARNING: [Synth 8-6014] Unused sequential element stg21_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:611]
WARNING: [Synth 8-6014] Unused sequential element stg22_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:612]
WARNING: [Synth 8-6014] Unused sequential element stg23_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:613]
WARNING: [Synth 8-6014] Unused sequential element stg24_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:614]
WARNING: [Synth 8-6014] Unused sequential element stg25_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:615]
WARNING: [Synth 8-6014] Unused sequential element stg26_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:616]
WARNING: [Synth 8-6014] Unused sequential element stg27_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:617]
WARNING: [Synth 8-6014] Unused sequential element stg28_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:618]
WARNING: [Synth 8-6014] Unused sequential element stg29_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:619]
WARNING: [Synth 8-6014] Unused sequential element stg30_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:620]
WARNING: [Synth 8-6014] Unused sequential element stg31_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:621]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_rst_sync__parameterized2' (25#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:539]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_rst_sync__parameterized3' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:539]
	Parameter c_init_val bound to: 1'b1 
	Parameter c_mtbf_stages bound to: 5'b11111 
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_rst_sync__parameterized3' (25#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:539]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_common_reset_cbcc' (26#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_reset_cbcc.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_common_logic_cbcc' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v:63]
	Parameter BACKWARD_COMP_MODE1 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_common_logic_cbcc' (27#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_common_logic_cbcc.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_SCRAMBLER_64B66B' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v:63]
	Parameter TX_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_SCRAMBLER_64B66B' (28#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_scrambler.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_cdc_sync__parameterized2' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b0 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b011 
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_cdc_sync__parameterized2' (28#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:105]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_DESCRAMBLER_64B66B' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v:62]
	Parameter RX_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_DESCRAMBLER_64B66B' (29#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_64b66b_descrambler.v:62]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_BLOCK_SYNC_SM' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v:63]
	Parameter SH_CNT_MAX bound to: 16'b1110101001100000 
	Parameter SH_INVALID_CNT_MAX bound to: 16'b0000000000010000 
	Parameter BEGIN_R_ST bound to: 6'b100000 
	Parameter TEST_SH_ST bound to: 6'b010000 
	Parameter SH_VALID_ST bound to: 6'b001000 
	Parameter SH_INVALID_ST bound to: 6'b000100 
	Parameter SLIP_R_ST bound to: 6'b000010 
	Parameter SYNC_DONE_R_ST bound to: 6'b000001 
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_BLOCK_SYNC_SM' (30#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_block_sync_sm.v:63]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v:71]
	Parameter INTER_CB_GAP bound to: 5'b01001 
	Parameter EXAMPLE_SIMULATION bound to: 0 - type: integer 
	Parameter LOW_WATER_MARK bound to: 13'b0000111000010 
	Parameter HIGH_WATER_MARK bound to: 13'b0000000001110 
	Parameter BACKWARD_COMP_MODE3 bound to: 1'b0 
	Parameter CH_BOND_MAX_SKEW bound to: 2'b10 
	Parameter CH_BOND_MODE bound to: 2'b00 
	Parameter ENABLE_HOTPLUG bound to: 1 - type: integer 
	Parameter CC_CHARACTER bound to: 16'b0111100010000000 
	Parameter CB_CHARACTER bound to: 16'b0111100001000000 
	Parameter IDLE_CHARACTER bound to: 16'b0111100000010000 
	Parameter NA_CHARACTER bound to: 16'b0111100000110000 
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_cdc_sync__parameterized3' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:105]
	Parameter c_cdc_type bound to: 2'b01 
	Parameter c_flop_input bound to: 1'b0 
	Parameter c_reset_state bound to: 1'b1 
	Parameter c_single_bit bound to: 1'b1 
	Parameter c_vector_width bound to: 6'b100000 
	Parameter c_mtbf_stages bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_cdc_sync__parameterized3' (30#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:105]
INFO: [Synth 8-6157] synthesizing module 'FIFO36E1' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4621]
	Parameter ALMOST_EMPTY_OFFSET bound to: 13'b0000000001110 
	Parameter ALMOST_FULL_OFFSET bound to: 13'b0000111000010 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter EN_SYN bound to: FALSE - type: string 
	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: FALSE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'FIFO36E1' (31#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:4621]
WARNING: [Synth 8-6014] Unused sequential element cc_datavalid_mask_r_reg was removed.  [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v:670]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING' (32#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v:71]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_WRAPPER' (33#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:65]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_GLOBAL_LOGIC' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v:68]
	Parameter INTER_CB_GAP bound to: 5'b01001 
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_CHANNEL_INIT_SM' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v:80]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v:152]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v:169]
INFO: [Synth 8-6157] synthesizing module 'FD__parameterized0' [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'FD__parameterized0' (33#1) [D:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:3730]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_CHANNEL_INIT_SM' (34#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_init_sm.v:80]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_CHANNEL_BOND_GEN' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v:75]
	Parameter INTER_CB_GAP bound to: 5'b01001 
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_CHANNEL_BOND_GEN' (35#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ch_bond_code_gen.v:75]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_CHANNEL_ERR_DETECT' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v:73]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_CHANNEL_ERR_DETECT' (36#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_channel_err_detect.v:73]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_GLOBAL_LOGIC' (37#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_global_logic.v:68]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_AXI_TO_LL' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v:64]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter BC bound to: 8 - type: integer 
	Parameter USE_4_NFC bound to: 0 - type: integer 
	Parameter REM_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_AXI_TO_LL' (38#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_axi_to_ll.v:64]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_TX_LL' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v:71]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_TX_LL_DATAPATH' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v:70]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_TX_LL_DATAPATH' (39#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_datapath.v:70]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_TX_LL_CONTROL_SM' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v:71]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_TX_LL_CONTROL_SM' (40#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll_control_sm.v:71]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_TX_LL' (41#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_ll.v:71]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_LL_TO_AXI' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v:64]
	Parameter DATA_WIDTH bound to: 64 - type: integer 
	Parameter STRB_WIDTH bound to: 8 - type: integer 
	Parameter USE_UFC_REM bound to: 0 - type: integer 
	Parameter BC bound to: 8 - type: integer 
	Parameter REM_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_LL_TO_AXI' (42#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_ll_to_axi.v:64]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_RX_LL' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v:69]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_RX_LL_DATAPATH' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v:70]
	Parameter REM_BITS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_RX_LL_DATAPATH' (43#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll_datapath.v:70]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_RX_LL' (44#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_ll.v:69]
INFO: [Synth 8-6157] synthesizing module 'aurora_64b66b_0_STANDARD_CC_MODULE' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v:71]
	Parameter CC_FREQ_FACTOR1 bound to: 5'b01101 
	Parameter CC_FREQ_FACTOR2 bound to: 5'b10000 
	Parameter CC_FREQ_FACTOR bound to: 5'b11000 
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_STANDARD_CC_MODULE' (45#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_standard_cc_module.v:71]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_core' (46#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_core.v:72]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0_support' (47#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support.v:67]
INFO: [Synth 8-6155] done synthesizing module 'aurora_64b66b_0' (48#1) [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.v:70]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:418]
INFO: [Synth 8-6157] synthesizing module 'ila_0' [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/synth_1/.Xil/Vivado-4580-DESKTOP-J26TQC9/realtime/ila_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (49#1) [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/synth_1/.Xil/Vivado-4580-DESKTOP-J26TQC9/realtime/ila_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:430]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:476]
INFO: [Synth 8-6157] synthesizing module 'ila_1' [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/synth_1/.Xil/Vivado-4580-DESKTOP-J26TQC9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_1' (50#1) [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/synth_1/.Xil/Vivado-4580-DESKTOP-J26TQC9/realtime/ila_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'aurora_64b66b_rb'. This will prevent further optimization [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:370]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_tX'. This will prevent further optimization [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:430]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_RX'. This will prevent further optimization [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:418]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1_rx'. This will prevent further optimization [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:476]
WARNING: [Synth 8-5788] Register DATA_IN_reg[3] in module TOP_RB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:177]
WARNING: [Synth 8-5788] Register DATA_IN_reg[2] in module TOP_RB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:177]
WARNING: [Synth 8-5788] Register DATA_IN_reg[1] in module TOP_RB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:177]
WARNING: [Synth 8-5788] Register DATA_IN_reg[0] in module TOP_RB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:177]
WARNING: [Synth 8-5788] Register idataInCtrl_reg[3] in module TOP_RB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:228]
WARNING: [Synth 8-5788] Register idataInCtrl_reg[2] in module TOP_RB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:228]
WARNING: [Synth 8-5788] Register idataInCtrl_reg[1] in module TOP_RB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:228]
WARNING: [Synth 8-5788] Register idataInCtrl_reg[0] in module TOP_RB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:228]
WARNING: [Synth 8-5788] Register fdataInCtrl_reg[3] in module TOP_RB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:232]
WARNING: [Synth 8-5788] Register fdataInCtrl_reg[2] in module TOP_RB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:232]
WARNING: [Synth 8-5788] Register fdataInCtrl_reg[1] in module TOP_RB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:232]
WARNING: [Synth 8-5788] Register fdataInCtrl_reg[0] in module TOP_RB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:232]
WARNING: [Synth 8-5788] Register parity_reg in module TOP_RB is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:338]
WARNING: [Synth 8-3848] Net DATA_OUT[31] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[30] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[29] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[28] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[27] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[26] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[25] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[24] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[23] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[22] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[21] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[20] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[19] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[18] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[17] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[16] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[15] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[14] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[13] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[12] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[11] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[10] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[9] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[8] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[7] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[6] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
WARNING: [Synth 8-3848] Net DATA_OUT[5] in module/entity TOP_RB does not have driver. [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:88]
INFO: [Synth 8-6155] done synthesizing module 'TOP_RB' (51#1) [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/new/TOP_RB.v:23]
WARNING: [Synth 8-3917] design TOP_RB has port sfp_dis[1] driven by constant 0
WARNING: [Synth 8-3917] design TOP_RB has port sfp_dis[0] driven by constant 0
WARNING: [Synth 8-3331] design aurora_64b66b_0_RX_LL_DATAPATH has unconnected port RESET
WARNING: [Synth 8-3331] design aurora_64b66b_0_LL_TO_AXI has unconnected port LL_IP_SOF_N
WARNING: [Synth 8-3331] design aurora_64b66b_0_TX_LL has unconnected port RESET
WARNING: [Synth 8-3331] design aurora_64b66b_0_CHANNEL_ERR_DETECT has unconnected port LANE_UP
WARNING: [Synth 8-3331] design aurora_64b66b_0_CHANNEL_INIT_SM has unconnected port CH_BOND_DONE
WARNING: [Synth 8-3331] design aurora_64b66b_0_CHANNEL_INIT_SM has unconnected port RX_NA_IDLES
WARNING: [Synth 8-3331] design aurora_64b66b_0_CHANNEL_INIT_SM has unconnected port RX_CC
WARNING: [Synth 8-3331] design aurora_64b66b_0_CHANNEL_INIT_SM has unconnected port RX_CB
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[31]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[30]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[29]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[28]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[27]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[26]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[25]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[24]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[23]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[22]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[21]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[20]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[19]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[18]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[17]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[16]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[15]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[14]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[13]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[12]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[11]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[10]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[9]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[8]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[7]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[6]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[5]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[4]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[3]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[2]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized3 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[31]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[30]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[29]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[28]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[27]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[26]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[25]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[24]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[23]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[22]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[21]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[20]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[19]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[18]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[17]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[16]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[15]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[14]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[13]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[12]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[11]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[10]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[9]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[8]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[7]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[6]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[5]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[4]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[3]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[2]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized1 has unconnected port scndry_rst_n
WARNING: [Synth 8-3331] design aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING has unconnected port CHAN_BOND_RESET
WARNING: [Synth 8-3331] design aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING has unconnected port CHBONDI[4]
WARNING: [Synth 8-3331] design aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING has unconnected port CHBONDI[3]
WARNING: [Synth 8-3331] design aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING has unconnected port CHBONDI[2]
WARNING: [Synth 8-3331] design aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING has unconnected port CHBONDI[1]
WARNING: [Synth 8-3331] design aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING has unconnected port CHBONDI[0]
WARNING: [Synth 8-3331] design aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING has unconnected port GTXRESET_IN
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_rst_n
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[31]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[30]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[29]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[28]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[27]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[26]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[25]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[24]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[23]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[22]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[21]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[20]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[19]
WARNING: [Synth 8-3331] design aurora_64b66b_0_cdc_sync__parameterized2 has unconnected port prmry_vect_in[18]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 595.469 ; gain = 182.695
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 595.469 ; gain = 182.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 595.469 ; gain = 182.695
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_RX'
Finished Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_RX'
Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_tX'
Finished Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'ila_tX'
Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'ila_1_rx'
Finished Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/ila_1/ila_1/ila_1_in_context.xdc] for cell 'ila_1_rx'
Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.xdc] for cell 'aurora_64b66b_rb/inst'
Finished Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.xdc] for cell 'aurora_64b66b_rb/inst'
Parsing XDC File [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/constrs_1/new/TOP_PIN.xdc]
Finished Parsing XDC File [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/constrs_1/new/TOP_PIN.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/constrs_1/new/TOP_PIN.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_RB_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_RB_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_RB_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_RB_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1061.516 ; gain = 0.000
Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_clocks.xdc] for cell 'aurora_64b66b_rb/inst'
Finished Parsing XDC File [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0_clocks.xdc] for cell 'aurora_64b66b_rb/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1061.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  FD => FDRE: 13 instances
  FDR => FDRE: 2 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1061.516 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1061.516 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1061.516 ; gain = 648.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z100ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1061.516 ; gain = 648.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for aurora_64b66b_rb/inst. (constraint file  G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/synth_1/dont_touch.xdc, line 12).
Applied set_property DONT_TOUCH = true for aurora_64b66b_rb. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_RX. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_tX. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for ila_1_rx. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1061.516 ; gain = 648.742
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "tx_data_ctrl_c_561" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'tx_state_reg' in module 'aurora_64b66b_0_TX_STARTUP_FSM'
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TXUSERRDY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "GTTXRESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MMCM_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "QPLL_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPLL_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_fsm_reset_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tx_seq_scramb_reset_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "run_phase_alignment_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'recclk_mon_count_reset_reg' into 'adapt_count_reset_reg' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:482]
INFO: [Synth 8-4471] merging register 'RXDFELFHOLD_reg' into 'RXDFEAGCHOLD_reg' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:485]
INFO: [Synth 8-4471] merging register 'RXLPMHFHOLD_reg' into 'RXLPMLFHOLD_reg' [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:487]
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'aurora_64b66b_0_RX_STARTUP_FSM'
INFO: [Synth 8-5546] ROM "init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "entered_init_soft_reset_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gtrxreset_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MMCM_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rx_fsm_reset_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "CPLL_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "retry_counter_int" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "run_phase_alignment_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'cdr_reset_fsm_r_reg' in module 'aurora_64b66b_0_WRAPPER'
INFO: [Synth 8-5546] ROM "cdr_reset_fsm_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cdr_reset_fsm_cntr_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cdr_reset_fsm_lnkreset" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  iSTATE |                         00000001 |                         00000001
                 iSTATE0 |                         00000010 |                         00000010
                 iSTATE1 |                         00000100 |                         00000100
                 iSTATE2 |                         00001000 |                         00001000
                 iSTATE3 |                         00010000 |                         00010000
                 iSTATE4 |                         00100000 |                         00100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'rd_state_reg' in module 'TOP_RB'
INFO: [Synth 8-802] inferred FSM for state register 'STAT_reg' in module 'TOP_RB'
INFO: [Synth 8-802] inferred FSM for state register 'sd_state_reg' in module 'TOP_RB'
INFO: [Synth 8-5546] ROM "idataInCtrl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "idataOutCtrl" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DATA_OUT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Rx_Cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_len" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Rx_flage" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ap_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "STAT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "STAT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_tx_tdata" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_tx_tkeep" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_tx_tlast" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Tx_Cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "parity" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sd_state" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sd_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sd_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-6159] Found Keep on FSM register 'tx_state_reg' in module 'aurora_64b66b_0_TX_STARTUP_FSM', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    INIT |                         00000000 |                         00000000
       ASSERT_ALL_RESETS |                         00000001 |                         00000001
       RELEASE_PLL_RESET |                         00000010 |                         00000010
DELAY4_RELEASE_MMCM_RESET |                         01000000 |                         01000000
      RELEASE_MMCM_RESET |                         00000100 |                         00000100
  DELAY4_WAIT_RESET_DONE |                         10000000 |                         10000000
         WAIT_RESET_DONE |                         00001000 |                         00001000
      DO_PHASE_ALIGNMENT |                         00010000 |                         00010000
          RESET_FSM_DONE |                         00100000 |                         00100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'rx_state_reg' in module 'aurora_64b66b_0_RX_STARTUP_FSM', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    INIT |                         00000000 |                         00000000
       ASSERT_ALL_RESETS |                         00000001 |                         00000001
       RELEASE_PLL_RESET |                         00000010 |                         00000010
    VERIFY_RECCLK_STABLE |                         00000100 |                         00000100
      RELEASE_MMCM_RESET |                         00001000 |                         00001000
         WAIT_RESET_DONE |                         00010000 |                         00010000
      DO_PHASE_ALIGNMENT |                         00100000 |                         00100000
      MONITOR_DATA_VALID |                         01000000 |                         01000000
                FSM_DONE |                         10000000 |                         10000000
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
          ASSERT_RXRESET |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cdr_reset_fsm_r_reg' using encoding 'one-hot' in module 'aurora_64b66b_0_WRAPPER'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                         00000001
                 iSTATE0 |                              010 |                         00000010
                 iSTATE1 |                              100 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STAT_reg' using encoding 'one-hot' in module 'TOP_RB'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDEL |                         00000001 |                         00000001
                 TX_READ |                         00000010 |                         00000010
                   LO_DA |                         00000100 |                         00000100
                  CNT_DA |                         00001000 |                         00001000
                  PAR_SD |                         00010000 |                         00010000
                 WAIT_SD |                         00100000 |                         00100000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'sd_state_reg' in module 'TOP_RB'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1061.516 ; gain = 648.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 5     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
	   3 Input      1 Bit         XORs := 96    
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               64 Bit    Registers := 19    
	               58 Bit    Registers := 2     
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	               32 Bit    Registers := 16    
	               31 Bit    Registers := 8     
	               23 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 6     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 511   
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 22    
	   7 Input     64 Bit        Muxes := 6     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 30    
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 78    
	  10 Input      1 Bit        Muxes := 27    
	   7 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
	  13 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP_RB 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
+---Registers : 
	               64 Bit    Registers := 13    
	               32 Bit    Registers := 8     
	               31 Bit    Registers := 8     
	               16 Bit    Registers := 5     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 18    
	   7 Input     64 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   7 Input      1 Bit        Muxes := 9     
	   3 Input      1 Bit        Muxes := 3     
Module aurora_64b66b_0_rst_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module aurora_64b66b_0_SUPPORT_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module aurora_64b66b_0_RESET_LOGIC 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aurora_64b66b_0_cdc_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module aurora_64b66b_0_LANE_INIT_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   6 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
Module aurora_64b66b_0_SYM_GEN 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module aurora_64b66b_0_SYM_DEC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   5 Input     64 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module aurora_64b66b_0_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module aurora_64b66b_0_cdc_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
Module aurora_64b66b_0_cdc_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module aurora_64b66b_0_rst_sync__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module aurora_64b66b_0_rst_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module aurora_64b66b_0_TX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 13    
	  10 Input      1 Bit        Muxes := 14    
	   2 Input      1 Bit        Muxes := 8     
Module aurora_64b66b_0_RX_STARTUP_FSM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  10 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 11    
Module aurora_64b66b_0_GTX 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module aurora_64b66b_0_rst_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 11    
Module aurora_64b66b_0_rst_sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 31    
Module aurora_64b66b_0_common_reset_cbcc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module aurora_64b66b_0_common_logic_cbcc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module aurora_64b66b_0_SCRAMBLER_64B66B 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 64    
+---Registers : 
	               64 Bit    Registers := 1     
	               58 Bit    Registers := 1     
Module aurora_64b66b_0_cdc_sync__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module aurora_64b66b_0_DESCRAMBLER_64B66B 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 32    
+---Registers : 
	               58 Bit    Registers := 1     
	               32 Bit    Registers := 1     
Module aurora_64b66b_0_BLOCK_SYNC_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module aurora_64b66b_0_cdc_sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               40 Bit    Registers := 3     
	               35 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
Module aurora_64b66b_0_WRAPPER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 24    
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 3     
Module aurora_64b66b_0_CHANNEL_INIT_SM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module aurora_64b66b_0_CHANNEL_BOND_GEN 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module aurora_64b66b_0_CHANNEL_ERR_DETECT 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aurora_64b66b_0_AXI_TO_LL 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module aurora_64b66b_0_TX_LL_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module aurora_64b66b_0_TX_LL_CONTROL_SM 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 19    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module aurora_64b66b_0_LL_TO_AXI 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module aurora_64b66b_0_RX_LL_DATAPATH 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 7     
Module aurora_64b66b_0_STANDARD_CC_MODULE 
Detailed RTL Component Info : 
+---Registers : 
	               23 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module aurora_64b66b_0_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2020 (col length:140)
BRAMs: 1510 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "txresetfsm_i/tx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/time_tlock_max" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/time_out_500us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/GTTXRESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/MMCM_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/CPLL_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/tx_fsm_reset_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/TXUSERRDY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/run_phase_alignment_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/tx_seq_scramb_reset_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "txresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/rx_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/init_wait_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/init_wait_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/time_out_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "rxresetfsm_i/rx_cdrlock_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "rxresetfsm_i/rx_cdrlocked" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "rxresetfsm_i/time_out_100us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/time_out_1us" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/time_out_2ms" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/MMCM_RESET" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/gtrxreset_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/entered_init_soft_reset_flag" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/rx_fsm_reset_done_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/run_phase_alignment_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/wait_bypass_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rxresetfsm_i/time_out_wait_bypass" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cdr_reset_fsm_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cdr_reset_fsm_cntr_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "idataInCtrl" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design TOP_RB has port sfp_dis[1] driven by constant 0
WARNING: [Synth 8-3917] design TOP_RB has port sfp_dis[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'send_len_reg[0]' (FDSE) to 'DATA_OUT_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'send_len_reg[1]' (FDRE) to 'DATA_OUT_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'send_len_reg[2]' (FDSE) to 'DATA_OUT_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'send_len_reg[3]' (FDRE) to 'DATA_OUT_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'send_len_reg[4]' (FDRE) to 'DATA_OUT_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'send_len_reg[5]' (FDRE) to 'DATA_OUT_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'send_len_reg[6]' (FDRE) to 'DATA_OUT_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'send_len_reg[7]' (FDRE) to 'DATA_OUT_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'send_len_reg[8]' (FDRE) to 'DATA_OUT_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'send_len_reg[9]' (FDRE) to 'DATA_OUT_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'send_len_reg[10]' (FDRE) to 'DATA_OUT_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'send_len_reg[11]' (FDRE) to 'DATA_OUT_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'send_len_reg[12]' (FDRE) to 'DATA_OUT_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'send_len_reg[13]' (FDRE) to 'DATA_OUT_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'send_len_reg[14]' (FDRE) to 'DATA_OUT_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'send_len_reg[15]' (FDRE) to 'DATA_OUT_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][0]' (FDRE) to 'DATA_OUT_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][1]' (FDSE) to 'DATA_OUT_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][2]' (FDRE) to 'DATA_OUT_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][3]' (FDSE) to 'DATA_OUT_reg[0][32]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][4]' (FDRE) to 'DATA_OUT_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][5]' (FDRE) to 'DATA_OUT_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][6]' (FDRE) to 'DATA_OUT_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][7]' (FDRE) to 'DATA_OUT_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][8]' (FDRE) to 'DATA_OUT_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][9]' (FDRE) to 'DATA_OUT_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][10]' (FDRE) to 'DATA_OUT_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][11]' (FDRE) to 'DATA_OUT_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][12]' (FDRE) to 'DATA_OUT_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][13]' (FDRE) to 'DATA_OUT_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][14]' (FDRE) to 'DATA_OUT_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][15]' (FDRE) to 'DATA_OUT_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][16]' (FDRE) to 'DATA_OUT_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][17]' (FDRE) to 'DATA_OUT_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][18]' (FDRE) to 'DATA_OUT_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][19]' (FDRE) to 'DATA_OUT_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][20]' (FDRE) to 'DATA_OUT_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][21]' (FDRE) to 'DATA_OUT_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][22]' (FDRE) to 'DATA_OUT_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][23]' (FDRE) to 'DATA_OUT_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][24]' (FDRE) to 'DATA_OUT_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][25]' (FDRE) to 'DATA_OUT_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][26]' (FDRE) to 'DATA_OUT_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][27]' (FDRE) to 'DATA_OUT_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][28]' (FDRE) to 'DATA_OUT_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][29]' (FDRE) to 'DATA_OUT_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][30]' (FDRE) to 'DATA_OUT_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[4][31]' (FDE) to 'DATA_OUT_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[3][31]' (FDE) to 'DATA_OUT_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[2][31]' (FDE) to 'DATA_OUT_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[1][31]' (FDE) to 'DATA_OUT_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][31]' (FDRE) to 'DATA_OUT_reg[0][33]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][32]' (FDSE) to 'DATA_OUT_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][33]' (FDRE) to 'DATA_OUT_reg[0][35]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][34]' (FDSE) to 'DATA_OUT_reg[0][48]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][35]' (FDRE) to 'DATA_OUT_reg[0][36]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][36]' (FDRE) to 'DATA_OUT_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][37]' (FDRE) to 'DATA_OUT_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][38]' (FDRE) to 'DATA_OUT_reg[0][39]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][39]' (FDRE) to 'DATA_OUT_reg[0][40]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][40]' (FDRE) to 'DATA_OUT_reg[0][41]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][41]' (FDRE) to 'DATA_OUT_reg[0][42]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][42]' (FDRE) to 'DATA_OUT_reg[0][43]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][43]' (FDRE) to 'DATA_OUT_reg[0][44]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][44]' (FDRE) to 'DATA_OUT_reg[0][45]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][45]' (FDRE) to 'DATA_OUT_reg[0][46]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][46]' (FDRE) to 'DATA_OUT_reg[0][47]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][47]' (FDRE) to 'DATA_OUT_reg[0][49]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][48]' (FDSE) to 'DATA_OUT_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][49]' (FDRE) to 'DATA_OUT_reg[0][51]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][50]' (FDSE) to 'DATA_OUT_reg[0][52]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][51]' (FDRE) to 'DATA_OUT_reg[0][53]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][52]' (FDSE) to 'DATA_OUT_reg[0][54]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][53]' (FDRE) to 'DATA_OUT_reg[0][55]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][54]' (FDSE) to 'DATA_OUT_reg[0][57]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][55]' (FDRE) to 'DATA_OUT_reg[0][56]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][56]' (FDRE) to 'DATA_OUT_reg[0][58]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][57]' (FDSE) to 'DATA_OUT_reg[0][59]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][58]' (FDRE) to 'DATA_OUT_reg[0][60]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][59]' (FDSE) to 'DATA_OUT_reg[0][61]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][60]' (FDRE) to 'DATA_OUT_reg[0][62]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[0][61]' (FDSE) to 'DATA_OUT_reg[0][63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATA_OUT_reg[0][62] )
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[4][63]' (FDE) to 'DATA_OUT_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[3][63]' (FDE) to 'DATA_OUT_reg[2][63]'
INFO: [Synth 8-3886] merging instance 'DATA_OUT_reg[2][63]' (FDE) to 'DATA_OUT_reg[1][63]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\DATA_OUT_reg[1][63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\DATA_OUT_reg[0][63] )
INFO: [Synth 8-3886] merging instance 'sd_state_reg[6]' (FDC) to 'sd_state_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sd_state_reg[7] )
INFO: [Synth 8-3886] merging instance 'aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/global_logic_i/channel_bond_gen_i/data_v_r_reg' (FD) to 'aurora_64b66b_rb/inst/aurora_64b66b_0_core_i/tx_ll_i/tx_ll_control_sm_i/datavalid_in_r_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_64b66b_rb/inst/\aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/recclk_mon_restart_count_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (aurora_64b66b_rb/inst/\aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/rxresetfsm_i/recclk_mon_restart_count_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1061.516 ; gain = 648.742
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 70 of g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.xdc. [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0.xdc:70]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1061.516 ; gain = 648.742
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1068.277 ; gain = 655.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1080.934 ; gain = 668.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop aurora_64b66b_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg is being inverted and renamed to aurora_64b66b_0_core_i/rx_ll_i/rx_ll_datapath_i/RX_EOF_N_reg_inv.
INFO: [Synth 8-5365] Flop aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/new_underflow_flag_c_reg is being inverted and renamed to aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/new_underflow_flag_c_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d1_aurora_64b66b_0_cdc_to_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d2_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d3_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d4_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d5_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d6_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_out_d7_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d1_aurora_64b66b_0_cdc_to_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d2_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin aurora_64b66b_0_core_i/aurora_lane_0_i/lane_init_sm_i/u_cdc_rxlossofsync_in/s_level_out_bus_d3_inferred:in0[3] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support_reset_logic.v:132]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support_reset_logic.v:132]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v:528]
WARNING: [Synth 8-5396] Clock pin CLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support_reset_logic.v:124]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support_reset_logic.v:124]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support_reset_logic.v:124]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_support_reset_logic.v:124]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:728]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:698]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:484]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cbcc_gtx_6466.v:559]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:591]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:848]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:591]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:222]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:223]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:298]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:480]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:477]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:769]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:224]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:591]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:591]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:181]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:182]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:406]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:400]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:210]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:211]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:236]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:233]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:591]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:309]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:307]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:305]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:595]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:593]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:591]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:308]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:306]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:304]
WARNING: [Synth 8-5396] Clock pin QPLLLOCKDETCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_gt_common_wrapper.v:137]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:469]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:469]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:469]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:469]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:469]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:469]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:469]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_rx_startup_fsm.v:469]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:735]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:735]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_wrapper.v:735]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_tx_startup_fsm.v:398]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:916]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:925]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:934]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:943]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:952]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:961]
WARNING: [Synth 8-5396] Clock pin CPLLLOCKDETCLK has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/example_design/gt/aurora_64b66b_0_gtx.v:526]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:305]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:307]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:309]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:592]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:594]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:304]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:306]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:308]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:591]
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_cdc_sync.v:593]
INFO: [Common 17-14] Message 'Synth 8-5396' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-5410] Found another clock driver \clock_module_i/initclk_bufg_i :O [g:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.srcs/sources_1/ip/aurora_64b66b_0/aurora_64b66b_0/src/aurora_64b66b_0_clock_module.v:216]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1080.934 ; gain = 668.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1080.934 ; gain = 668.160
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1080.934 ; gain = 668.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1080.934 ; gain = 668.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1080.934 ; gain = 668.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1080.934 ; gain = 668.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|aurora_64b66b_0_support | aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/cpllpd_wait_reg[95]     | 96     | 1     | NO           | NO                 | YES               | 0      | 3       | 
|aurora_64b66b_0_support | aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/aurora_64b66b_0_multi_gt_i/aurora_64b66b_0_gtx_inst/cpllreset_wait_reg[127] | 128    | 1     | NO           | NO                 | YES               | 0      | 4       | 
|aurora_64b66b_0_support | aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_fifo_reset_user_clk/stg11_reg                | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_64b66b_0_support | aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_wr_clk/stg31_reg               | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aurora_64b66b_0_support | aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/u_rst_sync_reset_to_fifo_rd_clk/stg31_reg               | 28     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|aurora_64b66b_0_support | aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_wr_clk_reg                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_64b66b_0_support | aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/common_reset_cbcc_i/cbcc_fifo_reset_rd_clk_reg                              | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_64b66b_0_support | aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/pre_r4_rxheadervalid_i_reg                                                  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_64b66b_0_support | aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/pre_r4_rxheader_from_gtx_i_reg[1]                                           | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|aurora_64b66b_0_support | aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/wait_for_wr_en_wr4_reg[1]                                       | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|aurora_64b66b_0_support | aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/cbcc_gtx0_i/valid_btf_detect_dlyd1_reg                                      | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_64b66b_0_support | aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/pre_r4_rxdatavalid_i_reg                                                    | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aurora_64b66b_0_support | aurora_64b66b_0_core_i/aurora_64b66b_0_wrapper_i/pre_r4_rxdata_from_gtx_i_reg[31]                                            | 4      | 32    | NO           | NO                 | NO                | 32     | 0       | 
|aurora_64b66b_0_support | support_reset_logic_i/dly_gt_rst_r_reg[18]                                                                                   | 19     | 1     | NO           | NO                 | YES               | 0      | 1       | 
+------------------------+------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         2|
|2     |ila_1         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |ila_0         |     1|
|2     |ila_0__2      |     1|
|3     |ila_1         |     1|
|4     |BUFG          |     5|
|5     |BUFGCE        |     1|
|6     |CARRY4        |    59|
|7     |FIFO36E1      |     1|
|8     |GTXE2_CHANNEL |     1|
|9     |GTXE2_COMMON  |     1|
|10    |IBUFDS_GTE2   |     1|
|11    |LUT1          |  2046|
|12    |LUT2          |   702|
|13    |LUT3          |   477|
|14    |LUT4          |   458|
|15    |LUT5          |   259|
|16    |LUT6          |   397|
|17    |MMCME2_ADV    |     1|
|18    |SRL16E        |    42|
|19    |SRLC32E       |   185|
|20    |FD            |    13|
|21    |FDCE          |   588|
|22    |FDPE          |   262|
|23    |FDR           |     2|
|24    |FDRE          |  2273|
|25    |FDSE          |    61|
|26    |LDC           |   256|
|27    |IBUF          |     3|
|28    |IBUFDS        |     1|
|29    |OBUF          |     2|
+------+--------------+------+

Report Instance Areas: 
+------+------------------------------------------------+-------------------------------------------------+------+
|      |Instance                                        |Module                                           |Cells |
+------+------------------------------------------------+-------------------------------------------------+------+
|1     |top                                             |                                                 |  8097|
|2     |  aurora_64b66b_rb                              |aurora_64b66b_0                                  |  4699|
|3     |    inst                                        |aurora_64b66b_0_support                          |  4699|
|4     |      aurora_64b66b_0_core_i                    |aurora_64b66b_0_core                             |  4661|
|5     |        ll_to_axi_data_i                        |aurora_64b66b_0_LL_TO_AXI                        |     1|
|6     |        aurora_64b66b_0_wrapper_i               |aurora_64b66b_0_WRAPPER                          |  3494|
|7     |          aurora_64b66b_0_multi_gt_i            |aurora_64b66b_0_MULTI_GT                         |    28|
|8     |            aurora_64b66b_0_gtx_inst            |aurora_64b66b_0_GTX                              |    28|
|9     |          block_sync_sm_gtx0_i                  |aurora_64b66b_0_BLOCK_SYNC_SM                    |    93|
|10    |          cbcc_gtx0_i                           |aurora_64b66b_0_CLOCK_CORRECTION_CHANNEL_BONDING |   990|
|11    |            u_cdc_overflow_flag_c               |aurora_64b66b_0_cdc_sync__parameterized3         |   205|
|12    |            u_cdc_rxlossofsync_in               |aurora_64b66b_0_cdc_sync__parameterized1_34      |   206|
|13    |            u_cdc_wr_err_rd_clk                 |aurora_64b66b_0_cdc_sync__parameterized3_35      |   205|
|14    |            u_rst_sync_btf_sync                 |aurora_64b66b_0_rst_sync__parameterized0_36      |     4|
|15    |          common_logic_cbcc_i                   |aurora_64b66b_0_common_logic_cbcc                |     5|
|16    |          common_reset_cbcc_i                   |aurora_64b66b_0_common_reset_cbcc                |   272|
|17    |            u_cdc_chan_bond_reset               |aurora_64b66b_0_cdc_sync__parameterized1_26      |   207|
|18    |            u_rst_sync_cbcc_fifo_reset_rd_clk   |aurora_64b66b_0_rst_sync__parameterized0_27      |     5|
|19    |            u_rst_sync_cbcc_only_reset_rd_clk   |aurora_64b66b_0_rst_sync__parameterized0_28      |     5|
|20    |            u_rst_sync_fifo_reset_user_clk      |aurora_64b66b_0_rst_sync__parameterized2         |     5|
|21    |            u_rst_sync_r_sync3                  |aurora_64b66b_0_rst_sync__parameterized0_29      |     6|
|22    |            u_rst_sync_reset_rd_clk             |aurora_64b66b_0_rst_sync__parameterized0_30      |     4|
|23    |            u_rst_sync_reset_to_fifo_rd_clk     |aurora_64b66b_0_rst_sync__parameterized3         |     6|
|24    |            u_rst_sync_reset_to_fifo_wr_clk     |aurora_64b66b_0_rst_sync__parameterized3_31      |     6|
|25    |            u_rst_sync_reset_wr_clk             |aurora_64b66b_0_rst_sync__parameterized0_32      |     4|
|26    |            u_rst_sync_rst_cbcc_rd_clk          |aurora_64b66b_0_rst_sync__parameterized0_33      |     6|
|27    |          descrambler_64b66b_gtx0_i             |aurora_64b66b_0_DESCRAMBLER_64B66B               |   129|
|28    |          rxresetfsm_i                          |aurora_64b66b_0_RX_STARTUP_FSM                   |   275|
|29    |            u_rst_sync_mmcm_lock                |aurora_64b66b_0_rst_sync__parameterized1_18      |    12|
|30    |            u_rst_sync_plllock                  |aurora_64b66b_0_rst_sync__parameterized1_19      |    13|
|31    |            u_rst_sync_run_phase_align          |aurora_64b66b_0_rst_sync__parameterized1_20      |     6|
|32    |            u_rst_sync_rx_fsm_reset_done        |aurora_64b66b_0_rst_sync__parameterized1_21      |     8|
|33    |            u_rst_sync_rx_reset                 |aurora_64b66b_0_rst_sync_22                      |     5|
|34    |            u_rst_sync_rxresetdone              |aurora_64b66b_0_rst_sync__parameterized1_23      |    10|
|35    |            u_rst_sync_system_reset             |aurora_64b66b_0_rst_sync_24                      |     6|
|36    |            u_rst_sync_time_out_wait_bypass     |aurora_64b66b_0_rst_sync__parameterized1_25      |     6|
|37    |          scrambler_64b66b_gtx0_i               |aurora_64b66b_0_SCRAMBLER_64B66B                 |   182|
|38    |          txresetfsm_i                          |aurora_64b66b_0_TX_STARTUP_FSM                   |   252|
|39    |            u_rst_sync_plllock                  |aurora_64b66b_0_rst_sync__parameterized1         |    11|
|40    |            u_rst_sync_run_phase_align          |aurora_64b66b_0_rst_sync__parameterized1_13      |     6|
|41    |            u_rst_sync_time_out_wait_bypass     |aurora_64b66b_0_rst_sync__parameterized1_14      |    18|
|42    |            u_rst_sync_tx_fsm_rst_done          |aurora_64b66b_0_rst_sync__parameterized1_15      |     7|
|43    |            u_rst_sync_tx_seq_scram_rst         |aurora_64b66b_0_rst_sync__parameterized1_16      |     5|
|44    |            u_rst_sync_txresetdone              |aurora_64b66b_0_rst_sync__parameterized1_17      |     8|
|45    |          u_cdc__check_polarity                 |aurora_64b66b_0_cdc_sync_6                       |   206|
|46    |          u_cdc_gt_cplllock_i                   |aurora_64b66b_0_cdc_sync__parameterized1         |   206|
|47    |          u_cdc_hard_err_init                   |aurora_64b66b_0_cdc_sync__parameterized1_7       |   209|
|48    |          u_cdc_rx_elastic_buferr               |aurora_64b66b_0_cdc_sync__parameterized0         |   206|
|49    |          u_cdc_rxpolarity_                     |aurora_64b66b_0_cdc_sync__parameterized2         |   205|
|50    |          u_rst_sync_blocksyncall_initclk_sync  |aurora_64b66b_0_rst_sync__parameterized0         |     9|
|51    |          u_rst_sync_blocksyncprop_inrxclk_sync |aurora_64b66b_0_rst_sync__parameterized0_8       |     6|
|52    |          u_rst_sync_fsm_resetdone              |aurora_64b66b_0_rst_sync__parameterized0_9       |     5|
|53    |          u_rst_sync_gtx_reset_comb             |aurora_64b66b_0_rst_sync__parameterized0_10      |     5|
|54    |          u_rst_sync_reset_initclk              |aurora_64b66b_0_rst_sync__parameterized0_11      |     7|
|55    |          u_rst_sync_txusrclk_gtx_reset_comb    |aurora_64b66b_0_rst_sync__parameterized0_12      |     5|
|56    |        aurora_lane_0_i                         |aurora_64b66b_0_AURORA_LANE                      |   556|
|57    |          err_detect_i                          |aurora_64b66b_0_ERR_DETECT                       |     3|
|58    |          lane_init_sm_i                        |aurora_64b66b_0_LANE_INIT_SM                     |   240|
|59    |            u_cdc_rxlossofsync_in               |aurora_64b66b_0_cdc_sync                         |   210|
|60    |          sym_dec_i                             |aurora_64b66b_0_SYM_DEC                          |   233|
|61    |          sym_gen_i                             |aurora_64b66b_0_SYM_GEN                          |    80|
|62    |            u_pma_init_data_sync                |aurora_64b66b_0_rst_sync_5                       |     8|
|63    |        axi_to_ll_data_i                        |aurora_64b66b_0_AXI_TO_LL                        |     2|
|64    |        core_reset_logic_i                      |aurora_64b66b_0_RESET_LOGIC                      |    20|
|65    |          u_link_rst_sync                       |aurora_64b66b_0_rst_sync_2                       |     5|
|66    |          u_pd_sync                             |aurora_64b66b_0_rst_sync_3                       |     5|
|67    |          u_rst_done_sync                       |aurora_64b66b_0_rst_sync_4                       |     5|
|68    |        global_logic_i                          |aurora_64b66b_0_GLOBAL_LOGIC                     |    58|
|69    |          channel_bond_gen_i                    |aurora_64b66b_0_CHANNEL_BOND_GEN                 |    15|
|70    |          channel_err_detect_i                  |aurora_64b66b_0_CHANNEL_ERR_DETECT               |     1|
|71    |          channel_init_sm_i                     |aurora_64b66b_0_CHANNEL_INIT_SM                  |    42|
|72    |        rx_ll_i                                 |aurora_64b66b_0_RX_LL                            |   290|
|73    |          rx_ll_datapath_i                      |aurora_64b66b_0_RX_LL_DATAPATH                   |   290|
|74    |        standard_cc_module_i                    |aurora_64b66b_0_STANDARD_CC_MODULE               |    80|
|75    |        tx_ll_i                                 |aurora_64b66b_0_TX_LL                            |   159|
|76    |          tx_ll_control_sm_i                    |aurora_64b66b_0_TX_LL_CONTROL_SM                 |    90|
|77    |          tx_ll_datapath_i                      |aurora_64b66b_0_TX_LL_DATAPATH                   |    69|
|78    |      clock_module_i                            |aurora_64b66b_0_CLOCK_MODULE                     |     6|
|79    |      gt_common_support                         |aurora_64b66b_0_gt_common_wrapper                |     1|
|80    |      gt_reset_sync                             |aurora_64b66b_0_rst_sync                         |     5|
|81    |      reset_pb_sync                             |aurora_64b66b_0_rst_sync_0                       |     5|
|82    |      support_reset_logic_i                     |aurora_64b66b_0_SUPPORT_RESET_LOGIC              |    19|
|83    |        u_rst_sync_gt                           |aurora_64b66b_0_rst_sync_1                       |     5|
+------+------------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1080.934 ; gain = 668.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5425 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1080.934 ; gain = 202.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1080.934 ; gain = 668.160
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 334 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1082.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 272 instances were transformed.
  BUFGCE => BUFGCTRL: 1 instances
  FD => FDRE: 13 instances
  FDR => FDRE: 2 instances
  LDC => LDCE: 256 instances

INFO: [Common 17-83] Releasing license: Synthesis
402 Infos, 453 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 1082.859 ; gain = 671.809
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1082.859 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'G:/QH_WORK/Demo/vivado_prj/demo_rb_64/demo_rb_64/demo_rb_64.runs/synth_1/TOP_RB.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_RB_utilization_synth.rpt -pb TOP_RB_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 18 16:32:35 2020...
