[%General]
%3Csource%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/t65/T65_MCode.vhd
%3Cfilename%3E=C:/Users/alans/Documents/GitHub/Apple-II_MiSTer/rtl/newrtl/t65_mcode.v
%3Cclass%3E=100
%3Cbasename%3E=T65_MCode
%3Csubpkgs%3E=T65_Pack

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=mode, ir, mcycle, p, rdy_mod, lcycle, alu_op, set_busa_to, set_addr_to, write_data, jump, baadd, baquirk, breakatna, adadd, addy, pcadd, inc_s, dec_s, lda, ldp, ldx, ldy, lds, lddi, ldalu, ldad, ldbal, ldbah, savep, write
%3Clabel0%3E\category=113
%3Clabel0%3E\port=0
%3Clabel0%3E\alias=<label0>
%3Clabel1%3E\category=113
%3Clabel1%3E\port=0
%3Clabel1%3E\alias=<label1>
adadd\category=117
adadd\port=2
adadd\alias=ADAdd
adadd\type\Subtype\mark1=ieee::std_logic
adadd\type\Subtype\mark2=ieee::std_logic
addy\category=117
addy\port=2
addy\alias=AddY
addy\type\Subtype\mark1=ieee::std_logic
addy\type\Subtype\mark2=ieee::std_logic
alu_op\category=117
alu_op\port=2
alu_op\alias=ALU_Op
alu_op\type\Subtype\mark2=t65_pack::t_alu_op
alumore\category=117
alumore\port=0
alumore\alias=ALUmore
alumore\type\Subtype\mark1=ieee::std_logic
alumore\type\Subtype\mark2=ieee::std_logic
baadd\category=117
baadd\port=2
baadd\alias=BAAdd
baadd\type\Subtype\mark1=ieee::std_logic_vector
baadd\type\Subtype\mark2=ieee::std_logic_vector
baadd\type\Subtype\constraint\0\Range\dir=false
baadd\type\Subtype\constraint\0\Range\left\Constant\value=1
baadd\type\Subtype\constraint\0\Range\left\Constant\units=
baadd\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
baadd\type\Subtype\constraint\0\Range\right\Constant\value=0
baadd\type\Subtype\constraint\0\Range\right\Constant\units=
baadd\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
baquirk\category=117
baquirk\port=2
baquirk\alias=BAQuirk
baquirk\type\Subtype\mark1=ieee::std_logic_vector
baquirk\type\Subtype\mark2=ieee::std_logic_vector
baquirk\type\Subtype\constraint\0\Range\dir=false
baquirk\type\Subtype\constraint\0\Range\left\Constant\value=1
baquirk\type\Subtype\constraint\0\Range\left\Constant\units=
baquirk\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
baquirk\type\Subtype\constraint\0\Range\right\Constant\value=0
baquirk\type\Subtype\constraint\0\Range\right\Constant\units=
baquirk\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
branch\category=117
branch\port=0
branch\alias=Branch
branch\type\Subtype\mark1=ieee::std_logic
branch\type\Subtype\mark2=ieee::std_logic
breakatna\category=117
breakatna\port=2
breakatna\alias=BreakAtNA
breakatna\type\Subtype\mark1=ieee::std_logic
breakatna\type\Subtype\mark2=ieee::std_logic
dec_s\category=117
dec_s\port=2
dec_s\alias=Dec_S
dec_s\type\Subtype\mark1=ieee::std_logic
dec_s\type\Subtype\mark2=ieee::std_logic
inc_s\category=117
inc_s\port=2
inc_s\alias=Inc_S
inc_s\type\Subtype\mark1=ieee::std_logic
inc_s\type\Subtype\mark2=ieee::std_logic
ir\category=117
ir\port=1
ir\alias=IR
ir\type\Subtype\mark1=ieee::std_logic_vector
ir\type\Subtype\mark2=ieee::std_logic_vector
ir\type\Subtype\constraint\0\Range\dir=false
ir\type\Subtype\constraint\0\Range\left\Constant\value=7
ir\type\Subtype\constraint\0\Range\left\Constant\units=
ir\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
ir\type\Subtype\constraint\0\Range\right\Constant\value=0
ir\type\Subtype\constraint\0\Range\right\Constant\units=
ir\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
jump\category=117
jump\port=2
jump\alias=Jump
jump\type\Subtype\mark1=ieee::std_logic_vector
jump\type\Subtype\mark2=ieee::std_logic_vector
jump\type\Subtype\constraint\0\Range\dir=false
jump\type\Subtype\constraint\0\Range\left\Constant\value=1
jump\type\Subtype\constraint\0\Range\left\Constant\units=
jump\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
jump\type\Subtype\constraint\0\Range\right\Constant\value=0
jump\type\Subtype\constraint\0\Range\right\Constant\units=
jump\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
lcycle\category=117
lcycle\port=2
lcycle\alias=LCycle
lcycle\type\Subtype\mark2=t65_pack::t_lcycle
lda\category=117
lda\port=2
lda\alias=LDA
lda\type\Subtype\mark1=ieee::std_logic
lda\type\Subtype\mark2=ieee::std_logic
ldad\category=117
ldad\port=2
ldad\alias=LDAD
ldad\type\Subtype\mark1=ieee::std_logic
ldad\type\Subtype\mark2=ieee::std_logic
ldalu\category=117
ldalu\port=2
ldalu\alias=LDALU
ldalu\type\Subtype\mark1=ieee::std_logic
ldalu\type\Subtype\mark2=ieee::std_logic
ldbah\category=117
ldbah\port=2
ldbah\alias=LDBAH
ldbah\type\Subtype\mark1=ieee::std_logic
ldbah\type\Subtype\mark2=ieee::std_logic
ldbal\category=117
ldbal\port=2
ldbal\alias=LDBAL
ldbal\type\Subtype\mark1=ieee::std_logic
ldbal\type\Subtype\mark2=ieee::std_logic
lddi\category=117
lddi\port=2
lddi\alias=LDDI
lddi\type\Subtype\mark1=ieee::std_logic
lddi\type\Subtype\mark2=ieee::std_logic
ldp\category=117
ldp\port=2
ldp\alias=LDP
ldp\type\Subtype\mark1=ieee::std_logic
ldp\type\Subtype\mark2=ieee::std_logic
lds\category=117
lds\port=2
lds\alias=LDS
lds\type\Subtype\mark1=ieee::std_logic
lds\type\Subtype\mark2=ieee::std_logic
ldx\category=117
ldx\port=2
ldx\alias=LDX
ldx\type\Subtype\mark1=ieee::std_logic
ldx\type\Subtype\mark2=ieee::std_logic
ldy\category=117
ldy\port=2
ldy\alias=LDY
ldy\type\Subtype\mark1=ieee::std_logic
ldy\type\Subtype\mark2=ieee::std_logic
mcycle\category=117
mcycle\port=1
mcycle\alias=MCycle
mcycle\type\Subtype\mark2=t65_pack::t_lcycle
mode\category=117
mode\port=1
mode\alias=Mode
mode\type\Subtype\mark1=ieee::std_logic_vector
mode\type\Subtype\mark2=ieee::std_logic_vector
mode\type\Subtype\constraint\0\Range\dir=false
mode\type\Subtype\constraint\0\Range\left\Constant\value=1
mode\type\Subtype\constraint\0\Range\left\Constant\units=
mode\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
mode\type\Subtype\constraint\0\Range\right\Constant\value=0
mode\type\Subtype\constraint\0\Range\right\Constant\units=
mode\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
p\category=117
p\port=1
p\alias=P
p\type\Subtype\mark1=ieee::std_logic_vector
p\type\Subtype\mark2=ieee::std_logic_vector
p\type\Subtype\constraint\0\Range\dir=false
p\type\Subtype\constraint\0\Range\left\Constant\value=7
p\type\Subtype\constraint\0\Range\left\Constant\units=
p\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
p\type\Subtype\constraint\0\Range\right\Constant\value=0
p\type\Subtype\constraint\0\Range\right\Constant\units=
p\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
pcadd\category=117
pcadd\port=2
pcadd\alias=PCAdd
pcadd\type\Subtype\mark1=ieee::std_logic
pcadd\type\Subtype\mark2=ieee::std_logic
rdy_mod\category=117
rdy_mod\port=1
rdy_mod\alias=Rdy_mod
rdy_mod\type\Subtype\mark1=ieee::std_logic
rdy_mod\type\Subtype\mark2=ieee::std_logic
rtl\category=101
rtl\port=0
rtl\alias=rtl
savep\category=117
savep\port=2
savep\alias=SaveP
savep\type\Subtype\mark1=ieee::std_logic
savep\type\Subtype\mark2=ieee::std_logic
set_addr_to\category=117
set_addr_to\port=2
set_addr_to\alias=Set_Addr_To
set_addr_to\type\Subtype\mark2=t65_pack::t_set_addr_to
set_busa_to\category=117
set_busa_to\port=2
set_busa_to\alias=Set_BusA_To
set_busa_to\type\Subtype\mark2=t65_pack::t_set_busa_to
t65_mcode\category=100
t65_mcode\port=0
t65_mcode\alias=T65_MCode
write\category=117
write\port=2
write\alias=Write
write\type\Subtype\mark1=ieee::std_logic
write\type\Subtype\mark2=ieee::std_logic
write_data\category=117
write_data\port=2
write_data\alias=Write_Data
write_data\type\Subtype\mark2=t65_pack::t_write_data
%3ChasCode%3E=true
alu_op\type\Subtype\mark1=t65_pack::t_alu_op
lcycle\type\Subtype\mark1=t65_pack::t_lcycle
mcycle\type\Subtype\mark1=t65_pack::t_lcycle
set_addr_to\type\Subtype\mark1=t65_pack::t_set_addr_to
set_busa_to\type\Subtype\mark1=t65_pack::t_set_busa_to
write_data\type\Subtype\mark1=t65_pack::t_write_data
