<profile>

<section name = "Vitis HLS Report for 'layernorm_accumulate'" level="0">
<item name = "Date">Wed Jul 31 17:03:03 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Deit_cpp</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">34, 35, 0.340 us, 0.350 us, 24, 24, loop rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- _ln70_for_block_dim">34, 34, 12, 1, 1, 24, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 877, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 32, 0, 320, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 173, -</column>
<column name="Register">-, -, 1788, 352, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32s_16ns_48_1_1_U378">mul_32s_16ns_48_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_16ns_48_1_1_U380">mul_32s_16ns_48_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_16ns_48_1_1_U382">mul_32s_16ns_48_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_16ns_48_1_1_U384">mul_32s_16ns_48_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_16ns_48_1_1_U385">mul_32s_16ns_48_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_16ns_48_1_1_U386">mul_32s_16ns_48_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_16ns_48_1_1_U390">mul_32s_16ns_48_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_16ns_48_1_1_U391">mul_32s_16ns_48_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_26s_54_1_1_U379">mul_32s_26s_54_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_26s_54_1_1_U381">mul_32s_26s_54_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_26s_54_1_1_U383">mul_32s_26s_54_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_26s_54_1_1_U387">mul_32s_26s_54_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_26s_54_1_1_U388">mul_32s_26s_54_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_26s_54_1_1_U389">mul_32s_26s_54_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_26s_54_1_1_U392">mul_32s_26s_54_1_1, 0, 2, 0, 20, 0</column>
<column name="mul_32s_26s_54_1_1_U393">mul_32s_26s_54_1_1, 0, 2, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln138_fu_379_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln813_38_fu_687_p2">+, 0, 0, 34, 27, 27</column>
<column name="add_ln813_39_fu_697_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln813_40_fu_911_p2">+, 0, 0, 34, 27, 27</column>
<column name="add_ln813_41_fu_921_p2">+, 0, 0, 34, 27, 27</column>
<column name="add_ln813_42_fu_931_p2">+, 0, 0, 35, 28, 28</column>
<column name="add_ln813_43_fu_941_p2">+, 0, 0, 36, 29, 29</column>
<column name="add_ln813_44_fu_1033_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_45_fu_1039_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln813_fu_677_p2">+, 0, 0, 34, 27, 27</column>
<column name="dim_block_fu_395_p2">+, 0, 0, 12, 5, 1</column>
<column name="ret_V_240_fu_733_p2">+, 0, 0, 61, 54, 54</column>
<column name="ret_V_241_fu_768_p2">+, 0, 0, 61, 54, 54</column>
<column name="ret_V_242_fu_807_p2">+, 0, 0, 61, 54, 54</column>
<column name="ret_V_243_fu_846_p2">+, 0, 0, 61, 54, 54</column>
<column name="ret_V_244_fu_978_p2">+, 0, 0, 61, 54, 54</column>
<column name="ret_V_245_fu_1014_p2">+, 0, 0, 61, 54, 54</column>
<column name="ret_V_fu_710_p2">+, 0, 0, 61, 54, 54</column>
<column name="sub_ln138_fu_369_p2">-, 0, 0, 26, 19, 19</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_195">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_371">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln70_fu_401_p2">icmp, 0, 0, 9, 5, 5</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter11">9, 2, 1, 2</column>
<column name="ap_phi_mux_dim_block48_phi_fu_280_p6">14, 3, 5, 15</column>
<column name="ap_phi_mux_do_init_phi_fu_264_p6">14, 3, 1, 3</column>
<column name="ap_phi_mux_inout2_addr_rewind_idx_phi_fu_295_p6">14, 3, 64, 192</column>
<column name="ap_phi_reg_pp0_iter2_inout2_addr_phi_idx_reg_305">9, 2, 64, 128</column>
<column name="ap_return_0">9, 2, 32, 64</column>
<column name="ap_return_1">9, 2, 32, 64</column>
<column name="dim_block48_reg_276">9, 2, 5, 10</column>
<column name="inout2_addr_phi_idx_reg_305">9, 2, 64, 128</column>
<column name="inout2_addr_rewind_idx_reg_291">9, 2, 64, 128</column>
<column name="inout2_blk_n_AR">9, 2, 1, 2</column>
<column name="inout2_blk_n_R">9, 2, 1, 2</column>
<column name="mean_V_write_assign51_reg_317">9, 2, 32, 64</column>
<column name="mean_sq_V_write_assign49_reg_331">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln813_39_reg_1173">28, 0, 28, 0</column>
<column name="add_ln813_43_reg_1193">29, 0, 29, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_inout2_addr_phi_idx_reg_305">64, 0, 64, 0</column>
<column name="ap_phi_reg_pp0_iter2_inout2_addr_phi_idx_reg_305">64, 0, 64, 0</column>
<column name="ap_return_0_preg">32, 0, 32, 0</column>
<column name="ap_return_1_preg">32, 0, 32, 0</column>
<column name="dim_block48_reg_276">5, 0, 5, 0</column>
<column name="dim_block_reg_1066">5, 0, 5, 0</column>
<column name="do_init_reg_260">1, 0, 1, 0</column>
<column name="icmp_ln70_reg_1071">1, 0, 1, 0</column>
<column name="inout2_addr_phi_idx_reg_305">64, 0, 64, 0</column>
<column name="inout2_addr_rewind_idx_reg_291">64, 0, 64, 0</column>
<column name="mean_V_write_assign51_reg_317">32, 0, 32, 0</column>
<column name="mean_sq_V_write_assign49_reg_331">32, 0, 32, 0</column>
<column name="r_V_524_reg_1146">54, 0, 54, 0</column>
<column name="r_V_527_reg_1151">54, 0, 54, 0</column>
<column name="tmp_478_reg_1178">32, 0, 32, 0</column>
<column name="tmp_reg_1141">32, 0, 32, 0</column>
<column name="trunc_ln_reg_1061">59, 0, 59, 0</column>
<column name="x_dim_V_56_reg_1106">32, 0, 32, 0</column>
<column name="x_dim_V_57_reg_1113">32, 0, 32, 0</column>
<column name="x_dim_V_58_reg_1120">32, 0, 32, 0</column>
<column name="x_dim_V_59_reg_1127">32, 0, 32, 0</column>
<column name="x_dim_V_60_reg_1134">32, 0, 32, 0</column>
<column name="x_dim_V_61_reg_1092">32, 0, 32, 0</column>
<column name="x_dim_V_62_reg_1099">32, 0, 32, 0</column>
<column name="x_dim_V_reg_1085">32, 0, 32, 0</column>
<column name="x_dim_mean_term_3_reg_1156">26, 0, 26, 0</column>
<column name="x_dim_mean_term_4_reg_1161">26, 0, 26, 0</column>
<column name="x_dim_mean_term_5_reg_1167">26, 0, 26, 0</column>
<column name="x_dim_mean_term_6_reg_1183">26, 0, 26, 0</column>
<column name="x_dim_mean_term_7_reg_1188">26, 0, 26, 0</column>
<column name="dim_block48_reg_276">64, 32, 5, 0</column>
<column name="do_init_reg_260">64, 32, 1, 0</column>
<column name="icmp_ln70_reg_1071">64, 32, 1, 0</column>
<column name="x_dim_V_56_reg_1106">64, 32, 32, 0</column>
<column name="x_dim_V_57_reg_1113">64, 32, 32, 0</column>
<column name="x_dim_V_58_reg_1120">64, 32, 32, 0</column>
<column name="x_dim_V_59_reg_1127">64, 32, 32, 0</column>
<column name="x_dim_V_60_reg_1134">64, 32, 32, 0</column>
<column name="x_dim_V_61_reg_1092">64, 32, 32, 0</column>
<column name="x_dim_V_62_reg_1099">64, 32, 32, 0</column>
<column name="x_dim_V_reg_1085">64, 32, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, layernorm_accumulate, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, layernorm_accumulate, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, layernorm_accumulate, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, layernorm_accumulate, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, layernorm_accumulate, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, layernorm_accumulate, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, layernorm_accumulate, return value</column>
<column name="ap_return_0">out, 32, ap_ctrl_hs, layernorm_accumulate, return value</column>
<column name="ap_return_1">out, 32, ap_ctrl_hs, layernorm_accumulate, return value</column>
<column name="m_axi_inout2_AWVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWADDR">out, 64, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWLEN">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWSIZE">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWBURST">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWLOCK">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWCACHE">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWPROT">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWQOS">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWREGION">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_AWUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WDATA">out, 256, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WSTRB">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WLAST">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_WUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARVALID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARREADY">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARADDR">out, 64, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARID">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARLEN">out, 32, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARSIZE">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARBURST">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARLOCK">out, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARCACHE">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARPROT">out, 3, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARQOS">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARREGION">out, 4, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_ARUSER">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RVALID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RREADY">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RDATA">in, 256, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RLAST">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RFIFONUM">in, 9, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RUSER">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_RRESP">in, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BVALID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BREADY">out, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BRESP">in, 2, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BID">in, 1, m_axi, inout2, pointer</column>
<column name="m_axi_inout2_BUSER">in, 1, m_axi, inout2, pointer</column>
<column name="patch">in, 8, ap_none, patch, scalar</column>
<column name="x">in, 64, ap_none, x, scalar</column>
<column name="x_patch_data_M_elems_V1_address0">out, 5, ap_memory, x_patch_data_M_elems_V1, array</column>
<column name="x_patch_data_M_elems_V1_ce0">out, 1, ap_memory, x_patch_data_M_elems_V1, array</column>
<column name="x_patch_data_M_elems_V1_we0">out, 1, ap_memory, x_patch_data_M_elems_V1, array</column>
<column name="x_patch_data_M_elems_V1_d0">out, 32, ap_memory, x_patch_data_M_elems_V1, array</column>
<column name="x_patch_data_M_elems_V_12_address0">out, 5, ap_memory, x_patch_data_M_elems_V_12, array</column>
<column name="x_patch_data_M_elems_V_12_ce0">out, 1, ap_memory, x_patch_data_M_elems_V_12, array</column>
<column name="x_patch_data_M_elems_V_12_we0">out, 1, ap_memory, x_patch_data_M_elems_V_12, array</column>
<column name="x_patch_data_M_elems_V_12_d0">out, 32, ap_memory, x_patch_data_M_elems_V_12, array</column>
<column name="x_patch_data_M_elems_V_23_address0">out, 5, ap_memory, x_patch_data_M_elems_V_23, array</column>
<column name="x_patch_data_M_elems_V_23_ce0">out, 1, ap_memory, x_patch_data_M_elems_V_23, array</column>
<column name="x_patch_data_M_elems_V_23_we0">out, 1, ap_memory, x_patch_data_M_elems_V_23, array</column>
<column name="x_patch_data_M_elems_V_23_d0">out, 32, ap_memory, x_patch_data_M_elems_V_23, array</column>
<column name="x_patch_data_M_elems_V_34_address0">out, 5, ap_memory, x_patch_data_M_elems_V_34, array</column>
<column name="x_patch_data_M_elems_V_34_ce0">out, 1, ap_memory, x_patch_data_M_elems_V_34, array</column>
<column name="x_patch_data_M_elems_V_34_we0">out, 1, ap_memory, x_patch_data_M_elems_V_34, array</column>
<column name="x_patch_data_M_elems_V_34_d0">out, 32, ap_memory, x_patch_data_M_elems_V_34, array</column>
<column name="x_patch_data_M_elems_V_45_address0">out, 5, ap_memory, x_patch_data_M_elems_V_45, array</column>
<column name="x_patch_data_M_elems_V_45_ce0">out, 1, ap_memory, x_patch_data_M_elems_V_45, array</column>
<column name="x_patch_data_M_elems_V_45_we0">out, 1, ap_memory, x_patch_data_M_elems_V_45, array</column>
<column name="x_patch_data_M_elems_V_45_d0">out, 32, ap_memory, x_patch_data_M_elems_V_45, array</column>
<column name="x_patch_data_M_elems_V_56_address0">out, 5, ap_memory, x_patch_data_M_elems_V_56, array</column>
<column name="x_patch_data_M_elems_V_56_ce0">out, 1, ap_memory, x_patch_data_M_elems_V_56, array</column>
<column name="x_patch_data_M_elems_V_56_we0">out, 1, ap_memory, x_patch_data_M_elems_V_56, array</column>
<column name="x_patch_data_M_elems_V_56_d0">out, 32, ap_memory, x_patch_data_M_elems_V_56, array</column>
<column name="x_patch_data_M_elems_V_67_address0">out, 5, ap_memory, x_patch_data_M_elems_V_67, array</column>
<column name="x_patch_data_M_elems_V_67_ce0">out, 1, ap_memory, x_patch_data_M_elems_V_67, array</column>
<column name="x_patch_data_M_elems_V_67_we0">out, 1, ap_memory, x_patch_data_M_elems_V_67, array</column>
<column name="x_patch_data_M_elems_V_67_d0">out, 32, ap_memory, x_patch_data_M_elems_V_67, array</column>
<column name="x_patch_data_M_elems_V_78_address0">out, 5, ap_memory, x_patch_data_M_elems_V_78, array</column>
<column name="x_patch_data_M_elems_V_78_ce0">out, 1, ap_memory, x_patch_data_M_elems_V_78, array</column>
<column name="x_patch_data_M_elems_V_78_we0">out, 1, ap_memory, x_patch_data_M_elems_V_78, array</column>
<column name="x_patch_data_M_elems_V_78_d0">out, 32, ap_memory, x_patch_data_M_elems_V_78, array</column>
</table>
</item>
</section>
</profile>
