
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119451                       # Number of seconds simulated
sim_ticks                                119451492783                       # Number of ticks simulated
final_tick                               1177310314096                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 133272                       # Simulator instruction rate (inst/s)
host_op_rate                                   171567                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3688528                       # Simulator tick rate (ticks/s)
host_mem_usage                               16923668                       # Number of bytes of host memory used
host_seconds                                 32384.60                       # Real time elapsed on the host
sim_insts                                  4315971306                       # Number of instructions simulated
sim_ops                                    5556138927                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2049280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1720192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       732672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1249024                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5758080                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6912                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2073600                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2073600                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16010                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13439                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5724                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         9758                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 44985                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           16200                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                16200                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10716                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17155750                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14400758                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        17145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6133636                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        15002                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10456328                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                48204337                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10716                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15002                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        17145                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        15002                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              57864                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          17359348                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               17359348                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          17359348                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10716                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17155750                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14400758                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        17145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6133636                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        15002                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10456328                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               65563685                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               143399152                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23173090                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19081694                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1931749                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9415148                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8669696                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438005                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87809                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104481085                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128030693                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23173090                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11107701                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27189931                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6261129                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5050021                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12103510                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1572895                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    141018300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.106003                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.547692                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       113828369     80.72%     80.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2784144      1.97%     82.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2362026      1.67%     84.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2380442      1.69%     86.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2269725      1.61%     87.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1125208      0.80%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          778171      0.55%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1978558      1.40%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13511657      9.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    141018300                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.161599                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.892827                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103307271                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6468596                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26841881                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       109743                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4290800                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3731878                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6464                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154437535                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51164                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4290800                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103821878                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3902229                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1405117                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26426998                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1171270                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     152990465                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1601                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        399818                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       623151                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        22372                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214040956                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713111710                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713111710                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45781731                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33861                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17839                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3797567                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15191142                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7902107                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310601                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1694594                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149133526                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139206585                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108080                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25183969                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57115535                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1816                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    141018300                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.987153                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.584051                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     83635006     59.31%     59.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23724514     16.82%     76.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11960785      8.48%     84.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7808267      5.54%     90.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6903182      4.90%     95.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2707562      1.92%     96.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3063629      2.17%     99.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1119452      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95903      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    141018300                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976068     74.74%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        157335     12.05%     86.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       172543     13.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    114968776     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2012862      1.45%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14363865     10.32%     94.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7845060      5.64%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139206585                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.970763                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1305946                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009381                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    420845496                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174352024                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135092265                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140512531                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       202310                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2979013                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1191                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          680                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       160437                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          596                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4290800                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3224355                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       248740                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149167386                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1160022                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15191142                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7902107                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17838                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        198553                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13139                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          680                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1148685                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1084983                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233668                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136832582                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14112747                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2374003                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21956184                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19294036                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7843437                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.954208                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135098638                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135092265                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81530850                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221179765                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.942072                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368618                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26753183                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1956871                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    136727500                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.895372                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.711646                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     87632888     64.09%     64.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22498060     16.45%     80.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10811898      7.91%     88.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4817156      3.52%     91.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3767247      2.76%     94.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1535091      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1560711      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1095709      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3008740      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    136727500                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3008740                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           282893859                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302641243                       # The number of ROB writes
system.switch_cpus0.timesIdled                  56353                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2380852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.433992                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.433992                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.697354                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.697354                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618337974                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186409307                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145805844                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               143399152                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21246919                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18621895                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1654805                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10542564                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10264381                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1478246                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51725                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112091104                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118122721                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21246919                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11742627                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24029983                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5409553                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1873189                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12775558                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1043728                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    141739340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.316542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117709357     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1207783      0.85%     83.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2213637      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1855042      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3405521      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3683927      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          803318      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          629372      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10231383      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    141739340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148166                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.823734                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111207225                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2939036                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23829314                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23637                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3740127                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2279355                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4943                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133283408                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3740127                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111653414                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1390694                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       746638                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23395316                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       813150                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132347690                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84366                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       494535                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175732897                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    600491653                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    600491653                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141837909                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33894964                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18883                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9448                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2562078                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22053780                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4276098                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        77973                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       950502                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130818094                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18882                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122926156                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        98163                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21655882                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46457488                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    141739340                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867269                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478144                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90573047     63.90%     63.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20839165     14.70%     78.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10461290      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6863061      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7154299      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3700939      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1657763      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       411449      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78327      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    141739340                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         307302     59.90%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.90% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        128995     25.14%     85.04% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76758     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97017121     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1028648      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9435      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20625690     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4245262      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122926156                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.857231                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             513055                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004174                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388202866                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152493167                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120149659                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123439211                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       229259                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3981944                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       132349                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3740127                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         912052                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49248                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130836976                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45563                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22053780                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4276098                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9448                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32373                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          196                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          309                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       800816                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       982838                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1783654                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121605725                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20305341                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1320427                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24550406                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18733608                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4245065                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.848023                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120257735                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120149659                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69397325                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164709460                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.837869                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421332                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95314894                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108257684                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22580180                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18868                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1659322                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    137999213                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784480                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660644                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     97798682     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15596902     11.30%     82.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11276981      8.17%     90.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2520925      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2869717      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1018740      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4254666      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       857319      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1805281      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    137999213                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95314894                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108257684                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22215582                       # Number of memory references committed
system.switch_cpus1.commit.loads             18071833                       # Number of loads committed
system.switch_cpus1.commit.membars               9434                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16954472                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94498051                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1462055                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1805281                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           267031796                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265415936                       # The number of ROB writes
system.switch_cpus1.timesIdled                  39019                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1659812                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95314894                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108257684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95314894                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.504478                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.504478                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.664682                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.664682                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562646312                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157811366                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139856508                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18868                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               143399152                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        24122673                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19761313                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2044369                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9877088                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9535137                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2468256                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94081                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    107077594                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129488762                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           24122673                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12003393                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28049232                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6110644                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3701366                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12526338                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1597471                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    142876846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.108670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.533435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       114827614     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2265932      1.59%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3843800      2.69%     84.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2237129      1.57%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1750486      1.23%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1537955      1.08%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          945616      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2373575      1.66%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13094739      9.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    142876846                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168220                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.902995                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       106398797                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4899528                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27457707                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72433                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4048375                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3955725                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     156042279                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1633                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4048375                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       106936939                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         610161                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3369906                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26974575                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       936885                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154985307                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95072                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       540517                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    218849236                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    721033548                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    721033548                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    175322245                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43526958                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34883                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17467                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2720986                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14372600                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7363048                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        71059                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1663644                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         149907293                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34883                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140781157                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        88621                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22230176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49209402                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           51                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    142876846                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.985332                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546782                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     85424458     59.79%     59.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22062548     15.44%     75.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11868921      8.31%     83.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8820805      6.17%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8594851      6.02%     95.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3180391      2.23%     97.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2419428      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       323127      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       182317      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    142876846                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         125448     28.06%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.06% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        166862     37.32%     65.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       154810     34.62%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118825143     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1905372      1.35%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17416      0.01%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12695726      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7337500      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140781157                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.981743                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             447120                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003176                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    424974897                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    172172593                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    137777665                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141228277                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       286825                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2980399                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          241                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       118689                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4048375                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         408324                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54748                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    149942176                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       779206                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14372600                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7363048                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17467                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44402                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          241                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1177056                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1085056                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2262112                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138587742                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12378461                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2193411                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19715753                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19615158                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7337292                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.966447                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             137777725                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            137777665                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81454350                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        225608206                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.960798                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.361043                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101936975                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    125651674                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24290756                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34832                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2061557                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    138828471                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.905086                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.713851                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     88011249     63.40%     63.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24489448     17.64%     81.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9577193      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5040928      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4288921      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2067565      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       964961      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1503867      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2884339      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    138828471                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101936975                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     125651674                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18636556                       # Number of memory references committed
system.switch_cpus2.commit.loads             11392201                       # Number of loads committed
system.switch_cpus2.commit.membars              17416                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18230683                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        113118867                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2598823                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2884339                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           285886562                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          303934882                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23954                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 522306                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101936975                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            125651674                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101936975                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.406743                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.406743                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.710862                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.710862                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       623236428                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192374834                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      145725577                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34832                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               143399152                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22231535                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18325245                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1985891                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9128394                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8528912                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2334130                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        87685                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108390926                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122131017                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22231535                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10863042                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25529203                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5872438                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3182495                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12574366                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1643681                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    140956240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.064005                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.484145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       115427037     81.89%     81.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1326252      0.94%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1881694      1.33%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2466733      1.75%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2764251      1.96%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2057859      1.46%     89.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1185598      0.84%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1746064      1.24%     91.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12100752      8.58%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    140956240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.155033                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.851686                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107195817                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      4776362                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25072293                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58384                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3853383                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3552378                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147389475                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1310                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3853383                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       107935220                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1060643                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2386240                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24394235                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1326513                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146412173                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          942                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        267255                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       548532                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          766                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204181582                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    684013400                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    684013400                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    166868845                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37312737                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38585                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22296                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4007199                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13915642                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7230640                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       119736                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1577317                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142300905                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38540                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133192469                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        26681                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20440830                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48221288                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5960                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    140956240                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.944921                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.505269                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     84589736     60.01%     60.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22705291     16.11%     76.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12579044      8.92%     85.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8110249      5.75%     90.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7439344      5.28%     96.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2967136      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1801755      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       514723      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       248962      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    140956240                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64186     22.80%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         93805     33.33%     56.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123482     43.87%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    111821326     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2031563      1.53%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16289      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12149211      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7174080      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133192469                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.928823                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             281473                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002113                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    407649332                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162780604                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    130648207                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133473942                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       323858                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2904002                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          149                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          329                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       172547                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           62                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3853383                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         801374                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       109026                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142339445                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1324084                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13915642                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7230640                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22250                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83456                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          329                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1168115                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1119734                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2287849                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131390996                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     11983454                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1801473                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19155958                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18411743                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7172504                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.916261                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             130648415                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            130648207                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76527998                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        207870230                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.911081                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368153                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     97726840                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120110488                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22238751                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32580                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2018267                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    137102857                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.876061                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.683162                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     88413733     64.49%     64.49% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23410973     17.08%     81.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9195122      6.71%     88.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4729308      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4128126      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1983378      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1718148      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       809487      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2714582      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    137102857                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     97726840                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120110488                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18069733                       # Number of memory references committed
system.switch_cpus3.commit.loads             11011640                       # Number of loads committed
system.switch_cpus3.commit.membars              16290                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17226588                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108263396                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2450773                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2714582                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           276737514                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          288551903                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46000                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                2442912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           97726840                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120110488                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     97726840                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.467347                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.467347                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.681502                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.681502                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       592053236                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181268090                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138056250                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32580                       # number of misc regfile writes
system.l2.replacements                          44986                       # number of replacements
system.l2.tagsinuse                      32767.955254                       # Cycle average of tags in use
system.l2.total_refs                          1360772                       # Total number of references to valid blocks.
system.l2.sampled_refs                          77754                       # Sample count of references to valid blocks.
system.l2.avg_refs                          17.500990                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           478.457426                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      5.673684                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   6517.321200                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.758938                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5278.700843                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.892508                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2259.085561                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.142612                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3850.777316                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4771.237479                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3825.939727                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2118.330263                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3635.637697                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014601                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000173                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.198893                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000267                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.161093                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000302                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.068942                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000248                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.117516                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.145607                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.116758                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.064646                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.110951                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        81445                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33650                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        27846                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        41395                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  184336                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            58756                       # number of Writeback hits
system.l2.Writeback_hits::total                 58756                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        81445                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33650                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        27846                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        41395                       # number of demand (read+write) hits
system.l2.demand_hits::total                   184336                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        81445                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33650                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        27846                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        41395                       # number of overall hits
system.l2.overall_hits::total                  184336                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        16010                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13439                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5724                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         9748                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 44975                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data           10                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  10                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        16010                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13439                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5724                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         9758                       # number of demand (read+write) misses
system.l2.demand_misses::total                  44985                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        16010                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13439                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5724                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         9758                       # number of overall misses
system.l2.overall_misses::total                 44985                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1813308                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3278976129                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2314033                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2674491827                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2795948                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1206977627                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2467078                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   1956830194                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      9126666144                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data      1884177                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1884177                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1813308                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3278976129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2314033                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2674491827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2795948                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1206977627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2467078                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   1958714371                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9128550321                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1813308                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3278976129                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2314033                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2674491827                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2795948                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1206977627                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2467078                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   1958714371                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9128550321                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        97455                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        47089                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33570                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        51143                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              229311                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        58756                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             58756                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           10                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                10                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        97455                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        47089                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33570                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        51153                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               229321                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        97455                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        47089                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33570                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        51153                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              229321                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.164281                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.285396                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.170509                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.190603                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.196131                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.164281                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.285396                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.170509                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.190761                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.196166                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.164281                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.285396                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.170509                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.190761                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.196166                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 181330.800000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 204808.003061                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 165288.071429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 199009.734876                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 174746.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 210862.618274                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 176219.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 200741.710505                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 202927.540723                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 188417.700000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 188417.700000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 181330.800000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 204808.003061                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 165288.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 199009.734876                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 174746.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 210862.618274                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 176219.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 200729.080857                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 202924.315238                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 181330.800000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 204808.003061                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 165288.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 199009.734876                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 174746.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 210862.618274                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 176219.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 200729.080857                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 202924.315238                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                16200                       # number of writebacks
system.l2.writebacks::total                     16200                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        16010                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13439                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5724                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         9748                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            44975                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data           10                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             10                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        16010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5724                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         9758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             44985                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        16010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5724                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         9758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            44985                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1231353                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2346895194                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1500107                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1891434399                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1864747                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    873573815                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1649774                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1388683369                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   6506832758                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data      1300418                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1300418                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1231353                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2346895194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1500107                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1891434399                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1864747                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    873573815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1649774                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1389983787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6508133176                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1231353                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2346895194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1500107                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1891434399                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1864747                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    873573815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1649774                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1389983787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6508133176                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.164281                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.285396                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.170509                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.190603                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.196131                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.164281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.285396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.170509                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.190761                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.196166                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.164281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.285396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.170509                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.190761                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.196166                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 123135.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 146589.331293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 107150.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 140742.198006                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 116546.687500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 152615.970475                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       117841                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142458.285700                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 144676.659433                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 130041.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 130041.800000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 123135.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 146589.331293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 107150.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 140742.198006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 116546.687500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 152615.970475                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst       117841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 142445.561283                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 144673.406158                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 123135.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 146589.331293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 107150.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 140742.198006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 116546.687500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 152615.970475                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst       117841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 142445.561283                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 144673.406158                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.812819                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012111161                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840202.110909                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.812819                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015726                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12103500                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12103500                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12103500                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12103500                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12103500                       # number of overall hits
system.cpu0.icache.overall_hits::total       12103500                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2001308                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2001308                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2001308                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2001308                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2001308                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2001308                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12103510                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12103510                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12103510                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12103510                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12103510                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12103510                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 200130.800000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 200130.800000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 200130.800000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 200130.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 200130.800000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 200130.800000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1896508                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1896508                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1896508                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1896508                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1896508                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1896508                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 189650.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 189650.800000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 189650.800000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 189650.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 189650.800000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 189650.800000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 97455                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191227965                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97711                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1957.077146                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.494762                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.505238                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915995                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084005                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10963297                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10963297                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709445                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709445                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17379                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17379                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18672742                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18672742                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18672742                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18672742                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402484                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402484                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           80                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402564                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402564                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402564                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402564                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  39791492408                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39791492408                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7793229                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7793229                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  39799285637                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39799285637                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  39799285637                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39799285637                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11365781                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11365781                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17379                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19075306                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19075306                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19075306                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19075306                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.035412                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.035412                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021104                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021104                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021104                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021104                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 98864.780732                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98864.780732                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 97415.362500                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 97415.362500                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98864.492694                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98864.492694                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98864.492694                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98864.492694                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18057                       # number of writebacks
system.cpu0.dcache.writebacks::total            18057                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305029                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305029                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       305109                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       305109                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       305109                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       305109                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        97455                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        97455                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        97455                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        97455                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        97455                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        97455                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8844366380                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8844366380                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8844366380                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8844366380                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8844366380                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8844366380                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008574                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008574                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005109                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005109                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005109                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005109                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 90753.336206                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90753.336206                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 90753.336206                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90753.336206                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 90753.336206                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90753.336206                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.981515                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924241532                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708394.698706                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.981515                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022406                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866958                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12775542                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12775542                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12775542                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12775542                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12775542                       # number of overall hits
system.cpu1.icache.overall_hits::total       12775542                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2786404                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2786404                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2786404                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2786404                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2786404                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2786404                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12775558                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12775558                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12775558                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12775558                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12775558                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12775558                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 174150.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 174150.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 174150.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 174150.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 174150.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 174150.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2450833                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2450833                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2450833                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2450833                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2450833                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2450833                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 175059.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 175059.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 175059.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 175059.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 175059.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 175059.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47089                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227487794                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47345                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4804.895850                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.516736                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.483264                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826237                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173763                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18374840                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18374840                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4124866                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4124866                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9450                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9450                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9434                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9434                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22499706                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22499706                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22499706                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22499706                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       176011                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       176011                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       176011                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        176011                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       176011                       # number of overall misses
system.cpu1.dcache.overall_misses::total       176011                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  21226961097                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  21226961097                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  21226961097                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  21226961097                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  21226961097                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  21226961097                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18550851                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18550851                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4124866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4124866                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9450                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9434                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22675717                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22675717                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22675717                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22675717                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009488                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009488                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007762                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007762                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007762                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007762                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 120600.195993                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 120600.195993                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 120600.195993                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 120600.195993                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 120600.195993                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 120600.195993                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9554                       # number of writebacks
system.cpu1.dcache.writebacks::total             9554                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       128922                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       128922                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       128922                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       128922                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       128922                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       128922                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47089                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47089                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47089                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47089                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47089                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47089                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4995170984                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4995170984                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4995170984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4995170984                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4995170984                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4995170984                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002538                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106079.360020                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106079.360020                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 106079.360020                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106079.360020                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 106079.360020                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106079.360020                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.014221                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018876886                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2205361.225108                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.014221                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024061                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738805                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12526321                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12526321                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12526321                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12526321                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12526321                       # number of overall hits
system.cpu2.icache.overall_hits::total       12526321                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3179578                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3179578                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3179578                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3179578                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3179578                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3179578                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12526338                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12526338                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12526338                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12526338                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12526338                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12526338                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst       187034                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total       187034                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst       187034                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total       187034                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst       187034                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total       187034                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2929314                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2929314                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2929314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2929314                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2929314                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2929314                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 183082.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 183082.125000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 183082.125000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 183082.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 183082.125000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 183082.125000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33570                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               163617516                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33826                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4837.034116                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.020590                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.979410                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902424                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097576                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9232434                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9232434                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7209523                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7209523                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17441                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17441                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17416                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17416                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16441957                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16441957                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16441957                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16441957                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85748                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85748                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85748                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85748                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85748                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85748                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8454253963                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8454253963                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8454253963                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8454253963                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8454253963                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8454253963                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9318182                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9318182                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7209523                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7209523                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17441                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17416                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17416                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16527705                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16527705                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16527705                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16527705                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009202                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009202                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005188                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005188                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005188                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005188                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 98594.182523                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98594.182523                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 98594.182523                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98594.182523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 98594.182523                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98594.182523                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7992                       # number of writebacks
system.cpu2.dcache.writebacks::total             7992                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        52178                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        52178                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        52178                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        52178                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        52178                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        52178                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33570                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33570                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33570                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33570                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33570                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33570                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3081150044                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3081150044                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3081150044                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3081150044                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3081150044                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3081150044                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003603                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002031                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002031                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91782.843134                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 91782.843134                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91782.843134                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91782.843134                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91782.843134                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91782.843134                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995903                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015797771                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043858.694165                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995903                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12574350                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12574350                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12574350                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12574350                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12574350                       # number of overall hits
system.cpu3.icache.overall_hits::total       12574350                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      2975154                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      2975154                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      2975154                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      2975154                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      2975154                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      2975154                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12574366                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12574366                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12574366                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12574366                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12574366                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12574366                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 185947.125000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 185947.125000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 185947.125000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 185947.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 185947.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 185947.125000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            2                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            2                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2583478                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2583478                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2583478                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2583478                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2583478                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2583478                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 184534.142857                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 184534.142857                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 184534.142857                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 184534.142857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 184534.142857                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 184534.142857                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51153                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172449811                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51409                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3354.467331                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.216105                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.783895                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911000                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.089000                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8925529                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8925529                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7021668                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7021668                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17163                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17163                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16290                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16290                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15947197                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15947197                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15947197                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15947197                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       147772                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       147772                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2860                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2860                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       150632                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        150632                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       150632                       # number of overall misses
system.cpu3.dcache.overall_misses::total       150632                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  16712704084                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  16712704084                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    437751216                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    437751216                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  17150455300                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  17150455300                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  17150455300                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  17150455300                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9073301                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9073301                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7024528                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7024528                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17163                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16097829                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16097829                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16097829                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16097829                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016286                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016286                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000407                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000407                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009357                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009357                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009357                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009357                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 113097.908156                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 113097.908156                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 153059.865734                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 153059.865734                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 113856.652637                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 113856.652637                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 113856.652637                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 113856.652637                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       818764                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             10                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 81876.400000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        23153                       # number of writebacks
system.cpu3.dcache.writebacks::total            23153                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        96629                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        96629                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         2850                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2850                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        99479                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        99479                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        99479                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        99479                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51143                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51143                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51153                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51153                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51153                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51153                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   4763910962                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   4763910962                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1989577                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1989577                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   4765900539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   4765900539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   4765900539                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   4765900539                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005637                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003178                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003178                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93148.836830                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 93148.836830                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 198957.700000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 198957.700000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 93169.521612                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93169.521612                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 93169.521612                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93169.521612                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
