Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Mon May 22 11:44:48 2017
| Host         : tagesHPZ240 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file BD_wrapper_timing_summary_routed.rpt -rpx BD_wrapper_timing_summary_routed.rpx
| Design       : BD_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 32 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.566        0.000                      0                95838        0.018        0.000                      0                95838        8.750        0.000                       0                 37336  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                               ------------       ----------      --------------
BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
clk_fpga_0                                          {0.000 10.000}     20.000          50.000          
clk_fpga_1                                          {0.000 5.000}      10.000          100.000         
clk_fpga_2                                          {0.000 10.000}     20.000          50.000          
clk_fpga_3                                          {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK          9.426        0.000                      0                  761        0.160        0.000                      0                  761       15.686        0.000                       0                   802  
BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.043        0.000                      0                  248        0.274        0.000                      0                  248       16.166        0.000                       0                   234  
clk_fpga_0                                                4.566        0.000                      0                92827        0.018        0.000                      0                92827        8.750        0.000                       0                 36300  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                          From Clock                                          To Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                          ----------                                          --------                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                   BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       14.083        0.000                      0                    1       17.452        0.000                      0                    1  
**async_default**                                   clk_fpga_0                                          clk_fpga_0                                                6.693        0.000                      0                 2001        0.358        0.000                      0                 2001  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack        9.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.426ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        7.024ns  (logic 0.735ns (10.464%)  route 6.289ns (89.536%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.413ns = ( 36.746 - 33.333 ) 
    Source Clock Delay      (SCD):    3.959ns = ( 20.626 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.715    20.626    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X83Y67         FDRE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.459    21.085 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.798    21.882    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y67         LUT6 (Prop_lut6_I4_O)        0.124    22.006 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=35, routed)          5.491    27.498    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y15         LUT3 (Prop_lut3_I0_O)        0.152    27.650 r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    27.650    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[5]
    SLICE_X39Y15         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.486    36.746    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y15         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.318    37.064    
                         clock uncertainty           -0.035    37.028    
    SLICE_X39Y15         FDCE (Setup_fdce_C_D)        0.047    37.075    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.075    
                         arrival time                         -27.650    
  -------------------------------------------------------------------
                         slack                                  9.426    

Slack (MET) :             9.755ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        6.675ns  (logic 0.707ns (10.591%)  route 5.968ns (89.409%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 36.745 - 33.333 ) 
    Source Clock Delay      (SCD):    3.959ns = ( 20.626 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.715    20.626    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X83Y67         FDRE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.459    21.085 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.798    21.882    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y67         LUT6 (Prop_lut6_I4_O)        0.124    22.006 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=35, routed)          5.171    27.177    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y16         LUT4 (Prop_lut4_I0_O)        0.124    27.301 r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    27.301    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[6]
    SLICE_X39Y16         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.485    36.745    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y16         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.318    37.063    
                         clock uncertainty           -0.035    37.027    
    SLICE_X39Y16         FDCE (Setup_fdce_C_D)        0.029    37.056    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.056    
                         arrival time                         -27.301    
  -------------------------------------------------------------------
                         slack                                  9.755    

Slack (MET) :             9.755ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        6.677ns  (logic 0.707ns (10.588%)  route 5.970ns (89.412%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 36.745 - 33.333 ) 
    Source Clock Delay      (SCD):    3.959ns = ( 20.626 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.715    20.626    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X83Y67         FDRE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.459    21.085 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.798    21.882    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y67         LUT6 (Prop_lut6_I4_O)        0.124    22.006 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=35, routed)          5.173    27.179    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y16         LUT6 (Prop_lut6_I0_O)        0.124    27.303 r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[8]_i_1/O
                         net (fo=1, routed)           0.000    27.303    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[8]
    SLICE_X39Y16         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.485    36.745    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y16         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]/C
                         clock pessimism              0.318    37.063    
                         clock uncertainty           -0.035    37.027    
    SLICE_X39Y16         FDCE (Setup_fdce_C_D)        0.031    37.058    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[8]
  -------------------------------------------------------------------
                         required time                         37.058    
                         arrival time                         -27.303    
  -------------------------------------------------------------------
                         slack                                  9.755    

Slack (MET) :             9.773ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        6.703ns  (logic 0.735ns (10.965%)  route 5.968ns (89.035%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.412ns = ( 36.745 - 33.333 ) 
    Source Clock Delay      (SCD):    3.959ns = ( 20.626 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.715    20.626    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X83Y67         FDRE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.459    21.085 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.798    21.882    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y67         LUT6 (Prop_lut6_I4_O)        0.124    22.006 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=35, routed)          5.171    27.177    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X39Y16         LUT5 (Prop_lut5_I0_O)        0.152    27.329 r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    27.329    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[7]
    SLICE_X39Y16         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.485    36.745    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X39Y16         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.318    37.063    
                         clock uncertainty           -0.035    37.027    
    SLICE_X39Y16         FDCE (Setup_fdce_C_D)        0.075    37.102    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.102    
                         arrival time                         -27.329    
  -------------------------------------------------------------------
                         slack                                  9.773    

Slack (MET) :             9.934ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        6.551ns  (logic 0.707ns (10.793%)  route 5.844ns (89.207%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 36.747 - 33.333 ) 
    Source Clock Delay      (SCD):    3.959ns = ( 20.626 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.715    20.626    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X83Y67         FDRE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.459    21.085 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.798    21.882    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y67         LUT6 (Prop_lut6_I4_O)        0.124    22.006 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=35, routed)          5.046    27.053    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y14         LUT2 (Prop_lut2_I0_O)        0.124    27.177 r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    27.177    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[0]
    SLICE_X42Y14         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.487    36.747    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y14         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.318    37.065    
                         clock uncertainty           -0.035    37.029    
    SLICE_X42Y14         FDCE (Setup_fdce_C_D)        0.081    37.110    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.110    
                         arrival time                         -27.177    
  -------------------------------------------------------------------
                         slack                                  9.934    

Slack (MET) :             9.945ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        6.577ns  (logic 0.733ns (11.145%)  route 5.844ns (88.855%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 36.747 - 33.333 ) 
    Source Clock Delay      (SCD):    3.959ns = ( 20.626 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.715    20.626    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X83Y67         FDRE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.459    21.085 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.798    21.882    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y67         LUT6 (Prop_lut6_I4_O)        0.124    22.006 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=35, routed)          5.046    27.053    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y14         LUT3 (Prop_lut3_I0_O)        0.150    27.203 r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    27.203    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[1]
    SLICE_X42Y14         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.487    36.747    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y14         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.318    37.065    
                         clock uncertainty           -0.035    37.029    
    SLICE_X42Y14         FDCE (Setup_fdce_C_D)        0.118    37.147    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.147    
                         arrival time                         -27.203    
  -------------------------------------------------------------------
                         slack                                  9.945    

Slack (MET) :             10.135ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        6.348ns  (logic 0.707ns (11.138%)  route 5.641ns (88.862%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 36.747 - 33.333 ) 
    Source Clock Delay      (SCD):    3.959ns = ( 20.626 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.715    20.626    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X83Y67         FDRE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.459    21.085 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.798    21.882    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y67         LUT6 (Prop_lut6_I4_O)        0.124    22.006 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=35, routed)          4.843    26.850    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y14         LUT4 (Prop_lut4_I0_O)        0.124    26.974 r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    26.974    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[2]
    SLICE_X42Y14         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.487    36.747    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y14         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.318    37.065    
                         clock uncertainty           -0.035    37.029    
    SLICE_X42Y14         FDCE (Setup_fdce_C_D)        0.079    37.108    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.108    
                         arrival time                         -26.974    
  -------------------------------------------------------------------
                         slack                                 10.135    

Slack (MET) :             10.145ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        6.377ns  (logic 0.736ns (11.542%)  route 5.641ns (88.458%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 36.747 - 33.333 ) 
    Source Clock Delay      (SCD):    3.959ns = ( 20.626 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.715    20.626    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X83Y67         FDRE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.459    21.085 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.798    21.882    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y67         LUT6 (Prop_lut6_I4_O)        0.124    22.006 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=35, routed)          4.843    26.850    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y14         LUT5 (Prop_lut5_I0_O)        0.153    27.003 r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    27.003    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[3]
    SLICE_X42Y14         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.487    36.747    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y14         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.318    37.065    
                         clock uncertainty           -0.035    37.029    
    SLICE_X42Y14         FDCE (Setup_fdce_C_D)        0.118    37.147    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.147    
                         arrival time                         -27.003    
  -------------------------------------------------------------------
                         slack                                 10.145    

Slack (MET) :             10.280ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        6.203ns  (logic 0.707ns (11.398%)  route 5.496ns (88.602%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.414ns = ( 36.747 - 33.333 ) 
    Source Clock Delay      (SCD):    3.959ns = ( 20.626 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.715    20.626    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X83Y67         FDRE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.459    21.085 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.798    21.882    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y67         LUT6 (Prop_lut6_I4_O)        0.124    22.006 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=35, routed)          4.698    26.705    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X42Y14         LUT6 (Prop_lut6_I0_O)        0.124    26.829 r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    26.829    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[4]
    SLICE_X42Y14         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.487    36.747    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X42Y14         FDCE                                         r  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.318    37.065    
                         clock uncertainty           -0.035    37.029    
    SLICE_X42Y14         FDCE (Setup_fdce_C_D)        0.079    37.108    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.108    
                         arrival time                         -26.829    
  -------------------------------------------------------------------
                         slack                                 10.280    

Slack (MET) :             11.615ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.892ns  (logic 0.733ns (14.983%)  route 4.159ns (85.017%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.471ns = ( 36.804 - 33.333 ) 
    Source Clock Delay      (SCD):    3.959ns = ( 20.626 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.143    18.810    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    18.911 f  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.715    20.626    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X83Y67         FDRE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y67         FDRE (Prop_fdre_C_Q)         0.459    21.085 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.798    21.882    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X80Y67         LUT6 (Prop_lut6_I4_O)        0.124    22.006 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=35, routed)          3.362    25.368    BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X84Y26         LUT3 (Prop_lut3_I0_O)        0.150    25.518 r  BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    25.518    BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[5]
    SLICE_X84Y26         FDCE                                         r  BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.835    35.168    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.259 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         1.544    36.804    BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y26         FDCE                                         r  BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.318    37.122    
                         clock uncertainty           -0.035    37.086    
    SLICE_X84Y26         FDCE (Setup_fdce_C_D)        0.047    37.133    BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.133    
                         arrival time                         -25.518    
  -------------------------------------------------------------------
                         slack                                 11.615    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.472%)  route 0.128ns (47.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.576     1.483    BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X75Y27         FDCE                                         r  BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y27         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/Q
                         net (fo=2, routed)           0.128     1.752    BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]_0[0]
    SLICE_X77Y27         FDCE                                         r  BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.842     1.882    BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X77Y27         FDCE                                         r  BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/C
                         clock pessimism             -0.366     1.516    
    SLICE_X77Y27         FDCE (Hold_fdce_C_D)         0.076     1.592    BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.sync_cc_overflow/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.254%)  route 0.119ns (45.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.571     1.478    BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.sync_cc_overflow/Dbg_Clk
    SLICE_X67Y26         FDCE                                         r  BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.sync_cc_overflow/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y26         FDCE (Prop_fdce_C_Q)         0.141     1.619 r  BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.sync_cc_overflow/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.119     1.738    BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.sync_cc_overflow_n_0
    SLICE_X68Y26         FDCE                                         r  BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.837     1.877    BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Clk
    SLICE_X68Y26         FDCE                                         r  BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[1]/C
                         clock pessimism             -0.366     1.511    
    SLICE_X68Y26         FDCE (Hold_fdce_C_D)         0.066     1.577    BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.580     1.487    BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X87Y66         FDPE                                         r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDPE (Prop_fdpe_C_Q)         0.128     1.615 r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.732    BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X86Y66         SRL16E                                       r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.848     1.888    BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X86Y66         SRL16E                                       r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.388     1.500    
    SLICE_X86Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.563    BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.512%)  route 0.116ns (47.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.888ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.580     1.487    BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X87Y66         FDPE                                         r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDPE (Prop_fdpe_C_Q)         0.128     1.615 r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.116     1.731    BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X86Y66         SRL16E                                       r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.848     1.888    BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X86Y66         SRL16E                                       r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.388     1.500    
    SLICE_X86Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.562    BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.684%)  route 0.115ns (41.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.572     1.479    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X86Y74         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y74         FDCE (Prop_fdce_C_Q)         0.164     1.643 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.115     1.759    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X85Y74         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.838     1.878    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X85Y74         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.367     1.511    
    SLICE_X85Y74         FDCE (Hold_fdce_C_D)         0.066     1.577    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.188ns (57.474%)  route 0.139ns (42.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.578     1.485    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X87Y68         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/Q
                         net (fo=1, routed)           0.139     1.765    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[15]
    SLICE_X86Y68         LUT3 (Prop_lut3_I2_O)        0.047     1.812 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[14]_i_1/O
                         net (fo=1, routed)           0.000     1.812    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[14]
    SLICE_X86Y68         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.846     1.886    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X86Y68         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
                         clock pessimism             -0.388     1.498    
    SLICE_X86Y68         FDCE (Hold_fdce_C_D)         0.131     1.629    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_pause/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.141ns (48.990%)  route 0.147ns (51.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.572     1.479    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_pause/Dbg_Clk
    SLICE_X84Y75         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_pause/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDCE (Prop_fdce_C_Q)         0.141     1.620 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_pause/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.147     1.767    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/pause_synced
    SLICE_X84Y74         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.838     1.878    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X84Y74         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[28]/C
                         clock pessimism             -0.367     1.511    
    SLICE_X84Y74         FDCE (Hold_fdce_C_D)         0.070     1.581    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.579     1.486    BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X87Y67         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y67         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/Q
                         net (fo=1, routed)           0.116     1.743    BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_n_0
    SLICE_X87Y67         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.847     1.887    BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X87Y67         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C
                         clock pessimism             -0.401     1.486    
    SLICE_X87Y67         FDCE (Hold_fdce_C_D)         0.071     1.557    BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.615%)  route 0.155ns (45.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.578     1.485    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X85Y68         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y68         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[11]/Q
                         net (fo=2, routed)           0.155     1.781    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg_n_0_[11]
    SLICE_X86Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.826 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[11]_i_1/O
                         net (fo=1, routed)           0.000     1.826    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[11]
    SLICE_X86Y68         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.846     1.886    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X86Y68         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
                         clock pessimism             -0.367     1.519    
    SLICE_X86Y68         FDCE (Hold_fdce_C_D)         0.120     1.639    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.886ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.388ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.881     0.881    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.907 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.578     1.485    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X86Y68         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y68         FDCE (Prop_fdce_C_Q)         0.164     1.649 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/Q
                         net (fo=1, routed)           0.082     1.731    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_status[11]
    SLICE_X87Y68         LUT3 (Prop_lut3_I2_O)        0.045     1.776 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[10]_i_1/O
                         net (fo=1, routed)           0.000     1.776    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[10]
    SLICE_X87Y68         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.011     1.011    BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.040 r  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=801, routed)         0.846     1.886    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X87Y68         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
                         clock pessimism             -0.388     1.498    
    SLICE_X87Y68         FDCE (Hold_fdce_C_D)         0.091     1.589    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  BD_i/mdm/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X40Y15   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X4Y15    BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X40Y15   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X20Y14   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X15Y17   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y15   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X23Y18   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X28Y15   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X20Y14   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y23   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y26   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X86Y26   BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X86Y26   BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X86Y26   BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Use_Extended_Features.SRL16E_10/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X86Y26   BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Use_Extended_Features.SRL16E_9/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y15   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X38Y15   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_8/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X36Y15   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X36Y15   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y23   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y25   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X14Y26   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X92Y77   BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X92Y77   BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X92Y77   BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[3].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X92Y77   BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[4].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X92Y77   BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X92Y77   BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X92Y77   BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[7].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.043ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.550ns  (logic 0.962ns (21.143%)  route 3.588ns (78.857%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 34.698 - 33.333 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 18.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         2.182    18.849    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X84Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDCE (Prop_fdce_C_Q)         0.340    19.189 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=34, routed)          0.762    19.951    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X84Y67         LUT4 (Prop_lut4_I2_O)        0.124    20.075 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[1]_INST_0/O
                         net (fo=11, routed)          1.335    21.409    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Reg_En[1]
    SLICE_X86Y74         LUT5 (Prop_lut5_I4_O)        0.150    21.559 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_2/O
                         net (fo=1, routed)           0.584    22.143    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_2_n_0
    SLICE_X85Y74         LUT4 (Prop_lut4_I1_O)        0.348    22.491 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_1/O
                         net (fo=7, routed)           0.908    23.399    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En
    SLICE_X84Y86         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         1.365    34.698    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Update
    SLICE_X84Y86         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.077    34.775    
                         clock uncertainty           -0.035    34.740    
    SLICE_X84Y86         FDCE (Setup_fdce_C_CE)      -0.298    34.442    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.442    
                         arrival time                         -23.399    
  -------------------------------------------------------------------
                         slack                                 11.043    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.918ns  (logic 0.940ns (19.115%)  route 3.978ns (80.885%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 35.135 - 33.333 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 18.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         2.182    18.849    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X84Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDCE (Prop_fdce_C_Q)         0.340    19.189 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=34, routed)          0.762    19.951    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X84Y67         LUT4 (Prop_lut4_I2_O)        0.150    20.101 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[6]_INST_0/O
                         net (fo=17, routed)          1.793    21.893    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Reg_En[6]
    SLICE_X86Y75         LUT6 (Prop_lut6_I0_O)        0.326    22.219 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg[0]_i_2__0/O
                         net (fo=2, routed)           0.516    22.735    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg[0]_i_2__0_n_0
    SLICE_X88Y75         LUT2 (Prop_lut2_I0_O)        0.124    22.859 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg[0]_i_1__0/O
                         net (fo=4, routed)           0.908    23.767    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Command_Reg_En
    SLICE_X95Y78         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         1.802    35.135    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Update
    SLICE_X95Y78         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.129    35.264    
                         clock uncertainty           -0.035    35.229    
    SLICE_X95Y78         FDCE (Setup_fdce_C_CE)      -0.298    34.931    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.931    
                         arrival time                         -23.767    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.918ns  (logic 0.940ns (19.115%)  route 3.978ns (80.885%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 35.135 - 33.333 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 18.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         2.182    18.849    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X84Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDCE (Prop_fdce_C_Q)         0.340    19.189 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=34, routed)          0.762    19.951    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X84Y67         LUT4 (Prop_lut4_I2_O)        0.150    20.101 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[6]_INST_0/O
                         net (fo=17, routed)          1.793    21.893    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Reg_En[6]
    SLICE_X86Y75         LUT6 (Prop_lut6_I0_O)        0.326    22.219 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg[0]_i_2__0/O
                         net (fo=2, routed)           0.516    22.735    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg[0]_i_2__0_n_0
    SLICE_X88Y75         LUT2 (Prop_lut2_I0_O)        0.124    22.859 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg[0]_i_1__0/O
                         net (fo=4, routed)           0.908    23.767    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Command_Reg_En
    SLICE_X95Y78         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         1.802    35.135    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Update
    SLICE_X95Y78         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.129    35.264    
                         clock uncertainty           -0.035    35.229    
    SLICE_X95Y78         FDCE (Setup_fdce_C_CE)      -0.298    34.931    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.931    
                         arrival time                         -23.767    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.918ns  (logic 0.940ns (19.115%)  route 3.978ns (80.885%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 35.135 - 33.333 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 18.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         2.182    18.849    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X84Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDCE (Prop_fdce_C_Q)         0.340    19.189 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=34, routed)          0.762    19.951    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X84Y67         LUT4 (Prop_lut4_I2_O)        0.150    20.101 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[6]_INST_0/O
                         net (fo=17, routed)          1.793    21.893    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Reg_En[6]
    SLICE_X86Y75         LUT6 (Prop_lut6_I0_O)        0.326    22.219 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg[0]_i_2__0/O
                         net (fo=2, routed)           0.516    22.735    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg[0]_i_2__0_n_0
    SLICE_X88Y75         LUT2 (Prop_lut2_I0_O)        0.124    22.859 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg[0]_i_1__0/O
                         net (fo=4, routed)           0.908    23.767    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Command_Reg_En
    SLICE_X95Y78         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         1.802    35.135    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Update
    SLICE_X95Y78         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[2]/C
                         clock pessimism              0.129    35.264    
                         clock uncertainty           -0.035    35.229    
    SLICE_X95Y78         FDCE (Setup_fdce_C_CE)      -0.298    34.931    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         34.931    
                         arrival time                         -23.767    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.164ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.918ns  (logic 0.940ns (19.115%)  route 3.978ns (80.885%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.802ns = ( 35.135 - 33.333 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 18.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         2.182    18.849    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X84Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDCE (Prop_fdce_C_Q)         0.340    19.189 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=34, routed)          0.762    19.951    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X84Y67         LUT4 (Prop_lut4_I2_O)        0.150    20.101 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[6]_INST_0/O
                         net (fo=17, routed)          1.793    21.893    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Reg_En[6]
    SLICE_X86Y75         LUT6 (Prop_lut6_I0_O)        0.326    22.219 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg[0]_i_2__0/O
                         net (fo=2, routed)           0.516    22.735    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg[0]_i_2__0_n_0
    SLICE_X88Y75         LUT2 (Prop_lut2_I0_O)        0.124    22.859 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg[0]_i_1__0/O
                         net (fo=4, routed)           0.908    23.767    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Command_Reg_En
    SLICE_X95Y78         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         1.802    35.135    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Update
    SLICE_X95Y78         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[3]/C
                         clock pessimism              0.129    35.264    
                         clock uncertainty           -0.035    35.229    
    SLICE_X95Y78         FDCE (Setup_fdce_C_CE)      -0.298    34.931    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         34.931    
                         arrival time                         -23.767    
  -------------------------------------------------------------------
                         slack                                 11.164    

Slack (MET) :             11.176ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.983ns  (logic 0.712ns (17.874%)  route 3.271ns (82.126%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.932ns = ( 34.265 - 33.333 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 18.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         2.182    18.849    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X84Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDCE (Prop_fdce_C_Q)         0.340    19.189 f  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=34, routed)          0.762    19.951    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X84Y67         LUT4 (Prop_lut4_I2_O)        0.124    20.075 f  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[1]_INST_0/O
                         net (fo=11, routed)          1.137    21.212    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X84Y72         LUT4 (Prop_lut4_I3_O)        0.124    21.336 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=7, routed)           0.839    22.175    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X84Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.299 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.533    22.832    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X85Y76         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.932    34.265    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X85Y76         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.077    34.342    
                         clock uncertainty           -0.035    34.307    
    SLICE_X85Y76         FDCE (Setup_fdce_C_CE)      -0.298    34.009    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.009    
                         arrival time                         -22.832    
  -------------------------------------------------------------------
                         slack                                 11.176    

Slack (MET) :             11.185ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.136ns  (logic 0.712ns (17.216%)  route 3.424ns (82.784%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -1.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.092ns = ( 34.425 - 33.333 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 18.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         2.182    18.849    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X84Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDCE (Prop_fdce_C_Q)         0.340    19.189 f  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=34, routed)          0.762    19.951    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X84Y67         LUT4 (Prop_lut4_I2_O)        0.124    20.075 f  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[1]_INST_0/O
                         net (fo=11, routed)          1.137    21.212    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X84Y72         LUT4 (Prop_lut4_I3_O)        0.124    21.336 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=7, routed)           0.839    22.175    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X84Y73         LUT5 (Prop_lut5_I0_O)        0.124    22.299 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.686    22.984    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X84Y78         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         1.092    34.425    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X84Y78         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.077    34.502    
                         clock uncertainty           -0.035    34.467    
    SLICE_X84Y78         FDCE (Setup_fdce_C_CE)      -0.298    34.169    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         34.169    
                         arrival time                         -22.984    
  -------------------------------------------------------------------
                         slack                                 11.185    

Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.305ns  (logic 0.948ns (22.021%)  route 3.357ns (77.979%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 34.560 - 33.333 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 18.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         2.182    18.849    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X84Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDCE (Prop_fdce_C_Q)         0.340    19.189 f  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=34, routed)          0.754    19.943    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X84Y67         LUT4 (Prop_lut4_I2_O)        0.152    20.095 f  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[7]_INST_0/O
                         net (fo=15, routed)          0.999    21.094    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[7]
    SLICE_X89Y69         LUT6 (Prop_lut6_I5_O)        0.332    21.426 f  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg[0]_i_3/O
                         net (fo=3, routed)           1.036    22.462    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[4]_0
    SLICE_X90Y69         LUT3 (Prop_lut3_I2_O)        0.124    22.586 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=5, routed)           0.568    23.154    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_Reg_En
    SLICE_X90Y69         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         1.227    34.560    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X90Y69         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.152    34.712    
                         clock uncertainty           -0.035    34.677    
    SLICE_X90Y69         FDCE (Setup_fdce_C_CE)      -0.295    34.382    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         34.382    
                         arrival time                         -23.154    
  -------------------------------------------------------------------
                         slack                                 11.228    

Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.305ns  (logic 0.948ns (22.021%)  route 3.357ns (77.979%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 34.560 - 33.333 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 18.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         2.182    18.849    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X84Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDCE (Prop_fdce_C_Q)         0.340    19.189 f  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=34, routed)          0.754    19.943    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X84Y67         LUT4 (Prop_lut4_I2_O)        0.152    20.095 f  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[7]_INST_0/O
                         net (fo=15, routed)          0.999    21.094    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[7]
    SLICE_X89Y69         LUT6 (Prop_lut6_I5_O)        0.332    21.426 f  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg[0]_i_3/O
                         net (fo=3, routed)           1.036    22.462    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[4]_0
    SLICE_X90Y69         LUT3 (Prop_lut3_I2_O)        0.124    22.586 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=5, routed)           0.568    23.154    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_Reg_En
    SLICE_X90Y69         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         1.227    34.560    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X90Y69         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.152    34.712    
                         clock uncertainty           -0.035    34.677    
    SLICE_X90Y69         FDCE (Setup_fdce_C_CE)      -0.295    34.382    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         34.382    
                         arrival time                         -23.154    
  -------------------------------------------------------------------
                         slack                                 11.228    

Slack (MET) :             11.228ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.305ns  (logic 0.948ns (22.021%)  route 3.357ns (77.979%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.227ns = ( 34.560 - 33.333 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 18.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         2.182    18.849    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X84Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDCE (Prop_fdce_C_Q)         0.340    19.189 f  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=34, routed)          0.754    19.943    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/data_cmd_noblock
    SLICE_X84Y67         LUT4 (Prop_lut4_I2_O)        0.152    20.095 f  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_1[7]_INST_0/O
                         net (fo=15, routed)          0.999    21.094    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[7]
    SLICE_X89Y69         LUT6 (Prop_lut6_I5_O)        0.332    21.426 f  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg[0]_i_3/O
                         net (fo=3, routed)           1.036    22.462    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[4]_0
    SLICE_X90Y69         LUT3 (Prop_lut3_I2_O)        0.124    22.586 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=5, routed)           0.568    23.154    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/command_Reg_En
    SLICE_X90Y69         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         1.227    34.560    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X90Y69         FDCE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[2]/C
                         clock pessimism              0.152    34.712    
                         clock uncertainty           -0.035    34.677    
    SLICE_X90Y69         FDCE (Setup_fdce_C_CE)      -0.295    34.382    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.command_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         34.382    
                         arrival time                         -23.154    
  -------------------------------------------------------------------
                         slack                                 11.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.157ns (47.566%)  route 0.173ns (52.434%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.938ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.834     0.834    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y67         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y67         FDCE (Prop_fdce_C_Q)         0.112     0.946 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.173     1.119    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl
    SLICE_X84Y67         LUT3 (Prop_lut3_I2_O)        0.045     1.164 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.164    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_51
    SLICE_X84Y67         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.938     0.938    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X84Y67         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.104     0.834    
    SLICE_X84Y67         FDCE (Hold_fdce_C_D)         0.056     0.890    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.890    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.350ns  (logic 0.163ns (46.513%)  route 0.187ns (53.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.705ns = ( 17.371 - 16.667 ) 
    Source Clock Delay      (SCD):    0.613ns = ( 17.279 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.092ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.613    17.279    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X82Y65         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDCE (Prop_fdce_C_Q)         0.118    17.397 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/Q
                         net (fo=10, routed)          0.187    17.585    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/More_Than_One_MB.Which_MB_Reg_reg[0]_0
    SLICE_X82Y65         LUT3 (Prop_lut3_I2_O)        0.045    17.630 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/More_Than_One_MB.Which_MB_Reg[0]_i_1/O
                         net (fo=1, routed)           0.000    17.630    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_56
    SLICE_X82Y65         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.705    17.371    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X82Y65         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.092    17.279    
    SLICE_X82Y65         FDCE (Hold_fdce_C_D)         0.063    17.342    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.342    
                         arrival time                          17.630    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.349ns  (logic 0.157ns (45.045%)  route 0.192ns (54.955%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns = ( 17.392 - 16.667 ) 
    Source Clock Delay      (SCD):    0.635ns = ( 17.302 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.635    17.302    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X81Y67         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y67         FDCE (Prop_fdce_C_Q)         0.112    17.414 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/Q
                         net (fo=10, routed)          0.192    17.605    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/More_Than_One_MB.Which_MB_Reg_reg[1]_0
    SLICE_X81Y67         LUT3 (Prop_lut3_I2_O)        0.045    17.650 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/More_Than_One_MB.Which_MB_Reg[1]_i_1/O
                         net (fo=1, routed)           0.000    17.650    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_55
    SLICE_X81Y67         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.725    17.392    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X81Y67         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.090    17.302    
    SLICE_X81Y67         FDCE (Hold_fdce_C_D)         0.055    17.357    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.357    
                         arrival time                          17.650    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.157ns (39.872%)  route 0.237ns (60.128%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.816ns
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.816     0.816    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X80Y65         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y65         FDCE (Prop_fdce_C_Q)         0.112     0.928 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.237     1.165    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/in0
    SLICE_X80Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.210 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.210    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_53
    SLICE_X80Y65         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.937     0.937    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X80Y65         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.121     0.816    
    SLICE_X80Y65         FDCE (Hold_fdce_C_D)         0.056     0.872    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -0.872    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.552ns  (logic 0.163ns (29.512%)  route 0.389ns (70.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 17.442 - 16.667 ) 
    Source Clock Delay      (SCD):    0.494ns = ( 17.161 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.494    17.161    BD_i/mdm/U0/MDM_Core_I1/CLK
    SLICE_X82Y68         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDCE (Prop_fdce_C_Q)         0.118    17.279 f  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.096    17.375    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X83Y68         LUT5 (Prop_lut5_I2_O)        0.045    17.420 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=10, routed)          0.294    17.713    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X80Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.776    17.442    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X80Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.049    17.393    
    SLICE_X80Y66         FDCE (Hold_fdce_C_CE)       -0.075    17.318    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.318    
                         arrival time                          17.713    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.552ns  (logic 0.163ns (29.512%)  route 0.389ns (70.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 17.442 - 16.667 ) 
    Source Clock Delay      (SCD):    0.494ns = ( 17.161 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.494    17.161    BD_i/mdm/U0/MDM_Core_I1/CLK
    SLICE_X82Y68         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDCE (Prop_fdce_C_Q)         0.118    17.279 f  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.096    17.375    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X83Y68         LUT5 (Prop_lut5_I2_O)        0.045    17.420 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=10, routed)          0.294    17.713    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X80Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.776    17.442    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X80Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.049    17.393    
    SLICE_X80Y66         FDCE (Hold_fdce_C_CE)       -0.075    17.318    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.318    
                         arrival time                          17.713    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.552ns  (logic 0.163ns (29.512%)  route 0.389ns (70.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 17.442 - 16.667 ) 
    Source Clock Delay      (SCD):    0.494ns = ( 17.161 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.494    17.161    BD_i/mdm/U0/MDM_Core_I1/CLK
    SLICE_X82Y68         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDCE (Prop_fdce_C_Q)         0.118    17.279 f  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.096    17.375    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X83Y68         LUT5 (Prop_lut5_I2_O)        0.045    17.420 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=10, routed)          0.294    17.713    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X80Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.776    17.442    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X80Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.049    17.393    
    SLICE_X80Y66         FDCE (Hold_fdce_C_CE)       -0.075    17.318    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.318    
                         arrival time                          17.713    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.552ns  (logic 0.163ns (29.512%)  route 0.389ns (70.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.776ns = ( 17.442 - 16.667 ) 
    Source Clock Delay      (SCD):    0.494ns = ( 17.161 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.494    17.161    BD_i/mdm/U0/MDM_Core_I1/CLK
    SLICE_X82Y68         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDCE (Prop_fdce_C_Q)         0.118    17.279 f  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.096    17.375    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X83Y68         LUT5 (Prop_lut5_I2_O)        0.045    17.420 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=10, routed)          0.294    17.713    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X80Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.776    17.442    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X80Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.049    17.393    
    SLICE_X80Y66         FDCE (Hold_fdce_C_CE)       -0.075    17.318    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.318    
                         arrival time                          17.713    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.607ns  (logic 0.203ns (33.455%)  route 0.404ns (66.545%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns = ( 17.392 - 16.667 ) 
    Source Clock Delay      (SCD):    0.567ns = ( 17.233 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.567    17.233    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X83Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y66         FDCE (Prop_fdce_C_Q)         0.112    17.345 f  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/Q
                         net (fo=18, routed)          0.197    17.542    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[1]
    SLICE_X81Y65         LUT6 (Prop_lut6_I1_O)        0.045    17.587 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/More_Than_One_MB.Which_MB_Reg[2]_i_2/O
                         net (fo=3, routed)           0.207    17.794    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/p_57_out
    SLICE_X81Y67         LUT3 (Prop_lut3_I1_O)        0.046    17.840 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/More_Than_One_MB.Which_MB_Reg[2]_i_1/O
                         net (fo=1, routed)           0.000    17.840    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_54
    SLICE_X81Y67         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.725    17.392    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X81Y67         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.049    17.343    
    SLICE_X81Y67         FDCE (Hold_fdce_C_D)         0.071    17.414    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/More_Than_One_MB.Which_MB_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.414    
                         arrival time                          17.840    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.571ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.601ns  (logic 0.163ns (27.129%)  route 0.438ns (72.871%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.649ns = ( 17.315 - 16.667 ) 
    Source Clock Delay      (SCD):    0.494ns = ( 17.161 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.049ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.494    17.161    BD_i/mdm/U0/MDM_Core_I1/CLK
    SLICE_X82Y68         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y68         FDCE (Prop_fdce_C_Q)         0.118    17.279 f  BD_i/mdm/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=7, routed)           0.096    17.375    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][1]
    SLICE_X83Y68         LUT5 (Prop_lut5_I2_O)        0.045    17.420 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=10, routed)          0.342    17.762    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X83Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.649    17.315    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X83Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.049    17.266    
    SLICE_X83Y66         FDCE (Hold_fdce_C_CE)       -0.075    17.191    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.191    
                         arrival time                          17.762    
  -------------------------------------------------------------------
                         slack                                  0.571    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y14  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y14  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y14  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y13  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y13  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y13  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X33Y13  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y13  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X38Y13  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X43Y16  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y14  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y14  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y14  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y13  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y13  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y13  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y13  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y13  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X33Y13  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X43Y16  BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X21Y6   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X21Y6   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X21Y6   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X21Y6   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X21Y6   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X23Y9   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X21Y6   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X13Y7   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y7   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X10Y7   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.command_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Incrementer_8_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.700ns  (logic 0.773ns (5.258%)  route 13.927ns (94.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 22.869 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 f  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        7.432    10.911    BD_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/core_aresetn
    SLICE_X64Y113        LUT3 (Prop_lut3_I0_O)        0.295    11.206 r  BD_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_1/O
                         net (fo=640, routed)         6.495    17.701    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/s_level_out_d4_reg[0]
    SLICE_X27Y136        FDRE                                         r  BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Incrementer_8_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.690    22.869    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/core_aclk
    SLICE_X27Y136        FDRE                                         r  BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Incrementer_8_reg[27]/C
                         clock pessimism              0.129    22.998    
                         clock uncertainty           -0.302    22.696    
    SLICE_X27Y136        FDRE (Setup_fdre_C_R)       -0.429    22.267    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Incrementer_8_reg[27]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Metric_Cnt_8_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.700ns  (logic 0.773ns (5.258%)  route 13.927ns (94.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 22.869 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 f  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        7.432    10.911    BD_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/core_aresetn
    SLICE_X64Y113        LUT3 (Prop_lut3_I0_O)        0.295    11.206 r  BD_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_1/O
                         net (fo=640, routed)         6.495    17.701    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/s_level_out_d4_reg[0]
    SLICE_X27Y136        FDRE                                         r  BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Metric_Cnt_8_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.690    22.869    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/core_aclk
    SLICE_X27Y136        FDRE                                         r  BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Metric_Cnt_8_reg[27]/C
                         clock pessimism              0.129    22.998    
                         clock uncertainty           -0.302    22.696    
    SLICE_X27Y136        FDRE (Setup_fdre_C_R)       -0.429    22.267    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Metric_Cnt_8_reg[27]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_9.Samp_Incrementer_9_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.700ns  (logic 0.773ns (5.258%)  route 13.927ns (94.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 22.869 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 f  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        7.432    10.911    BD_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/core_aresetn
    SLICE_X64Y113        LUT3 (Prop_lut3_I0_O)        0.295    11.206 r  BD_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_1/O
                         net (fo=640, routed)         6.495    17.701    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/s_level_out_d4_reg[0]
    SLICE_X27Y136        FDRE                                         r  BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_9.Samp_Incrementer_9_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.690    22.869    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/core_aclk
    SLICE_X27Y136        FDRE                                         r  BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_9.Samp_Incrementer_9_reg[27]/C
                         clock pessimism              0.129    22.998    
                         clock uncertainty           -0.302    22.696    
    SLICE_X27Y136        FDRE (Setup_fdre_C_R)       -0.429    22.267    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_9.Samp_Incrementer_9_reg[27]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_9.Samp_Metric_Cnt_9_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.700ns  (logic 0.773ns (5.258%)  route 13.927ns (94.742%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 22.869 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 f  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        7.432    10.911    BD_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/core_aresetn
    SLICE_X64Y113        LUT3 (Prop_lut3_I0_O)        0.295    11.206 r  BD_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_1/O
                         net (fo=640, routed)         6.495    17.701    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/s_level_out_d4_reg[0]
    SLICE_X27Y136        FDRE                                         r  BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_9.Samp_Metric_Cnt_9_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.690    22.869    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/core_aclk
    SLICE_X27Y136        FDRE                                         r  BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_9.Samp_Metric_Cnt_9_reg[27]/C
                         clock pessimism              0.129    22.998    
                         clock uncertainty           -0.302    22.696    
    SLICE_X27Y136        FDRE (Setup_fdre_C_R)       -0.429    22.267    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_9.Samp_Metric_Cnt_9_reg[27]
  -------------------------------------------------------------------
                         required time                         22.267    
                         arrival time                         -17.701    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.407ns  (logic 0.773ns (5.365%)  route 13.634ns (94.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 22.795 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 f  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        9.550    13.029    BD_i/axi_perf_mon_1/inst/reset_event_cdc_sync1/core_aresetn
    SLICE_X73Y1          LUT3 (Prop_lut3_I0_O)        0.295    13.324 r  BD_i/axi_perf_mon_1/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_1/O
                         net (fo=640, routed)         4.084    17.408    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/s_level_out_d4_reg[0]
    SLICE_X92Y16         FDRE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.615    22.795    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/core_aclk
    SLICE_X92Y16         FDRE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[22]/C
                         clock pessimism              0.115    22.909    
                         clock uncertainty           -0.302    22.607    
    SLICE_X92Y16         FDRE (Setup_fdre_C_R)       -0.524    22.083    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_4.Samp_Incrementer_4_reg[22]
  -------------------------------------------------------------------
                         required time                         22.083    
                         arrival time                         -17.408    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.407ns  (logic 0.773ns (5.365%)  route 13.634ns (94.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 22.795 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 f  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        9.550    13.029    BD_i/axi_perf_mon_1/inst/reset_event_cdc_sync1/core_aresetn
    SLICE_X73Y1          LUT3 (Prop_lut3_I0_O)        0.295    13.324 r  BD_i/axi_perf_mon_1/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_1/O
                         net (fo=640, routed)         4.084    17.408    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/s_level_out_d4_reg[0]
    SLICE_X92Y16         FDRE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.615    22.795    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/core_aclk
    SLICE_X92Y16         FDRE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[22]/C
                         clock pessimism              0.115    22.909    
                         clock uncertainty           -0.302    22.607    
    SLICE_X92Y16         FDRE (Setup_fdre_C_R)       -0.524    22.083    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_4.Samp_Metric_Cnt_4_reg[22]
  -------------------------------------------------------------------
                         required time                         22.083    
                         arrival time                         -17.408    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.407ns  (logic 0.773ns (5.365%)  route 13.634ns (94.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 22.795 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 f  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        9.550    13.029    BD_i/axi_perf_mon_1/inst/reset_event_cdc_sync1/core_aresetn
    SLICE_X73Y1          LUT3 (Prop_lut3_I0_O)        0.295    13.324 r  BD_i/axi_perf_mon_1/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_1/O
                         net (fo=640, routed)         4.084    17.408    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/s_level_out_d4_reg[0]
    SLICE_X92Y16         FDRE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.615    22.795    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/core_aclk
    SLICE_X92Y16         FDRE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[22]/C
                         clock pessimism              0.115    22.909    
                         clock uncertainty           -0.302    22.607    
    SLICE_X92Y16         FDRE (Setup_fdre_C_R)       -0.524    22.083    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_5.Samp_Incrementer_5_reg[22]
  -------------------------------------------------------------------
                         required time                         22.083    
                         arrival time                         -17.408    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.407ns  (logic 0.773ns (5.365%)  route 13.634ns (94.635%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 22.795 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 f  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        9.550    13.029    BD_i/axi_perf_mon_1/inst/reset_event_cdc_sync1/core_aresetn
    SLICE_X73Y1          LUT3 (Prop_lut3_I0_O)        0.295    13.324 r  BD_i/axi_perf_mon_1/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_1/O
                         net (fo=640, routed)         4.084    17.408    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/s_level_out_d4_reg[0]
    SLICE_X92Y16         FDRE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.615    22.795    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/core_aclk
    SLICE_X92Y16         FDRE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[22]/C
                         clock pessimism              0.115    22.909    
                         clock uncertainty           -0.302    22.607    
    SLICE_X92Y16         FDRE (Setup_fdre_C_R)       -0.524    22.083    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_5.Samp_Metric_Cnt_5_reg[22]
  -------------------------------------------------------------------
                         required time                         22.083    
                         arrival time                         -17.408    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Incrementer_8_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.562ns  (logic 0.773ns (5.308%)  route 13.789ns (94.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 22.872 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 f  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        7.432    10.911    BD_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/core_aresetn
    SLICE_X64Y113        LUT3 (Prop_lut3_I0_O)        0.295    11.206 r  BD_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_1/O
                         net (fo=640, routed)         6.357    17.563    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/s_level_out_d4_reg[0]
    SLICE_X29Y134        FDRE                                         r  BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Incrementer_8_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.693    22.872    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/core_aclk
    SLICE_X29Y134        FDRE                                         r  BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Incrementer_8_reg[29]/C
                         clock pessimism              0.129    23.001    
                         clock uncertainty           -0.302    22.699    
    SLICE_X29Y134        FDRE (Setup_fdre_C_R)       -0.429    22.270    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Incrementer_8_reg[29]
  -------------------------------------------------------------------
                         required time                         22.270    
                         arrival time                         -17.563    
  -------------------------------------------------------------------
                         slack                                  4.707    

Slack (MET) :             4.707ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Metric_Cnt_8_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.562ns  (logic 0.773ns (5.308%)  route 13.789ns (94.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 22.872 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 f  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        7.432    10.911    BD_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/core_aresetn
    SLICE_X64Y113        LUT3 (Prop_lut3_I0_O)        0.295    11.206 r  BD_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/GEN_SAMPLE_METRIC_CNT_0.Samp_Metric_Cnt_0[31]_i_1/O
                         net (fo=640, routed)         6.357    17.563    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/s_level_out_d4_reg[0]
    SLICE_X29Y134        FDRE                                         r  BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Metric_Cnt_8_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.693    22.872    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/core_aclk
    SLICE_X29Y134        FDRE                                         r  BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Metric_Cnt_8_reg[29]/C
                         clock pessimism              0.129    23.001    
                         clock uncertainty           -0.302    22.699    
    SLICE_X29Y134        FDRE (Setup_fdre_C_R)       -0.429    22.270    BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/sampled_metrics_data_inst/GEN_SAMPLE_METRIC_CNT_8.Samp_Metric_Cnt_8_reg[29]
  -------------------------------------------------------------------
                         required time                         22.270    
                         arrival time                         -17.563    
  -------------------------------------------------------------------
                         slack                                  4.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.757%)  route 0.171ns (57.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.552     0.888    BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X52Y96         FDRE                                         r  BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  BD_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.171     1.187    BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/D[9]
    SLICE_X49Y97         FDRE                                         r  BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.825     1.191    BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/aclk
    SLICE_X49Y97         FDRE                                         r  BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i_reg[9]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y97         FDRE (Hold_fdre_C_D)         0.013     1.169    BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b_pipe/m_payload_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.128ns (44.125%)  route 0.162ns (55.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.555     0.891    BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X48Y95         FDRE                                         r  BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.162     1.181    BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/D[3]
    SLICE_X50Y95         FDRE                                         r  BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.820     1.186    BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/aclk
    SLICE_X50Y95         FDRE                                         r  BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.006     1.157    BD_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/global_clock_counter_inst/counter_inst/Count_Out_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.146%)  route 0.219ns (60.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.558     0.894    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/global_clock_counter_inst/counter_inst/core_aclk
    SLICE_X51Y6          FDRE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/global_clock_counter_inst/counter_inst/Count_Out_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.141     1.035 r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/global_clock_counter_inst/counter_inst/Count_Out_i_reg[15]/Q
                         net (fo=2, routed)           0.219     1.254    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[31]_0[15]
    SLICE_X49Y9          FDRE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.828     1.194    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/core_aclk
    SLICE_X49Y9          FDRE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[15]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y9          FDRE (Hold_fdre_C_D)         0.070     1.229    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.606%)  route 0.215ns (60.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.555     0.891    BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X48Y94         FDRE                                         r  BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=1, routed)           0.215     1.247    BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[32]
    SLICE_X51Y91         FDRE                                         r  BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.819     1.185    BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X51Y91         FDRE                                         r  BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X51Y91         FDRE (Hold_fdre_C_D)         0.070     1.220    BD_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.576%)  route 0.215ns (60.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.561     0.896    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X49Y45         FDRE                                         r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.215     1.253    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[11]
    SLICE_X53Y45         FDRE                                         r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.825     1.191    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X53Y45         FDRE                                         r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[11]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X53Y45         FDRE (Hold_fdre_C_D)         0.070     1.226    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.143%)  route 0.219ns (60.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.561     0.896    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X49Y45         FDRE                                         r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.219     1.257    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[8]
    SLICE_X52Y45         FDRE                                         r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.825     1.191    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X52Y45         FDRE                                         r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[8]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.072     1.228    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.940ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.604     0.940    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Clk
    SLICE_X105Y85        FDRE                                         r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y85        FDRE (Prop_fdre_C_Q)         0.141     1.081 r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/trace_din_all_reg[10]/Q
                         net (fo=1, routed)           0.106     1.187    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[0].RAMB36_I1/trace_din_all_reg[0][61]
    RAMB36_X5Y17         RAMB36E1                                     r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.919     1.285    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Clk
    RAMB36_X5Y17         RAMB36E1                                     r  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
                         clock pessimism             -0.285     1.000    
    RAMB36_X5Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.155     1.155    BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/global_clock_counter_inst/counter_inst/Count_Out_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.557%)  route 0.225ns (61.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.557     0.893    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/global_clock_counter_inst/counter_inst/core_aclk
    SLICE_X51Y8          FDRE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/global_clock_counter_inst/counter_inst/Count_Out_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.141     1.034 r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/global_clock_counter_inst/counter_inst/Count_Out_i_reg[14]/Q
                         net (fo=2, routed)           0.225     1.258    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/Count_Out_i_reg[31]_0[14]
    SLICE_X49Y9          FDRE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.828     1.194    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/core_aclk
    SLICE_X49Y9          FDRE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[14]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X49Y9          FDRE (Hold_fdre_C_D)         0.066     1.225    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/GEN_GLOBAL_CLK_32.Lat_Global_Clk_Cnt_LSB_CDCR_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.274%)  route 0.218ns (60.726%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.561     0.896    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_clk
    SLICE_X49Y46         FDRE                                         r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.218     1.256    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/src_hsdata_ff[5]
    SLICE_X52Y45         FDRE                                         r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.825     1.191    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_clk
    SLICE_X52Y45         FDRE                                         r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[5]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X52Y45         FDRE (Hold_fdre_C_D)         0.066     1.222    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.256    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.154%)  route 0.191ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.563     0.899    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_clk
    SLICE_X46Y49         FDRE                                         r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.191     1.254    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/src_hsdata_ff[10]
    SLICE_X42Y52         FDRE                                         r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.825     1.191    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_clk
    SLICE_X42Y52         FDRE                                         r  BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[10]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.059     1.220    BD_i/axi_clock_converter_ni3/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.034    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y17  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y17  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y6   BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y6   BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3   BD_i/microblaze_1/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y18  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X5Y18  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y7   BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y7   BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y82  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y82  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y82  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y82  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y82  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y82  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y82  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y82  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[15].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y47  BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X66Y47  BD_i/microblaze_3/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y85  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y85  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y85  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y85  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y85  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y85  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y85  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y85  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y86  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y86  BD_i/microblaze_2/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[11].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.452ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.083ns  (required time - arrival time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.666ns  (logic 0.464ns (27.855%)  route 1.202ns (72.145%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 35.031 - 33.333 ) 
    Source Clock Delay      (SCD):    2.182ns = ( 18.849 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.100ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         2.182    18.849    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X84Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDCE (Prop_fdce_C_Q)         0.340    19.189 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=34, routed)          0.815    20.003    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X81Y65         LUT2 (Prop_lut2_I1_O)        0.124    20.127 f  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.387    20.515    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X81Y65         FDCE                                         f  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         1.698    35.031    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X81Y65         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.100    35.131    
                         clock uncertainty           -0.035    35.096    
    SLICE_X81Y65         FDCE (Recov_fdce_C_CLR)     -0.498    34.598    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         34.598    
                         arrival time                         -20.515    
  -------------------------------------------------------------------
                         slack                                 14.083    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.452ns  (arrival time - required time)
  Source:                 BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.630ns  (logic 0.157ns (24.931%)  route 0.473ns (75.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.937ns
    Source Clock Delay      (SCD):    0.961ns = ( 17.628 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.039ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.961    17.628    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X84Y66         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y66         FDCE (Prop_fdce_C_Q)         0.112    17.740 r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=34, routed)          0.354    18.093    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X81Y65         LUT2 (Prop_lut2_I1_O)        0.045    18.138 f  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.119    18.258    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X81Y65         FDCE                                         f  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=234, routed)         0.937     0.937    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X81Y65         FDCE                                         r  BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.039     0.898    
                         clock uncertainty            0.035     0.933    
    SLICE_X81Y65         FDCE (Remov_fdce_C_CLR)     -0.128     0.805    BD_i/mdm/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                          18.258    
  -------------------------------------------------------------------
                         slack                                 17.452    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.693ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.461ns  (logic 0.773ns (6.203%)  route 11.688ns (93.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        8.039    11.518    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ARESETN
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.295    11.813 f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/axi_arready_i_1__0/O
                         net (fo=533, routed)         3.650    15.462    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0
    SLICE_X24Y37         FDCE                                         f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.568    22.747    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ACLK
    SLICE_X24Y37         FDCE                                         r  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[28]/C
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    SLICE_X24Y37         FDCE (Recov_fdce_C_CLR)     -0.405    22.155    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[28]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.461ns  (logic 0.773ns (6.203%)  route 11.688ns (93.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        8.039    11.518    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ARESETN
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.295    11.813 f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/axi_arready_i_1__0/O
                         net (fo=533, routed)         3.650    15.462    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0
    SLICE_X24Y37         FDCE                                         f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.568    22.747    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ACLK
    SLICE_X24Y37         FDCE                                         r  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[29]/C
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    SLICE_X24Y37         FDCE (Recov_fdce_C_CLR)     -0.405    22.155    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[29]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.461ns  (logic 0.773ns (6.203%)  route 11.688ns (93.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        8.039    11.518    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ARESETN
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.295    11.813 f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/axi_arready_i_1__0/O
                         net (fo=533, routed)         3.650    15.462    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0
    SLICE_X24Y37         FDCE                                         f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.568    22.747    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ACLK
    SLICE_X24Y37         FDCE                                         r  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[30]/C
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    SLICE_X24Y37         FDCE (Recov_fdce_C_CLR)     -0.405    22.155    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[30]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.693ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.461ns  (logic 0.773ns (6.203%)  route 11.688ns (93.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        8.039    11.518    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ARESETN
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.295    11.813 f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/axi_arready_i_1__0/O
                         net (fo=533, routed)         3.650    15.462    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0
    SLICE_X24Y37         FDCE                                         f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.568    22.747    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ACLK
    SLICE_X24Y37         FDCE                                         r  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[31]/C
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    SLICE_X24Y37         FDCE (Recov_fdce_C_CLR)     -0.405    22.155    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/clock_tick_reg[31]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -15.462    
  -------------------------------------------------------------------
                         slack                                  6.693    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.457ns  (logic 0.773ns (6.205%)  route 11.684ns (93.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        8.039    11.518    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ARESETN
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.295    11.813 f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/axi_arready_i_1__0/O
                         net (fo=533, routed)         3.645    15.458    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0
    SLICE_X25Y37         FDCE                                         f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.568    22.747    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ACLK
    SLICE_X25Y37         FDCE                                         r  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[16]/C
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    SLICE_X25Y37         FDCE (Recov_fdce_C_CLR)     -0.405    22.155    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.457ns  (logic 0.773ns (6.205%)  route 11.684ns (93.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        8.039    11.518    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ARESETN
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.295    11.813 f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/axi_arready_i_1__0/O
                         net (fo=533, routed)         3.645    15.458    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0
    SLICE_X25Y37         FDCE                                         f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.568    22.747    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ACLK
    SLICE_X25Y37         FDCE                                         r  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[17]/C
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    SLICE_X25Y37         FDCE (Recov_fdce_C_CLR)     -0.405    22.155    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[20]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.457ns  (logic 0.773ns (6.205%)  route 11.684ns (93.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        8.039    11.518    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ARESETN
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.295    11.813 f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/axi_arready_i_1__0/O
                         net (fo=533, routed)         3.645    15.458    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0
    SLICE_X25Y37         FDCE                                         f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.568    22.747    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ACLK
    SLICE_X25Y37         FDCE                                         r  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[20]/C
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    SLICE_X25Y37         FDCE (Recov_fdce_C_CLR)     -0.405    22.155    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[21]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.457ns  (logic 0.773ns (6.205%)  route 11.684ns (93.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        8.039    11.518    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ARESETN
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.295    11.813 f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/axi_arready_i_1__0/O
                         net (fo=533, routed)         3.645    15.458    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0
    SLICE_X25Y37         FDCE                                         f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.568    22.747    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ACLK
    SLICE_X25Y37         FDCE                                         r  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[21]/C
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    SLICE_X25Y37         FDCE (Recov_fdce_C_CLR)     -0.405    22.155    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[24]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.457ns  (logic 0.773ns (6.205%)  route 11.684ns (93.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        8.039    11.518    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ARESETN
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.295    11.813 f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/axi_arready_i_1__0/O
                         net (fo=533, routed)         3.645    15.458    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0
    SLICE_X25Y37         FDCE                                         f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.568    22.747    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ACLK
    SLICE_X25Y37         FDCE                                         r  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[24]/C
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    SLICE_X25Y37         FDCE (Recov_fdce_C_CLR)     -0.405    22.155    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[25]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.457ns  (logic 0.773ns (6.205%)  route 11.684ns (93.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.707     3.001    BD_i/rst_module/U0/slowest_sync_clk
    SLICE_X82Y71         FDRE                                         r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y71         FDRE (Prop_fdre_C_Q)         0.478     3.479 r  BD_i/rst_module/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=2905, routed)        8.039    11.518    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ARESETN
    SLICE_X7Y31          LUT1 (Prop_lut1_I0_O)        0.295    11.813 f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/axi_arready_i_1__0/O
                         net (fo=533, routed)         3.645    15.458    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/global_clock_reg[0]_0
    SLICE_X25Y37         FDCE                                         f  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       1.568    22.747    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/S_AXI_1_ACLK
    SLICE_X25Y37         FDCE                                         r  BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[25]/C
                         clock pessimism              0.115    22.862    
                         clock uncertainty           -0.302    22.560    
    SLICE_X25Y37         FDCE (Recov_fdce_C_CLR)     -0.405    22.155    BD_i/kth_axi_Mesh_2D_Nostrum_2x2x1_0/U0/NOC/UX[1].UY[0].UZ[0].URNI/USER_LOGIC/interface/data_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         22.155    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                  6.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.240%)  route 0.140ns (49.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.712     1.048    BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y132       FDPE                                         r  BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDPE (Prop_fdpe_C_Q)         0.141     1.189 f  BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=25, routed)          0.140     1.329    BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X110Y133       FDCE                                         f  BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.987     1.353    BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X110Y133       FDCE                                         r  BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.290     1.063    
    SLICE_X110Y133       FDCE (Remov_fdce_C_CLR)     -0.092     0.971    BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.240%)  route 0.140ns (49.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.712     1.048    BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y132       FDPE                                         r  BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDPE (Prop_fdpe_C_Q)         0.141     1.189 f  BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=25, routed)          0.140     1.329    BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X110Y133       FDCE                                         f  BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.987     1.353    BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X110Y133       FDCE                                         r  BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.290     1.063    
    SLICE_X110Y133       FDCE (Remov_fdce_C_CLR)     -0.092     0.971    BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.971    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.359ns  (arrival time - required time)
  Source:                 BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.789%)  route 0.119ns (48.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.632     0.968    BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X113Y21        FDPE                                         r  BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y21        FDPE (Prop_fdpe_C_Q)         0.128     1.095 f  BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.119     1.215    BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X112Y22        FDPE                                         f  BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.900     1.266    BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X112Y22        FDPE                                         r  BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.285     0.981    
    SLICE_X112Y22        FDPE (Remov_fdpe_C_PRE)     -0.125     0.856    BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.240%)  route 0.140ns (49.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.353ns
    Source Clock Delay      (SCD):    1.048ns
    Clock Pessimism Removal (CPR):    0.290ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.712     1.048    BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y132       FDPE                                         r  BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y132       FDPE (Prop_fdpe_C_Q)         0.141     1.189 f  BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=25, routed)          0.140     1.329    BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X110Y133       FDPE                                         f  BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.987     1.353    BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X110Y133       FDPE                                         r  BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.290     1.063    
    SLICE_X110Y133       FDPE (Remov_fdpe_C_PRE)     -0.095     0.968    BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.608%)  route 0.206ns (59.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.643     0.979    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y1         FDPE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y1         FDPE (Prop_fdpe_C_Q)         0.141     1.120 f  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=25, routed)          0.206     1.326    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X108Y2         FDCE                                         f  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.913     1.279    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X108Y2         FDCE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.263     1.016    
    SLICE_X108Y2         FDCE (Remov_fdce_C_CLR)     -0.067     0.949    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.378ns  (arrival time - required time)
  Source:                 BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.629%)  route 0.182ns (56.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.643     0.979    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y1         FDPE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y1         FDPE (Prop_fdpe_C_Q)         0.141     1.120 f  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/Q
                         net (fo=6, routed)           0.182     1.302    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/out[0]
    SLICE_X107Y1         FDCE                                         f  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.913     1.279    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X107Y1         FDCE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism             -0.263     1.016    
    SLICE_X107Y1         FDCE (Remov_fdce_C_CLR)     -0.092     0.924    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.249%)  route 0.209ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.643     0.979    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y1         FDPE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y1         FDPE (Prop_fdpe_C_Q)         0.141     1.120 f  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=25, routed)          0.209     1.329    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X108Y1         FDCE                                         f  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.913     1.279    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X108Y1         FDCE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]/C
                         clock pessimism             -0.263     1.016    
    SLICE_X108Y1         FDCE (Remov_fdce_C_CLR)     -0.067     0.949    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.249%)  route 0.209ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.643     0.979    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y1         FDPE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y1         FDPE (Prop_fdpe_C_Q)         0.141     1.120 f  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=25, routed)          0.209     1.329    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X108Y1         FDCE                                         f  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.913     1.279    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X108Y1         FDCE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]/C
                         clock pessimism             -0.263     1.016    
    SLICE_X108Y1         FDCE (Remov_fdce_C_CLR)     -0.067     0.949    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.249%)  route 0.209ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.643     0.979    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y1         FDPE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y1         FDPE (Prop_fdpe_C_Q)         0.141     1.120 f  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=25, routed)          0.209     1.329    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X108Y1         FDCE                                         f  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.913     1.279    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X108Y1         FDCE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]/C
                         clock pessimism             -0.263     1.016    
    SLICE_X108Y1         FDCE (Remov_fdce_C_CLR)     -0.067     0.949    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.249%)  route 0.209ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    0.979ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.643     0.979    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X111Y1         FDPE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y1         FDPE (Prop_fdpe_C_Q)         0.141     1.120 f  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=25, routed)          0.209     1.329    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X108Y1         FDCE                                         f  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  BD_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    BD_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  BD_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=36300, routed)       0.913     1.279    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X108Y1         FDCE                                         r  BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]/C
                         clock pessimism             -0.263     1.016    
    SLICE_X108Y1         FDCE (Remov_fdce_C_CLR)     -0.067     0.949    BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/mon_fifo_ext_event0_inst/USE_MON_FIFO.async_fifo_inst/inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.949    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.380    





