<profile>

<section name = "Vitis HLS Report for 'matrixmul_accel_core'" level="0">
<item name = "Date">Wed Dec  6 15:21:40 2023
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">PROJET_HLS_zynq</item>
<item name = "Solution">trans-inver2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.441 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">22887, 74471, 0.229 ms, 0.745 ms, 22888, 74472, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_inversion_matrix_fu_253">inversion_matrix, 3269, 54853, 32.690 us, 0.549 ms, 3269, 54853, none</column>
<column name="grp_matrixmul_fu_258">matrixmul, 16536, 16536, 0.165 ms, 0.165 ms, 16536, 16536, none</column>
<column name="grp_transMatrix_fu_265">transMatrix, 1051, 1051, 10.510 us, 10.510 us, 1051, 1051, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- read_a1_read_a2">1024, 1024, 2, 1, 1, 1024, yes</column>
<column name="- read_b1_read_b2">1024, 1024, 2, 1, 1, 1024, yes</column>
<column name="- write_res1_write_res2">1025, 1025, 3, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 293, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">2, 234, 34958, 42678, -</column>
<column name="Memory">6, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 482, -</column>
<column name="Register">-, -, 157, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 106, 33, 81, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_inversion_matrix_fu_253">inversion_matrix, 2, 224, 29224, 35912, 0</column>
<column name="grp_matrixmul_fu_258">matrixmul, 0, 10, 5021, 4273, 0</column>
<column name="grp_transMatrix_fu_265">transMatrix, 0, 0, 713, 2493, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="mat_a_U">inversion_matrix_Ainverse, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="mat_b_U">inversion_matrix_Ainverse, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="mat_res_U">mat_res, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln14_1_fu_276_p2">+, 0, 0, 13, 11, 1</column>
<column name="add_ln14_fu_282_p2">+, 0, 0, 15, 1, 6</column>
<column name="add_ln15_fu_349_p2">+, 0, 0, 15, 1, 6</column>
<column name="add_ln18_fu_326_p2">+, 0, 0, 14, 10, 10</column>
<column name="add_ln24_1_fu_370_p2">+, 0, 0, 13, 11, 1</column>
<column name="add_ln24_fu_376_p2">+, 0, 0, 15, 1, 6</column>
<column name="add_ln25_fu_445_p2">+, 0, 0, 15, 1, 6</column>
<column name="add_ln28_fu_420_p2">+, 0, 0, 14, 10, 10</column>
<column name="add_ln41_1_fu_466_p2">+, 0, 0, 13, 11, 1</column>
<column name="add_ln41_fu_472_p2">+, 0, 0, 15, 1, 6</column>
<column name="add_ln42_fu_508_p2">+, 0, 0, 15, 1, 6</column>
<column name="add_ln45_fu_524_p2">+, 0, 0, 14, 10, 10</column>
<column name="icmp_ln14_fu_270_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="icmp_ln15_fu_288_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="icmp_ln24_fu_364_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="icmp_ln25_fu_382_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="icmp_ln41_fu_460_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="icmp_ln42_fu_478_p2">icmp, 0, 0, 11, 6, 7</column>
<column name="ap_block_state8_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="select_ln14_1_fu_302_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln14_fu_294_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln24_1_fu_396_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln24_fu_388_p3">select, 0, 0, 6, 1, 1</column>
<column name="select_ln41_1_fu_492_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln41_fu_484_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp2">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp1_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="ap_enable_reg_pp2_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">15, 3, 1, 3</column>
<column name="ap_enable_reg_pp2_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp2_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_1_phi_fu_202_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_i_2_phi_fu_235_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_i_phi_fu_169_p4">9, 2, 6, 12</column>
<column name="i_1_reg_198">9, 2, 6, 12</column>
<column name="i_2_reg_231">9, 2, 6, 12</column>
<column name="i_reg_165">9, 2, 6, 12</column>
<column name="indvar_flatten13_reg_220">9, 2, 11, 22</column>
<column name="indvar_flatten6_reg_187">9, 2, 11, 22</column>
<column name="indvar_flatten_reg_154">9, 2, 11, 22</column>
<column name="input_r_address0">15, 3, 11, 33</column>
<column name="j_30_reg_209">9, 2, 6, 12</column>
<column name="j_31_reg_242">9, 2, 6, 12</column>
<column name="j_reg_176">9, 2, 6, 12</column>
<column name="mat_a_address0">21, 4, 10, 40</column>
<column name="mat_a_address1">15, 3, 10, 30</column>
<column name="mat_a_ce0">21, 4, 1, 4</column>
<column name="mat_a_ce1">15, 3, 1, 3</column>
<column name="mat_a_d0">15, 3, 32, 96</column>
<column name="mat_a_we0">15, 3, 1, 3</column>
<column name="mat_a_we1">9, 2, 1, 2</column>
<column name="mat_b_address0">21, 4, 10, 40</column>
<column name="mat_b_address1">15, 3, 10, 30</column>
<column name="mat_b_ce0">21, 4, 1, 4</column>
<column name="mat_b_ce1">15, 3, 1, 3</column>
<column name="mat_b_d0">15, 3, 32, 96</column>
<column name="mat_b_we0">15, 3, 1, 3</column>
<column name="mat_b_we1">9, 2, 1, 2</column>
<column name="mat_res_address0">15, 3, 10, 30</column>
<column name="mat_res_ce0">15, 3, 1, 3</column>
<column name="mat_res_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln18_reg_565">10, 0, 10, 0</column>
<column name="add_ln28_reg_594">10, 0, 10, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp2_iter2">1, 0, 1, 0</column>
<column name="grp_inversion_matrix_fu_253_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_matrixmul_fu_258_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_transMatrix_fu_265_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_198">6, 0, 6, 0</column>
<column name="i_2_reg_231">6, 0, 6, 0</column>
<column name="i_reg_165">6, 0, 6, 0</column>
<column name="icmp_ln14_reg_551">1, 0, 1, 0</column>
<column name="icmp_ln24_reg_580">1, 0, 1, 0</column>
<column name="icmp_ln41_reg_609">1, 0, 1, 0</column>
<column name="icmp_ln41_reg_609_pp2_iter1_reg">1, 0, 1, 0</column>
<column name="indvar_flatten13_reg_220">11, 0, 11, 0</column>
<column name="indvar_flatten6_reg_187">11, 0, 11, 0</column>
<column name="indvar_flatten_reg_154">11, 0, 11, 0</column>
<column name="j_30_reg_209">6, 0, 6, 0</column>
<column name="j_31_reg_242">6, 0, 6, 0</column>
<column name="j_reg_176">6, 0, 6, 0</column>
<column name="select_ln14_1_reg_560">6, 0, 6, 0</column>
<column name="select_ln24_1_reg_589">6, 0, 6, 0</column>
<column name="select_ln41_1_reg_623">6, 0, 6, 0</column>
<column name="select_ln41_reg_618">6, 0, 6, 0</column>
<column name="trunc_ln45_reg_628">5, 0, 5, 0</column>
<column name="trunc_ln45_reg_628_pp2_iter1_reg">5, 0, 5, 0</column>
<column name="trunc_ln46_reg_634">5, 0, 5, 0</column>
<column name="trunc_ln46_reg_634_pp2_iter1_reg">5, 0, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrixmul_accel_core, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrixmul_accel_core, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrixmul_accel_core, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrixmul_accel_core, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrixmul_accel_core, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrixmul_accel_core, return value</column>
<column name="input_r_address0">out, 11, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 32, ap_memory, input_r, array</column>
<column name="output_r_address0">out, 10, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 32, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
