srcscan starts
=============== Using precompiled files for SV std libs ===========
INFO: The Verilog library search path for library "std" is now "C:/Xilinx/Vivado/2024.2/data/precomp_hsv/sv/std" (VERI-1509)
INFO: The Verilog library search path for library "uvm" is now "C:/Xilinx/Vivado/2024.2/data/precomp_hsv/sv/uvm" (VERI-1509)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(10): ERROR: 'fifo_pkg' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(11): INFO: Compiling verilog file "C:/Xilinx/Vivado/2024.2/data//system_verilog/uvm_1.2/uvm_macros.svh" included at line 11. (VERI-9003)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(11): INFO: back to file 'H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv' (VERI-2320)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(15): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(27): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(27): ERROR: 'type_id' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(36): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(36): ERROR: 'type_id' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(65): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(77): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(77): ERROR: 'type_id' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(86): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(86): ERROR: 'type_id' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(95): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(95): ERROR: 'type_id' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(105): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(116): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(116): ERROR: 'type_id' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(14): ERROR: 'fifo_sequence' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(45): ERROR: 'fifo_base_test' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(64): ERROR: 'fifo_sequence' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(104): ERROR: 'fifo_sequence' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(126): ERROR: 'fifo_base_test' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_tb_top.sv(3): INFO: Compiling verilog file "H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sources_1/new/fifo_if.sv" included at line 3. (VERI-9003)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sources_1/new/fifo_if.sv(2): INFO: Compiling verilog file "C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/uvm_macros.svh" included at line 2. (VERI-9003)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sources_1/new/fifo_if.sv(2): INFO: back to file 'H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sources_1/new/fifo_if.sv' (VERI-2320)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sources_1/new/fifo_if.sv(3): INFO: Compiling verilog file "C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" included at line 3. (VERI-9003)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4419): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4425): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4431): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4437): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4437): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4442): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4448): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4483): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4496): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4497): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4497): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4498): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4510): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4510): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4559): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4974): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4981): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4986): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5000): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5017): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5022): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5022): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5028): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5052): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5060): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5140): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5140): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5166): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5166): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5200): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5200): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5233): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5233): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5258): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5258): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5283): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5283): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5287): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5313): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5330): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5335): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5387): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5387): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5399): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5460): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5462): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5500): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5537): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5537): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5552): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5552): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5552): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5576): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5576): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5576): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5693): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5693): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5832): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5892): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5936): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5950): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5956): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5962): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5998): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6008): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6014): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6027): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6035): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6062): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6107): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6109): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6109): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6109): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6111): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6113): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6113): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6113): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6115): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6115): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6117): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6117): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6119): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6119): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6119): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6121): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6121): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6121): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6123): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6123): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6125): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6125): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6125): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6127): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6129): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6129): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6131): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6133): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6183): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6227): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6227): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6227): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6273): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6293): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6316): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6316): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6316): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6363): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6369): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6369): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6369): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6397): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6397): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6416): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6416): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6416): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6443): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6443): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6462): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6471): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6471): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6546): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6621): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6729): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6729): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6729): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6733): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6733): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6737): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6737): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6737): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6778): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6778): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6838): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6842): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6858): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6858): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6879): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6899): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6899): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6913): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6919): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6941): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6968): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6968): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6983): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6991): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7068): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7068): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7102): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7102): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7102): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7168): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7168): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7195): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7203): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7317): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7371): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7371): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7402): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7402): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7402): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7480): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7480): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7480): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7498): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7518): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7534): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7534): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7537): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7562): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7696): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7722): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7769): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7817): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7817): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7817): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7841): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8070): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8070): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8080): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8088): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8088): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8096): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8104): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8104): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8108): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8116): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8116): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8126): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8134): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8134): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8144): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8158): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8162): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8162): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8162): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8168): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8168): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8355): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8355): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8369): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8369): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8398): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8398): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8473): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8473): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8473): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8488): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8488): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8591): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8591): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8591): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8591): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8618): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8618): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8618): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8618): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8638): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8647): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8647): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8662): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8662): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8699): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8699): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8744): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8744): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8752): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8752): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8752): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8752): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8752): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8773): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8773): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8773): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8773): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8810): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8810): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8810): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8810): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8848): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8848): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8848): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8854): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8854): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8854): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8873): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8873): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8873): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8894): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8894): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9196): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9196): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9239): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9239): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9278): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9278): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9278): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9292): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9316): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9316): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9316): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9329): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9414): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9414): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9414): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9418): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9418): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9549): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9555): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9561): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9592): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9596): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9600): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9609): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9688): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9758): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9770): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9849): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9879): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9917): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9920): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9924): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9954): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9957): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9961): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9991): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9994): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9998): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10033): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10055): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10055): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10055): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10145): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10145): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10145): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10157): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10160): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10187): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10187): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10187): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10218): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10251): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10335): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10335): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10369): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10369): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10369): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10430): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10440): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10452): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10452): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10461): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10461): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10461): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10472): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10475): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10480): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10480): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10498): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10498): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10498): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10529): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10543): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10557): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10604): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10604): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10629): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10657): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10668): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10668): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10675): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10675): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10682): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10682): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10689): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10697): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10697): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10705): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10705): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10713): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10713): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10713): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10730): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10730): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10733): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10739): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10739): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10741): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10741): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10743): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10743): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10745): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10747): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10747): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10749): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10749): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10751): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10751): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10751): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10757): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10757): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10757): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10762): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10762): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10762): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10766): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10766): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10766): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10766): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10770): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10770): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10775): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10775): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10775): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10775): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10775): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10775): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10780): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10780): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10784): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10784): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10784): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10789): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10797): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10803): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10809): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10810): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10816): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10829): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10829): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10839): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10839): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10849): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10849): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10856): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10881): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10881): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10888): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10888): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10893): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10893): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10893): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10899): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10899): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10905): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10905): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10922): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10922): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10922): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10932): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10932): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10932): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10940): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10940): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10940): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10940): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10949): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10949): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10954): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10954): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10954): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10954): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10954): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10954): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10970): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10970): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10980): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10980): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10980): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10985): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11002): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11014): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11028): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11032): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11042): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11076): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11133): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11180): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11215): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11232): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11232): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11259): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11270): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11275): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11296): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11474): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11474): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11717): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11838): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(11892): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12000): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12075): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12081): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12132): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12187): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12230): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12304): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12307): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12319): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12338): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12338): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12358): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12358): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12378): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12449): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12456): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12494): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12579): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12590): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12601): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12612): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12623): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12634): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12668): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12668): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12668): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12668): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12668): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12668): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12719): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12719): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12725): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12725): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12731): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12787): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12859): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12864): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12869): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12880): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12885): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12885): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12891): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12891): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12897): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12904): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12942): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12953): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12953): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12953): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12953): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12953): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12953): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12953): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12960): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12960): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12960): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12960): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12960): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12960): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12960): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12967): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12967): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12967): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12967): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12967): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12967): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12967): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12974): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12974): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12974): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12974): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12974): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12974): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12974): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12980): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12980): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12980): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12980): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12980): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12980): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12980): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13165): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13169): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13169): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13173): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13177): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13180): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13180): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13182): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13224): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13228): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13288): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13339): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13339): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13355): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13383): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13407): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13414): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13414): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13419): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13449): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13508): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13584): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13680): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13680): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13680): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13680): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13680): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13680): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13680): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13697): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13697): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13697): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13697): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13697): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13749): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13753): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13987): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14010): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14016): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14036): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14054): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14086): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14096): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14096): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14111): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14115): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14125): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14136): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14136): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14136): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14136): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14136): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14136): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14160): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14160): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14160): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14160): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14160): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14318): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14327): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14327): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14334): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14334): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14334): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14334): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14334): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14334): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14334): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14348): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14348): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14348): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14348): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14348): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14348): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14348): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14353): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14353): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14353): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14353): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14353): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14353): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14353): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14358): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14358): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14358): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14358): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14358): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14358): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14358): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14363): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14363): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14363): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14363): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14363): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14363): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14363): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14377): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14389): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14393): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14393): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14398): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14398): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14406): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14415): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14420): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14428): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14439): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14448): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14458): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14488): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14488): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14488): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14488): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14488): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14493): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14493): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14493): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14493): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14493): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14498): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14498): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14498): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14498): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14498): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14503): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14503): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14503): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14503): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14503): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14508): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14508): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14508): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14508): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14508): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14541): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14592): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14600): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14711): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14726): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14730): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14730): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14735): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14735): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14779): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14779): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14864): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(14889): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15068): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15107): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15172): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15195): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15195): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15215): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15240): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15240): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15260): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15270): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15270): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15707): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15707): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15707): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15731): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15731): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15740): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(15740): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16042): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16048): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16070): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16201): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16236): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16298): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16362): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16455): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16476): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16498): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16520): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16540): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16561): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16581): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16601): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16623): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16645): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16665): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16685): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16706): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16727): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16747): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16767): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16788): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16809): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16830): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16851): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16872): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16906): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16906): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16910): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16910): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16914): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16914): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(16963): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17082): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17091): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17118): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17148): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17231): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17245): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17245): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17253): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17253): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17261): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17261): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17269): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17269): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17269): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17277): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17285): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17285): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17285): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17300): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17318): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17318): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17326): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17326): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17342): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17350): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17374): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17382): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17390): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17506): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17521): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17594): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17624): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17634): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17634): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17634): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17634): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17634): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17639): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17639): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17639): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17639): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17639): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17651): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17651): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17679): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17679): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17679): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17679): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17679): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17768): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17768): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17810): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17810): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17810): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17810): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17810): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17861): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17861): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17861): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17861): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17861): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17914): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17914): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17920): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17927): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17949): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17949): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17958): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17958): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17958): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17967): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17967): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(17967): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18004): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18013): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18022): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18041): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18056): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18152): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18171): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18171): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18183): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18211): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18211): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18607): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18705): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18715): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18758): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18758): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18771): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18887): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18905): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18933): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18933): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18988): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19222): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19241): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19248): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19248): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19248): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19292): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19292): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19292): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19292): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19304): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19318): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19318): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19328): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19328): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19427): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19427): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19435): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19435): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19435): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19590): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19590): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19590): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19626): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19635): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19635): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19646): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19646): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19657): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19657): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19701): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19751): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19827): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19839): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19875): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19882): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19883): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19937): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19937): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19980): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19980): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19997): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(19997): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20022): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20062): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20068): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20068): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20073): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20073): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20078): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20078): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20116): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20286): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20294): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20294): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20303): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20303): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20322): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20340): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20340): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20348): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20363): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20363): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20372): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20372): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20372): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20372): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20372): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20372): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20372): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20381): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20381): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20381): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20381): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20381): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20381): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20386): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20386): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20386): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20386): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20386): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20386): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20386): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20394): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20394): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20394): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20394): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20394): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20394): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20394): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20402): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20402): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20402): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20402): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20402): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20402): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20402): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20410): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20410): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20410): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20410): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20410): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20410): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20410): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20428): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20439): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20461): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20461): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20473): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20473): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20473): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20485): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20485): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20485): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20498): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20498): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20509): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20513): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20531): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20531): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20547): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20611): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20641): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20655): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20676): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20699): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20724): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20737): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20747): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20748): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20755): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20758): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20778): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20781): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20800): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20803): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20832): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20858): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20888): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20907): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20913): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20990): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20996): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21063): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21069): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21259): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21286): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21345): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21345): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21345): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21410): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21420): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21469): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21469): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21521): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21521): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21663): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21820): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21825): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21830): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21835): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21840): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21845): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21850): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21855): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21860): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21865): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21870): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21875): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21884): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21893): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21902): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21911): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21920): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21929): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21935): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21940): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21945): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21952): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21957): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21962): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21967): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21972): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21977): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21982): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21987): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21992): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21997): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22002): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22007): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22013): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22019): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22025): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22031): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22037): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22043): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22049): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22054): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22059): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22065): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22070): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22075): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22080): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22085): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22090): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22095): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22100): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22105): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22110): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22115): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22120): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22126): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22132): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22138): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22144): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22150): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22156): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22162): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22167): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22172): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22178): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22200): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22208): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22254): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22373): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22373): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22472): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22533): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22533): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22533): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22601): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22614): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22634): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22640): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22645): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22657): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22659): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22712): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22714): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22810): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22885): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22902): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22929): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22963): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(22975): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23009): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23019): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23042): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23064): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23092): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23107): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23180): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23194): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23219): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23229): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23246): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23279): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23364): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23364): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23371): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23371): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23371): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23371): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23371): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23371): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23371): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23383): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23383): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23383): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23383): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23383): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23383): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23383): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23389): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23389): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23389): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23389): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23389): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23389): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23389): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23395): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23395): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23395): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23395): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23395): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23395): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23395): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23401): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23401): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23401): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23401): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23401): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23401): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23401): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23495): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23574): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23590): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23596): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23860): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23875): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23912): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23912): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23949): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(23992): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24159): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24163): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24250): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24260): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24324): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24336): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24364): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24400): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24435): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24450): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24465): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24492): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24579): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24608): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24656): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24792): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24848): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24864): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24875): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(24875): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25004): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25032): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25106): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25114): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25114): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25120): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25120): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25126): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25228): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25237): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25282): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25304): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25304): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25311): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25318): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25325): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25337): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25345): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25412): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25420): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25438): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25457): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25469): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25478): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25478): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25492): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25492): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25507): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25511): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25564): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25583): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25632): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25896): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25900): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25900): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25900): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25924): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25974): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(25997): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26045): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26062): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26072): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26105): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26109): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26109): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26123): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26123): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26123): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26127): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26127): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26131): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26131): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26131): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26143): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26143): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26143): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26160): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26164): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26164): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26203): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26205): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26437): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26462): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26473): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26492): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26497): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26604): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26619): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26634): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26652): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26733): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26739): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26745): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26750): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26755): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26761): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26767): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26772): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26777): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26782): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26793): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26802): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26815): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26831): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26832): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26832): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26849): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26850): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26850): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26865): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26873): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26880): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26908): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26936): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26981): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27008): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27034): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27059): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27098): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27241): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27241): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27241): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27278): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27298): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27370): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27389): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27391): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27475): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27596): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27602): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27735): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27747): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27779): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27783): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27840): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27844): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27904): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27948): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28067): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28079): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28083): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28083): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28083): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28083): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28083): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28083): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28083): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28209): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28218): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28262): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28307): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28307): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28426): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28426): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28471): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28471): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28478): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28478): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28485): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28499): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28499): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28508): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(28517): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29014): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29025): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29028): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29031): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29034): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29037): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29041): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29041): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29469): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29473): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29476): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29479): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29482): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29516): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29522): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29533): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29533): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29533): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29553): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29619): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29619): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29643): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29643): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29653): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29670): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29691): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29699): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29699): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29699): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29699): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29699): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29713): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29799): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29871): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(29890): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30009): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30041): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30076): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30076): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30084): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30084): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30118): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30118): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30128): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30128): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30138): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30147): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30154): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30154): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30164): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30643): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30890): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30990): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30990): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(30990): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31042): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31050): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31050): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31054): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31054): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31059): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31059): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31146): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31200): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31200): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31200): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31200): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31222): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31222): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31245): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31245): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31315): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31320): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31339): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31360): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31360): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31370): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31455): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31545): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31578): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31578): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31578): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31578): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31622): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31622): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31622): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31668): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31702): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31702): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31702): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31702): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31965): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31968): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31971): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31974): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31977): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31977): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31993): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31993): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32065): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32074): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32105): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32105): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32167): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32257): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32267): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32368): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32691): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32695): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32698): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32701): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32704): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32740): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32743): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32747): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32747): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32747): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32747): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32747): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32768): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32800): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32878): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32900): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33025): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33040): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33596): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33596): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33633): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33633): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33641): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33756): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33775): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33785): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33785): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33785): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33785): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33785): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33801): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(33998): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34006): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34037): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34043): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34043): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34051): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34051): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34075): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34075): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34141): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34147): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34165): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34258): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34338): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34515): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34524): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34597): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34713): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35318): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35321): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35329): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35329): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35336): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35628): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35657): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35682): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35707): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35732): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35766): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35839): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35876): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36012): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36016): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36020): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36020): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36020): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36060): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36121): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36121): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36133): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36147): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36166): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36166): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36177): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36206): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36261): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36275): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36275): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36284): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36411): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36413): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36492): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36494): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36561): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36561): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36601): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36603): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36660): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36663): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36742): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36744): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36801): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36803): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36897): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36899): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36967): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(36969): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37051): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37053): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37113): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37115): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37158): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37160): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37258): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37260): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37355): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37357): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37425): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37427): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37492): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37496): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37525): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37550): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(37573): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4380): WARNING: parameter 'UVM_HDL_MAX_WIDTH' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4688): WARNING: parameter 'uvm_mgc_copyright' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4689): WARNING: parameter 'uvm_cdn_copyright' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4690): WARNING: parameter 'uvm_snps_copyright' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4691): WARNING: parameter 'uvm_cy_copyright' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4692): WARNING: parameter 'uvm_nv_copyright' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4693): WARNING: parameter 'uvm_revision' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4702): WARNING: parameter 'UVM_STREAMBITS' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4723): WARNING: parameter 'UVM_RADIX' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4755): WARNING: parameter 'UVM_MACRO_NUMFLAGS' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4756): WARNING: parameter 'UVM_DEFAULT' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4757): WARNING: parameter 'UVM_ALL_ON' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4758): WARNING: parameter 'UVM_FLAGS_ON' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4759): WARNING: parameter 'UVM_FLAGS_OFF' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4761): WARNING: parameter 'UVM_COPY' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4762): WARNING: parameter 'UVM_NOCOPY' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4763): WARNING: parameter 'UVM_COMPARE' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4764): WARNING: parameter 'UVM_NOCOMPARE' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4765): WARNING: parameter 'UVM_PRINT' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4766): WARNING: parameter 'UVM_NOPRINT' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4767): WARNING: parameter 'UVM_RECORD' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4768): WARNING: parameter 'UVM_NORECORD' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4769): WARNING: parameter 'UVM_PACK' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4770): WARNING: parameter 'UVM_NOPACK' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4771): WARNING: parameter 'UVM_PHYSICAL' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4772): WARNING: parameter 'UVM_ABSTRACT' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4773): WARNING: parameter 'UVM_READONLY' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4774): WARNING: parameter 'UVM_NODEFPRINT' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4776): WARNING: parameter 'UVM_MACRO_EXTRAS' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4777): WARNING: parameter 'UVM_FLAGS' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4778): WARNING: parameter 'UVM_UNPACK' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4779): WARNING: parameter 'UVM_CHECK_FIELDS' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4780): WARNING: parameter 'UVM_END_DATA_EXTRA' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4783): WARNING: parameter 'UVM_START_FUNCS' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4784): WARNING: parameter 'UVM_SET' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4785): WARNING: parameter 'UVM_SETINT' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4786): WARNING: parameter 'UVM_SETOBJ' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4787): WARNING: parameter 'UVM_SETSTR' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4788): WARNING: parameter 'UVM_END_FUNCS' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(5139): WARNING: parameter 'UVM_STR_CRC_POLYNOMIAL' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(8576): WARNING: parameter 'UVM_STDOUT' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20504): WARNING: parameter 'UVM_LINE_WIDTH' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20505): WARNING: parameter 'UVM_NUM_LINES' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20506): WARNING: parameter 'UVM_SMALL_STRING' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20507): WARNING: parameter 'UVM_LARGE_STRING' declared inside package 'uvm_pkg' shall be treated as localparam (VERI-2418)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34976): WARNING: mix of dynamic and non-dynamic array types in assignment context, target type is bit [packed dim count:1] [$], while source type is bit [packed dim count:1] [] (VERI-9040)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35105): WARNING: mix of dynamic and non-dynamic array types in assignment context, target type is bit [packed dim count:1] [$], while source type is bit [packed dim count:1] [] (VERI-9040)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sources_1/new/fifo_if.sv(3): INFO: back to file 'H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sources_1/new/fifo_if.sv' (VERI-2320)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_tb_top.sv(3): INFO: back to file 'H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_tb_top.sv' (VERI-2320)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_tb_top.sv(4): INFO: Compiling verilog file "H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/sync_fifo.sv" included at line 4. (VERI-9003)
INFO: analyzing module sync_fifo (VERI-9002)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_tb_top.sv(4): INFO: back to file 'H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_tb_top.sv' (VERI-2320)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_tb_top.sv(9): INFO: Compiling verilog file "C:/Xilinx/Vivado/2024.2/data//system_verilog/uvm_1.2/uvm_macros.svh" included at line 9. (VERI-9003)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_tb_top.sv(9): INFO: back to file 'H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_tb_top.sv' (VERI-2320)
INFO: analyzing module fifo_tb_top (VERI-9002)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_tb_top.sv(14): ERROR: 'fifo_pkg' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test.sv(5): INFO: Compiling verilog file "C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/uvm_macros.svh" included at line 5. (VERI-9003)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test.sv(5): INFO: back to file 'H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test.sv' (VERI-2320)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test.sv(6): INFO: Compiling verilog file "C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv" included at line 6. (VERI-9003)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test.sv(6): INFO: back to file 'H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test.sv' (VERI-2320)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test.sv(7): INFO: Compiling verilog file "H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_pkg.sv" included at line 7. (VERI-9003)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_pkg.sv(6): INFO: Compiling verilog file "C:/Xilinx/Vivado/2024.2/data//system_verilog/uvm_1.2/uvm_macros.svh" included at line 6. (VERI-9003)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_pkg.sv(6): INFO: back to file 'H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_pkg.sv' (VERI-2320)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_pkg.sv(17): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_pkg.sv(34): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_pkg.sv(169): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test.sv(7): INFO: back to file 'H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test.sv' (VERI-2320)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test.sv(15): WARNING: cannot omit port direction for function/task declarations (VERI-9024)
INFO: analyzing module sync_fifo (VERI-9002)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/sync_fifo.sv(2): WARNING: overwriting previous definition of module 'sync_fifo' (VERI-1206)
Listing tops:
VeriTop library:xil_defaultlib mod:fifo_tb_top
END of tops
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_tb_top.sv(11): INFO: compiling module 'fifo_tb_top_default' (VERI-1018)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34976): WARNING: mix of dynamic and non-dynamic array types in assignment context, target type is bit [packed dim count:1] [$], while source type is bit [packed dim count:1] [] (VERI-9040)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35105): WARNING: mix of dynamic and non-dynamic array types in assignment context, target type is bit [packed dim count:1] [$], while source type is bit [packed dim count:1] [] (VERI-9040)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(34976): WARNING: mix of dynamic and non-dynamic array types in assignment context, target type is bit [packed dim count:1] [$], while source type is bit [packed dim count:1] [] (VERI-9040)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35105): WARNING: mix of dynamic and non-dynamic array types in assignment context, target type is bit [packed dim count:1] [$], while source type is bit [packed dim count:1] [] (VERI-9040)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(14): ERROR: illegal reference to '$unit::fifo_sequence' from within a package (VERI-2164)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(14): ERROR: 'fifo_sequence' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(14): ERROR: class 'fifo_write_read_seq'('fifo_write_read_seq') extends a non-class type (VERI-2545)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6951): ERROR: incompatible complex type assignment (VERI-1374)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6951): INFO: expected type class uvm_object; observed type class fifo_write_read_seq (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(26): ERROR: 'fifo_trans' is an unknown type (VERI-1556)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(27): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(27): ERROR: 'type_id' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(35): ERROR: 'fifo_trans' is an unknown type (VERI-1556)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(36): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(36): ERROR: 'type_id' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(45): ERROR: illegal reference to '$unit::fifo_base_test' from within a package (VERI-2164)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(45): ERROR: 'fifo_base_test' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(45): ERROR: class 'fifo_write_read_test'('fifo_write_read_test') extends a non-class type (VERI-2545)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6882): ERROR: incompatible complex type assignment (VERI-1374)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6882): INFO: expected type class uvm_component; observed type class fifo_write_read_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(64): ERROR: illegal reference to '$unit::fifo_sequence' from within a package (VERI-2164)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(64): ERROR: 'fifo_sequence' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(64): ERROR: class 'fifo_full_empty_seq'('fifo_full_empty_seq') extends a non-class type (VERI-2545)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6951): INFO: expected type class uvm_object; observed type class fifo_full_empty_seq (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(76): ERROR: 'fifo_trans' is an unknown type (VERI-1556)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(77): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(77): ERROR: 'type_id' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(85): ERROR: 'fifo_trans' is an unknown type (VERI-1556)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(86): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(86): ERROR: 'type_id' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(94): ERROR: 'fifo_trans' is an unknown type (VERI-1556)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(95): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(95): ERROR: 'type_id' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(104): ERROR: illegal reference to '$unit::fifo_sequence' from within a package (VERI-2164)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(104): ERROR: 'fifo_sequence' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(104): ERROR: class 'fifo_random_seq'('fifo_random_seq') extends a non-class type (VERI-2545)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6951): INFO: expected type class uvm_object; observed type class fifo_random_seq (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(115): ERROR: 'fifo_trans' is an unknown type (VERI-1556)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(116): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(116): ERROR: 'type_id' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(126): ERROR: illegal reference to '$unit::fifo_base_test' from within a package (VERI-2164)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(126): ERROR: 'fifo_base_test' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(126): ERROR: class 'fifo_random_test'('fifo_random_test') extends a non-class type (VERI-2545)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6882): INFO: expected type class uvm_component; observed type class fifo_random_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(27): ERROR: 'create' is not declared under prefix 'type_id' (VERI-1187)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(36): ERROR: 'create' is not declared under prefix 'type_id' (VERI-1187)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(77): ERROR: 'create' is not declared under prefix 'type_id' (VERI-1187)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(86): ERROR: 'create' is not declared under prefix 'type_id' (VERI-1187)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(95): ERROR: 'create' is not declared under prefix 'type_id' (VERI-1187)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(116): ERROR: 'create' is not declared under prefix 'type_id' (VERI-1187)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(15): ERROR: '__m_uvm_status_container' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(19): ERROR: 'super' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(28): ERROR: 'start_item' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(30): ERROR: 'finish_item' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(37): ERROR: 'start_item' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(39): ERROR: 'finish_item' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(50): ERROR: 'super' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(58): ERROR: 'start' is not declared under prefix 'seq' (VERI-1187)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(58): ERROR: 'env' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(65): ERROR: '__m_uvm_status_container' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(69): ERROR: 'super' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(78): ERROR: 'start_item' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(80): ERROR: 'finish_item' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(87): ERROR: 'start_item' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(89): ERROR: 'finish_item' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(96): ERROR: 'start_item' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(98): ERROR: 'finish_item' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(105): ERROR: '__m_uvm_status_container' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(109): ERROR: 'super' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(117): ERROR: 'start_item' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(119): ERROR: 'finish_item' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(131): ERROR: 'super' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(139): ERROR: 'start' is not declared under prefix 'seq' (VERI-1187)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(139): ERROR: 'env' is not declared (VERI-1128)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4592): WARNING: function 'get_factory' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4594): WARNING: function 'get_report_server' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4596): WARNING: function 'get_default_tr_database' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4599): WARNING: function 'get_component_visitor' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4600): WARNING: function 'get_root' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6115): WARNING: function 'create_object_by_type' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6131): WARNING: function 'find_wrapper_by_name' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6117): WARNING: function 'create_component_by_type' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6119): WARNING: function 'create_object_by_name' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6121): WARNING: function 'create_component_by_name' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6127): WARNING: function 'find_override_by_type' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6129): WARNING: function 'find_override_by_name' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6846): WARNING: function 'get_type_name' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7176): WARNING: function 'get_type_handle' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9905): WARNING: function 'do_get_lhs' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9907): WARNING: function 'do_get_rhs' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10141): WARNING: function 'do_open_db' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10143): WARNING: function 'do_close_db' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10145): WARNING: function 'do_open_stream' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10535): WARNING: function 'get_stream' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20509): WARNING: function 'uvm_string_to_bits' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12166): WARNING: function 'do_clone' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12948): WARNING: function 'catch' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13228): WARNING: function 'compose_report_message' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13171): WARNING: function 'get_max_quit_count' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13175): WARNING: function 'get_quit_count' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13178): WARNING: function 'get_severity_count' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13182): WARNING: function 'get_id_count' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13191): WARNING: function 'get_message_database' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20894): WARNING: function 'try_set' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20896): WARNING: function 'get' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20898): WARNING: function 'try_get' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21267): WARNING: function 'is_port' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21269): WARNING: function 'is_export' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21271): WARNING: function 'is_imp' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26609): WARNING: function 'get_type_handle' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26612): WARNING: function 'get_type_handle_name' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27374): WARNING: function 'reg2bus' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31732): WARNING: function 'convert2string' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32642): WARNING: function 'convert2string' has no return value assignment (VERI-2067)
C:/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35261): WARNING: function 'convert2string' has no return value assignment (VERI-2067)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(15): ERROR: incompatible complex type assignment (VERI-1374)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(15): INFO: expected type class uvm_object; observed type class fifo_write_read_seq (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(26): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(35): ERROR: 'fifo_trans' is not declared (VERI-1128)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4592): WARNING: function 'get_factory' has no return value assignment (VERI-2067)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(15): INFO: expected type class uvm_object; observed type class fifo_write_read_seq (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(26): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(35): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(57): ERROR: incompatible complex type assignment (VERI-1374)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(57): INFO: expected type class uvm_object; observed type class fifo_write_read_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(57): INFO: expected type class uvm_object; observed type class fifo_write_read_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(59): ERROR: incompatible complex type assignment (VERI-1374)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(59): INFO: expected type class uvm_object; observed type class fifo_write_read_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(59): INFO: expected type class uvm_object; observed type class fifo_write_read_test (VERI-2088)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6115): WARNING: function 'create_object_by_type' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4600): WARNING: function 'get_root' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4594): WARNING: function 'get_report_server' has no return value assignment (VERI-2067)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(57): INFO: expected type class uvm_object; observed type class fifo_write_read_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(57): INFO: expected type class uvm_object; observed type class fifo_write_read_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(58): ERROR: prefix of method start should be covergroup/coverpoint/cross (VERI-1301)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(59): INFO: expected type class uvm_object; observed type class fifo_write_read_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(59): INFO: expected type class uvm_object; observed type class fifo_write_read_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(65): ERROR: incompatible complex type assignment (VERI-1374)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(65): INFO: expected type class uvm_object; observed type class fifo_full_empty_seq (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(76): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(85): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(94): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(65): INFO: expected type class uvm_object; observed type class fifo_full_empty_seq (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(76): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(85): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(94): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(105): ERROR: incompatible complex type assignment (VERI-1374)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(105): INFO: expected type class uvm_object; observed type class fifo_random_seq (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(115): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(105): INFO: expected type class uvm_object; observed type class fifo_random_seq (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(115): ERROR: 'fifo_trans' is not declared (VERI-1128)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(138): ERROR: incompatible complex type assignment (VERI-1374)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(138): INFO: expected type class uvm_object; observed type class fifo_random_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(138): INFO: expected type class uvm_object; observed type class fifo_random_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(140): ERROR: incompatible complex type assignment (VERI-1374)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(140): INFO: expected type class uvm_object; observed type class fifo_random_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(140): INFO: expected type class uvm_object; observed type class fifo_random_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(138): INFO: expected type class uvm_object; observed type class fifo_random_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(138): INFO: expected type class uvm_object; observed type class fifo_random_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(139): ERROR: prefix of method start should be covergroup/coverpoint/cross (VERI-1301)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(140): INFO: expected type class uvm_object; observed type class fifo_random_test (VERI-2088)
H:/Vivado_fpga/PROJECTS/FIFO_UVM/FIFO_UVM.srcs/sim_1/new/fifo_test_pkg.sv(140): INFO: expected type class uvm_object; observed type class fifo_random_test (VERI-2088)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4596): WARNING: function 'get_default_tr_database' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(4599): WARNING: function 'get_component_visitor' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6131): WARNING: function 'find_wrapper_by_name' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6117): WARNING: function 'create_component_by_type' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6119): WARNING: function 'create_object_by_name' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6121): WARNING: function 'create_component_by_name' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6127): WARNING: function 'find_override_by_type' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6129): WARNING: function 'find_override_by_name' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6846): WARNING: function 'get_type_name' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6882): INFO: expected type class uvm_component; observed type class fifo_write_read_test (VERI-2088)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6882): INFO: expected type class uvm_component; observed type class fifo_random_test (VERI-2088)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6951): INFO: expected type class uvm_object; observed type class fifo_write_read_seq (VERI-2088)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6951): INFO: expected type class uvm_object; observed type class fifo_full_empty_seq (VERI-2088)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6951): INFO: expected type class uvm_object; observed type class fifo_random_seq (VERI-2088)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(7176): WARNING: function 'get_type_handle' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9905): WARNING: function 'do_get_lhs' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(9907): WARNING: function 'do_get_rhs' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10141): WARNING: function 'do_open_db' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10143): WARNING: function 'do_close_db' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10145): WARNING: function 'do_open_stream' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(10535): WARNING: function 'get_stream' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20509): WARNING: function 'uvm_string_to_bits' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12166): WARNING: function 'do_clone' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(12948): WARNING: function 'catch' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13228): WARNING: function 'compose_report_message' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13171): WARNING: function 'get_max_quit_count' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13175): WARNING: function 'get_quit_count' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13178): WARNING: function 'get_severity_count' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13182): WARNING: function 'get_id_count' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(13191): WARNING: function 'get_message_database' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20894): WARNING: function 'try_set' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20896): WARNING: function 'get' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20898): WARNING: function 'try_get' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21267): WARNING: function 'is_port' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21269): WARNING: function 'is_export' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(21271): WARNING: function 'is_imp' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26609): WARNING: function 'get_type_handle' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(26612): WARNING: function 'get_type_handle_name' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(27374): WARNING: function 'reg2bus' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(31732): WARNING: function 'convert2string' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(32642): WARNING: function 'convert2string' has no return value assignment (VERI-2067)
/proj/xsjhdstaff3/laddunoo/branch_2024_2/REL/2024.2/hierdesign//../data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(35261): WARNING: function 'convert2string' has no return value assignment (VERI-2067)
srcscan exits with return value 0
