Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 6e77505deea3491cac9cdfbc972735e1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot tb_top_level_func_synth xil_defaultlib.tb_top_level xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.CC_11
Compiling module xil_defaultlib.CC_11_0
Compiling module xil_defaultlib.CC_11_1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.tb_top_level
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_level_func_synth
