Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Thu Sep  8 23:43:30 2022
| Host         : Nikon-DSLR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    106.744        0.000                      0                   51        0.167        0.000                      0                   51        3.000        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk9_clk_wiz_0      {0.000 55.556}       111.111         9.000           
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk9_clk_wiz_0          106.744        0.000                      0                   51        0.167        0.000                      0                   51       55.056        0.000                       0                    25  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk9_clk_wiz_0                          
(none)              clkfbout_clk_wiz_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk9_clk_wiz_0
  To Clock:  clk9_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      106.744ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       55.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.744ns  (required time - arrival time)
  Source:                 hPix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            vPix_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk9_clk_wiz_0 rise@111.111ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.966ns (23.816%)  route 3.090ns (76.184%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.695 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  hPix_reg[2]/Q
                         net (fo=8, routed)           1.121     0.725    hPix_reg_n_0_[2]
    SLICE_X62Y43         LUT3 (Prop_lut3_I0_O)        0.299     1.024 f  hPix[9]_i_8/O
                         net (fo=2, routed)           0.614     1.638    hPix[9]_i_8_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.762 f  hPix[9]_i_10/O
                         net (fo=5, routed)           0.548     2.310    hPix[9]_i_10_n_0
    SLICE_X62Y43         LUT5 (Prop_lut5_I3_O)        0.124     2.434 r  vPix[8]_i_1/O
                         net (fo=9, routed)           0.808     3.242    vPix
    SLICE_X64Y44         FDRE                                         r  vPix_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.719    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   106.497 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   108.084    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.175 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.519   109.695    pxClk_OBUF
    SLICE_X64Y44         FDRE                                         r  vPix_reg[6]/C
                         clock pessimism              0.577   110.272    
                         clock uncertainty           -0.117   110.154    
    SLICE_X64Y44         FDRE (Setup_fdre_C_CE)      -0.169   109.985    vPix_reg[6]
  -------------------------------------------------------------------
                         required time                        109.985    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                106.744    

Slack (MET) :             106.744ns  (required time - arrival time)
  Source:                 hPix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            vPix_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk9_clk_wiz_0 rise@111.111ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.966ns (23.816%)  route 3.090ns (76.184%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.695 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  hPix_reg[2]/Q
                         net (fo=8, routed)           1.121     0.725    hPix_reg_n_0_[2]
    SLICE_X62Y43         LUT3 (Prop_lut3_I0_O)        0.299     1.024 f  hPix[9]_i_8/O
                         net (fo=2, routed)           0.614     1.638    hPix[9]_i_8_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.762 f  hPix[9]_i_10/O
                         net (fo=5, routed)           0.548     2.310    hPix[9]_i_10_n_0
    SLICE_X62Y43         LUT5 (Prop_lut5_I3_O)        0.124     2.434 r  vPix[8]_i_1/O
                         net (fo=9, routed)           0.808     3.242    vPix
    SLICE_X64Y44         FDRE                                         r  vPix_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.719    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   106.497 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   108.084    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.175 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.519   109.695    pxClk_OBUF
    SLICE_X64Y44         FDRE                                         r  vPix_reg[7]/C
                         clock pessimism              0.577   110.272    
                         clock uncertainty           -0.117   110.154    
    SLICE_X64Y44         FDRE (Setup_fdre_C_CE)      -0.169   109.985    vPix_reg[7]
  -------------------------------------------------------------------
                         required time                        109.985    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                106.744    

Slack (MET) :             106.744ns  (required time - arrival time)
  Source:                 hPix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            vPix_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk9_clk_wiz_0 rise@111.111ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.966ns (23.816%)  route 3.090ns (76.184%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.695 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  hPix_reg[2]/Q
                         net (fo=8, routed)           1.121     0.725    hPix_reg_n_0_[2]
    SLICE_X62Y43         LUT3 (Prop_lut3_I0_O)        0.299     1.024 f  hPix[9]_i_8/O
                         net (fo=2, routed)           0.614     1.638    hPix[9]_i_8_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.762 f  hPix[9]_i_10/O
                         net (fo=5, routed)           0.548     2.310    hPix[9]_i_10_n_0
    SLICE_X62Y43         LUT5 (Prop_lut5_I3_O)        0.124     2.434 r  vPix[8]_i_1/O
                         net (fo=9, routed)           0.808     3.242    vPix
    SLICE_X64Y44         FDRE                                         r  vPix_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.719    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   106.497 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   108.084    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.175 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.519   109.695    pxClk_OBUF
    SLICE_X64Y44         FDRE                                         r  vPix_reg[8]/C
                         clock pessimism              0.577   110.272    
                         clock uncertainty           -0.117   110.154    
    SLICE_X64Y44         FDRE (Setup_fdre_C_CE)      -0.169   109.985    vPix_reg[8]
  -------------------------------------------------------------------
                         required time                        109.985    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                106.744    

Slack (MET) :             106.864ns  (required time - arrival time)
  Source:                 hPix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            vPix_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk9_clk_wiz_0 rise@111.111ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.842ns (22.905%)  route 2.834ns (77.095%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.695 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  hPix_reg[2]/Q
                         net (fo=8, routed)           1.121     0.725    hPix_reg_n_0_[2]
    SLICE_X62Y43         LUT3 (Prop_lut3_I0_O)        0.299     1.024 f  hPix[9]_i_8/O
                         net (fo=2, routed)           0.956     1.980    hPix[9]_i_8_n_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.104 r  hPix[9]_i_1/O
                         net (fo=22, routed)          0.758     2.862    hPix0
    SLICE_X65Y43         FDRE                                         r  vPix_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.719    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   106.497 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   108.084    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.175 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.519   109.695    pxClk_OBUF
    SLICE_X65Y43         FDRE                                         r  vPix_reg[0]/C
                         clock pessimism              0.577   110.272    
                         clock uncertainty           -0.117   110.154    
    SLICE_X65Y43         FDRE (Setup_fdre_C_R)       -0.429   109.725    vPix_reg[0]
  -------------------------------------------------------------------
                         required time                        109.725    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                106.864    

Slack (MET) :             106.864ns  (required time - arrival time)
  Source:                 hPix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            vPix_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk9_clk_wiz_0 rise@111.111ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 0.842ns (22.905%)  route 2.834ns (77.095%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.695 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  hPix_reg[2]/Q
                         net (fo=8, routed)           1.121     0.725    hPix_reg_n_0_[2]
    SLICE_X62Y43         LUT3 (Prop_lut3_I0_O)        0.299     1.024 f  hPix[9]_i_8/O
                         net (fo=2, routed)           0.956     1.980    hPix[9]_i_8_n_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.104 r  hPix[9]_i_1/O
                         net (fo=22, routed)          0.758     2.862    hPix0
    SLICE_X65Y43         FDRE                                         r  vPix_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.719    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   106.497 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   108.084    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.175 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.519   109.695    pxClk_OBUF
    SLICE_X65Y43         FDRE                                         r  vPix_reg[1]/C
                         clock pessimism              0.577   110.272    
                         clock uncertainty           -0.117   110.154    
    SLICE_X65Y43         FDRE (Setup_fdre_C_R)       -0.429   109.725    vPix_reg[1]
  -------------------------------------------------------------------
                         required time                        109.725    
                         arrival time                          -2.862    
  -------------------------------------------------------------------
                         slack                                106.864    

Slack (MET) :             106.868ns  (required time - arrival time)
  Source:                 hPix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            vPix_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk9_clk_wiz_0 rise@111.111ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.842ns (23.544%)  route 2.734ns (76.456%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.695 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  hPix_reg[2]/Q
                         net (fo=8, routed)           1.121     0.725    hPix_reg_n_0_[2]
    SLICE_X62Y43         LUT3 (Prop_lut3_I0_O)        0.299     1.024 f  hPix[9]_i_8/O
                         net (fo=2, routed)           0.956     1.980    hPix[9]_i_8_n_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.104 r  hPix[9]_i_1/O
                         net (fo=22, routed)          0.658     2.762    hPix0
    SLICE_X64Y44         FDRE                                         r  vPix_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.719    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   106.497 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   108.084    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.175 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.519   109.695    pxClk_OBUF
    SLICE_X64Y44         FDRE                                         r  vPix_reg[6]/C
                         clock pessimism              0.577   110.272    
                         clock uncertainty           -0.117   110.154    
    SLICE_X64Y44         FDRE (Setup_fdre_C_R)       -0.524   109.630    vPix_reg[6]
  -------------------------------------------------------------------
                         required time                        109.630    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                106.868    

Slack (MET) :             106.868ns  (required time - arrival time)
  Source:                 hPix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            vPix_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk9_clk_wiz_0 rise@111.111ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.842ns (23.544%)  route 2.734ns (76.456%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.695 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  hPix_reg[2]/Q
                         net (fo=8, routed)           1.121     0.725    hPix_reg_n_0_[2]
    SLICE_X62Y43         LUT3 (Prop_lut3_I0_O)        0.299     1.024 f  hPix[9]_i_8/O
                         net (fo=2, routed)           0.956     1.980    hPix[9]_i_8_n_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.104 r  hPix[9]_i_1/O
                         net (fo=22, routed)          0.658     2.762    hPix0
    SLICE_X64Y44         FDRE                                         r  vPix_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.719    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   106.497 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   108.084    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.175 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.519   109.695    pxClk_OBUF
    SLICE_X64Y44         FDRE                                         r  vPix_reg[7]/C
                         clock pessimism              0.577   110.272    
                         clock uncertainty           -0.117   110.154    
    SLICE_X64Y44         FDRE (Setup_fdre_C_R)       -0.524   109.630    vPix_reg[7]
  -------------------------------------------------------------------
                         required time                        109.630    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                106.868    

Slack (MET) :             106.868ns  (required time - arrival time)
  Source:                 hPix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            vPix_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk9_clk_wiz_0 rise@111.111ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.842ns (23.544%)  route 2.734ns (76.456%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.695 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  hPix_reg[2]/Q
                         net (fo=8, routed)           1.121     0.725    hPix_reg_n_0_[2]
    SLICE_X62Y43         LUT3 (Prop_lut3_I0_O)        0.299     1.024 f  hPix[9]_i_8/O
                         net (fo=2, routed)           0.956     1.980    hPix[9]_i_8_n_0
    SLICE_X64Y45         LUT6 (Prop_lut6_I5_O)        0.124     2.104 r  hPix[9]_i_1/O
                         net (fo=22, routed)          0.658     2.762    hPix0
    SLICE_X64Y44         FDRE                                         r  vPix_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.719    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   106.497 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   108.084    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.175 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.519   109.695    pxClk_OBUF
    SLICE_X64Y44         FDRE                                         r  vPix_reg[8]/C
                         clock pessimism              0.577   110.272    
                         clock uncertainty           -0.117   110.154    
    SLICE_X64Y44         FDRE (Setup_fdre_C_R)       -0.524   109.630    vPix_reg[8]
  -------------------------------------------------------------------
                         required time                        109.630    
                         arrival time                          -2.762    
  -------------------------------------------------------------------
                         slack                                106.868    

Slack (MET) :             106.890ns  (required time - arrival time)
  Source:                 hPix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            vPix_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk9_clk_wiz_0 rise@111.111ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.966ns (24.939%)  route 2.908ns (75.061%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.695 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  hPix_reg[2]/Q
                         net (fo=8, routed)           1.121     0.725    hPix_reg_n_0_[2]
    SLICE_X62Y43         LUT3 (Prop_lut3_I0_O)        0.299     1.024 f  hPix[9]_i_8/O
                         net (fo=2, routed)           0.614     1.638    hPix[9]_i_8_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.762 f  hPix[9]_i_10/O
                         net (fo=5, routed)           0.548     2.310    hPix[9]_i_10_n_0
    SLICE_X62Y43         LUT5 (Prop_lut5_I3_O)        0.124     2.434 r  vPix[8]_i_1/O
                         net (fo=9, routed)           0.625     3.059    vPix
    SLICE_X65Y44         FDRE                                         r  vPix_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.719    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   106.497 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   108.084    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.175 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.519   109.695    pxClk_OBUF
    SLICE_X65Y44         FDRE                                         r  vPix_reg[2]/C
                         clock pessimism              0.577   110.272    
                         clock uncertainty           -0.117   110.154    
    SLICE_X65Y44         FDRE (Setup_fdre_C_CE)      -0.205   109.949    vPix_reg[2]
  -------------------------------------------------------------------
                         required time                        109.949    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                106.890    

Slack (MET) :             106.890ns  (required time - arrival time)
  Source:                 hPix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            vPix_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk9_clk_wiz_0 rise@111.111ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.966ns (24.939%)  route 2.908ns (75.061%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 109.695 - 111.111 ) 
    Source Clock Delay      (SCD):    -0.814ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.419    -0.395 f  hPix_reg[2]/Q
                         net (fo=8, routed)           1.121     0.725    hPix_reg_n_0_[2]
    SLICE_X62Y43         LUT3 (Prop_lut3_I0_O)        0.299     1.024 f  hPix[9]_i_8/O
                         net (fo=2, routed)           0.614     1.638    hPix[9]_i_8_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I0_O)        0.124     1.762 f  hPix[9]_i_10/O
                         net (fo=5, routed)           0.548     2.310    hPix[9]_i_10_n_0
    SLICE_X62Y43         LUT5 (Prop_lut5_I3_O)        0.124     2.434 r  vPix[8]_i_1/O
                         net (fo=9, routed)           0.625     3.059    vPix
    SLICE_X65Y44         FDRE                                         r  vPix_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.719    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221   106.497 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587   108.084    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   108.175 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.519   109.695    pxClk_OBUF
    SLICE_X65Y44         FDRE                                         r  vPix_reg[3]/C
                         clock pessimism              0.577   110.272    
                         clock uncertainty           -0.117   110.154    
    SLICE_X65Y44         FDRE (Setup_fdre_C_CE)      -0.205   109.949    vPix_reg[3]
  -------------------------------------------------------------------
                         required time                        109.949    
                         arrival time                          -3.059    
  -------------------------------------------------------------------
                         slack                                106.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 vPix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            vPix_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk9_clk_wiz_0 rise@0.000ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X65Y44         FDRE                                         r  vPix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  vPix_reg[2]/Q
                         net (fo=9, routed)           0.115    -0.272    vPix_reg[2]
    SLICE_X64Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.227 r  vPix[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    p_0_in__0[6]
    SLICE_X64Y44         FDRE                                         r  vPix_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.866    -0.765    pxClk_OBUF
    SLICE_X64Y44         FDRE                                         r  vPix_reg[6]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X64Y44         FDRE (Hold_fdre_C_D)         0.121    -0.395    vPix_reg[6]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 vPix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            vPix_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk9_clk_wiz_0 rise@0.000ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.372%)  route 0.165ns (46.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X65Y43         FDRE                                         r  vPix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  vPix_reg[1]/Q
                         net (fo=7, routed)           0.165    -0.223    vPix_reg[1]
    SLICE_X65Y44         LUT4 (Prop_lut4_I1_O)        0.048    -0.175 r  vPix[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    p_0_in__0[3]
    SLICE_X65Y44         FDRE                                         r  vPix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.866    -0.765    pxClk_OBUF
    SLICE_X65Y44         FDRE                                         r  vPix_reg[3]/C
                         clock pessimism              0.252    -0.513    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.107    -0.406    vPix_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vPix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            vPix_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk9_clk_wiz_0 rise@0.000ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.823%)  route 0.166ns (47.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X65Y43         FDRE                                         r  vPix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  vPix_reg[1]/Q
                         net (fo=7, routed)           0.166    -0.222    vPix_reg[1]
    SLICE_X65Y44         LUT5 (Prop_lut5_I3_O)        0.045    -0.177 r  vPix[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    p_0_in__0[4]
    SLICE_X65Y44         FDRE                                         r  vPix_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.866    -0.765    pxClk_OBUF
    SLICE_X65Y44         FDRE                                         r  vPix_reg[4]/C
                         clock pessimism              0.252    -0.513    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.092    -0.421    vPix_reg[4]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vPix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            vPix_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk9_clk_wiz_0 rise@0.000ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.974%)  route 0.165ns (47.026%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X65Y43         FDRE                                         r  vPix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  vPix_reg[1]/Q
                         net (fo=7, routed)           0.165    -0.223    vPix_reg[1]
    SLICE_X65Y44         LUT3 (Prop_lut3_I1_O)        0.045    -0.178 r  vPix[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    vPix[2]_i_1_n_0
    SLICE_X65Y44         FDRE                                         r  vPix_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.866    -0.765    pxClk_OBUF
    SLICE_X65Y44         FDRE                                         r  vPix_reg[2]/C
                         clock pessimism              0.252    -0.513    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.091    -0.422    vPix_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 hPix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            hPix_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk9_clk_wiz_0 rise@0.000ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.485%)  route 0.168ns (47.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X62Y45         FDRE                                         r  hPix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  hPix_reg[6]/Q
                         net (fo=8, routed)           0.168    -0.219    hPix_reg_n_0_[6]
    SLICE_X63Y44         LUT6 (Prop_lut6_I1_O)        0.045    -0.174 r  hPix[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    hPix[8]
    SLICE_X63Y44         FDRE                                         r  hPix_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.866    -0.765    pxClk_OBUF
    SLICE_X63Y44         FDRE                                         r  hPix_reg[8]/C
                         clock pessimism              0.252    -0.513    
    SLICE_X63Y44         FDRE (Hold_fdre_C_D)         0.092    -0.421    hPix_reg[8]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 hPix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            hPix_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk9_clk_wiz_0 rise@0.000ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  hPix_reg[1]/Q
                         net (fo=8, routed)           0.185    -0.203    hPix_reg_n_0_[1]
    SLICE_X62Y43         LUT3 (Prop_lut3_I2_O)        0.042    -0.161 r  hPix[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.161    hPix[2]
    SLICE_X62Y43         FDRE                                         r  hPix_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.866    -0.765    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[2]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.107    -0.422    hPix_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.161    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 hPix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            hPix_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk9_clk_wiz_0 rise@0.000ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.190ns (48.299%)  route 0.203ns (51.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X63Y44         FDRE                                         r  hPix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  hPix_reg[0]/Q
                         net (fo=11, routed)          0.203    -0.184    hPix_reg_n_0_[0]
    SLICE_X62Y43         LUT4 (Prop_lut4_I2_O)        0.049    -0.135 r  hPix[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.135    hPix[3]
    SLICE_X62Y43         FDRE                                         r  hPix_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.866    -0.765    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[3]/C
                         clock pessimism              0.252    -0.513    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.104    -0.409    hPix_reg[3]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 hPix_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            hPix_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk9_clk_wiz_0 rise@0.000ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  hPix_reg[1]/Q
                         net (fo=8, routed)           0.185    -0.203    hPix_reg_n_0_[1]
    SLICE_X62Y43         LUT4 (Prop_lut4_I1_O)        0.045    -0.158 r  hPix[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.158    hPix[1]
    SLICE_X62Y43         FDRE                                         r  hPix_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.866    -0.765    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[1]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.091    -0.438    hPix_reg[1]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.158    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 vPix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            vPix_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk9_clk_wiz_0 rise@0.000ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.818%)  route 0.187ns (50.182%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X65Y44         FDRE                                         r  vPix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  vPix_reg[2]/Q
                         net (fo=9, routed)           0.187    -0.200    vPix_reg[2]
    SLICE_X65Y44         LUT6 (Prop_lut6_I3_O)        0.045    -0.155 r  vPix[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    vPix[5]_i_1_n_0
    SLICE_X65Y44         FDRE                                         r  vPix_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.866    -0.765    pxClk_OBUF
    SLICE_X65Y44         FDRE                                         r  vPix_reg[5]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X65Y44         FDRE (Hold_fdre_C_D)         0.092    -0.437    vPix_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 hPix_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            hPix_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk9_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk9_clk_wiz_0 rise@0.000ns - clk9_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.121%)  route 0.193ns (50.879%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  hPix_reg[3]/Q
                         net (fo=7, routed)           0.193    -0.195    hPix_reg_n_0_[3]
    SLICE_X62Y43         LUT6 (Prop_lut6_I5_O)        0.045    -0.150 r  hPix[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.150    hPix[5]_i_1_n_0
    SLICE_X62Y43         FDRE                                         r  hPix_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.193 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.659    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.866    -0.765    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[5]/C
                         clock pessimism              0.236    -0.529    
    SLICE_X62Y43         FDRE (Hold_fdre_C_D)         0.092    -0.437    hPix_reg[5]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk9_clk_wiz_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0    clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         111.111     109.862    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X64Y43     disp_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X64Y43     frameCTR_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X64Y43     frameCTR_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X64Y43     frameCTR_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X63Y44     hPix_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y43     hPix_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y43     hPix_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X62Y43     hPix_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       111.111     102.249    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     disp_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     disp_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     frameCTR_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     frameCTR_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     frameCTR_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     frameCTR_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     frameCTR_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     frameCTR_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X63Y44     hPix_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X63Y44     hPix_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     disp_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     disp_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     frameCTR_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     frameCTR_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     frameCTR_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     frameCTR_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     frameCTR_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X64Y43     frameCTR_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X63Y44     hPix_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         55.556      55.056     SLICE_X63Y44     hPix_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk9_clk_wiz_0
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk9_clk_wiz_0'  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            pxClk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.227ns  (logic 3.620ns (44.004%)  route 4.607ns (55.996%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 fall edge)
                                                     55.556    55.556 f  
    N14                                               0.000    55.556 f  clk (IN)
                         net (fo=0)                   0.000    55.556    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517    57.072 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    58.305    clk_wiz/inst/clk_in100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    51.340 f  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    53.007    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    53.103 f  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          2.940    56.043    pxClk_OBUF
    P4                   OBUF (Prop_obuf_I_O)         3.524    59.567 f  pxClk_OBUF_inst/O
                         net (fo=0)                   0.000    59.567    pxClk
    P4                                                                f  pxClk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vPix_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.107ns  (logic 4.731ns (42.594%)  route 6.376ns (57.406%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X65Y44         FDRE                                         r  vPix_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  vPix_reg[5]/Q
                         net (fo=7, routed)           1.104     0.746    vPix_reg[5]
    SLICE_X64Y44         LUT5 (Prop_lut5_I4_O)        0.150     0.896 r  VSync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.956     1.852    VSync_OBUF_inst_i_2_n_0
    SLICE_X64Y43         LUT4 (Prop_lut4_I1_O)        0.350     2.202 r  VSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.315     6.518    VSync_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.775    10.293 r  VSync_OBUF_inst/O
                         net (fo=0)                   0.000    10.293    VSync
    R12                                                               r  VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hPix_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.151ns  (logic 4.277ns (42.138%)  route 5.873ns (57.862%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X62Y45         FDRE                                         r  hPix_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.358 r  hPix_reg[6]/Q
                         net (fo=8, routed)           0.869     0.511    hPix_reg_n_0_[6]
    SLICE_X62Y44         LUT4 (Prop_lut4_I3_O)        0.124     0.635 r  HSync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.667     1.302    HSync_OBUF_inst_i_2_n_0
    SLICE_X62Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.426 r  HSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.337     5.763    HSync_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.573     9.336 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     9.336    HSync
    R10                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vPix_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            red
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.787ns  (logic 4.338ns (49.367%)  route 4.449ns (50.633%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X65Y44         FDRE                                         r  vPix_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.358 f  vPix_reg[5]/Q
                         net (fo=7, routed)           1.104     0.746    vPix_reg[5]
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.870 r  red_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.635     1.505    red_OBUF_inst_i_5_n_0
    SLICE_X65Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.629 f  red_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.809     2.438    red_OBUF_inst_i_4_n_0
    SLICE_X65Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.562 r  red_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.900     4.463    red_OBUF
    L4                   OBUF (Prop_obuf_I_O)         3.510     7.973 r  red_OBUF_inst/O
                         net (fo=0)                   0.000     7.973    red
    L4                                                                r  red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vPix_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            green
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.755ns  (logic 4.345ns (49.625%)  route 4.411ns (50.375%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X65Y44         FDRE                                         r  vPix_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.358 f  vPix_reg[5]/Q
                         net (fo=7, routed)           1.104     0.746    vPix_reg[5]
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.870 r  red_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.635     1.505    red_OBUF_inst_i_5_n_0
    SLICE_X65Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.629 f  red_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.454     2.084    red_OBUF_inst_i_4_n_0
    SLICE_X65Y43         LUT5 (Prop_lut5_I4_O)        0.124     2.208 r  green_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.217     4.424    green_OBUF
    P5                   OBUF (Prop_obuf_I_O)         3.517     7.941 r  green_OBUF_inst/O
                         net (fo=0)                   0.000     7.941    green
    P5                                                                r  green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vPix_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            blue
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.429ns  (logic 4.335ns (51.427%)  route 4.094ns (48.573%))
  Logic Levels:           4  (LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X65Y44         FDRE                                         r  vPix_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.358 f  vPix_reg[5]/Q
                         net (fo=7, routed)           1.104     0.746    vPix_reg[5]
    SLICE_X64Y44         LUT3 (Prop_lut3_I0_O)        0.124     0.870 r  red_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.635     1.505    red_OBUF_inst_i_5_n_0
    SLICE_X65Y45         LUT6 (Prop_lut6_I0_O)        0.124     1.629 f  red_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.449     2.079    red_OBUF_inst_i_4_n_0
    SLICE_X65Y43         LUT6 (Prop_lut6_I5_O)        0.124     2.203 r  blue_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.905     4.108    blue_OBUF
    M5                   OBUF (Prop_obuf_I_O)         3.507     7.614 r  blue_OBUF_inst/O
                         net (fo=0)                   0.000     7.614    blue
    M5                                                                r  blue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            disp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.736ns  (logic 4.041ns (70.446%)  route 1.695ns (29.554%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.215 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.549    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          1.638    -0.814    pxClk_OBUF
    SLICE_X64Y43         FDRE                                         r  disp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.296 r  disp_reg/Q
                         net (fo=5, routed)           1.695     1.399    disp_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.523     4.922 r  disp_OBUF_inst/O
                         net (fo=0)                   0.000     4.922    disp
    N3                                                                r  disp (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk9_clk_wiz_0'  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            pxClk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.251ns (50.256%)  route 1.238ns (49.744%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.749    -0.374    pxClk_OBUF
    P4                   OBUF (Prop_obuf_I_O)         1.225     0.851 r  pxClk_OBUF_inst/O
                         net (fo=0)                   0.000     0.851    pxClk
    P4                                                                r  pxClk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 disp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            disp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.388ns (79.847%)  route 0.350ns (20.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X64Y43         FDRE                                         r  disp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.365 r  disp_reg/Q
                         net (fo=5, routed)           0.350    -0.015    disp_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.224     1.209 r  disp_OBUF_inst/O
                         net (fo=0)                   0.000     1.209    disp
    N3                                                                r  disp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vPix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            red
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.040ns  (logic 1.397ns (68.467%)  route 0.643ns (31.533%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X65Y43         FDRE                                         r  vPix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  vPix_reg[0]/Q
                         net (fo=10, routed)          0.229    -0.159    vPix_reg[0]
    SLICE_X65Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.114 r  red_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.414     0.301    red_OBUF
    L4                   OBUF (Prop_obuf_I_O)         1.211     1.512 r  red_OBUF_inst/O
                         net (fo=0)                   0.000     1.512    red
    L4                                                                r  red (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vPix_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            blue
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.043ns  (logic 1.394ns (68.233%)  route 0.649ns (31.767%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X65Y43         FDRE                                         r  vPix_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.388 f  vPix_reg[0]/Q
                         net (fo=10, routed)          0.231    -0.157    vPix_reg[0]
    SLICE_X65Y43         LUT6 (Prop_lut6_I0_O)        0.045    -0.112 r  blue_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.418     0.306    blue_OBUF
    M5                   OBUF (Prop_obuf_I_O)         1.208     1.514 r  blue_OBUF_inst/O
                         net (fo=0)                   0.000     1.514    blue
    M5                                                                r  blue (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hPix_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            green
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.404ns (63.245%)  route 0.816ns (36.755%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  hPix_reg[5]/Q
                         net (fo=10, routed)          0.272    -0.116    hPix_reg_n_0_[5]
    SLICE_X65Y43         LUT5 (Prop_lut5_I2_O)        0.045    -0.071 r  green_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.544     0.473    green_OBUF
    P5                   OBUF (Prop_obuf_I_O)         1.218     1.691 r  green_OBUF_inst/O
                         net (fo=0)                   0.000     1.691    green
    P5                                                                r  green (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vPix_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.341ns  (logic 1.526ns (45.684%)  route 1.815ns (54.316%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X65Y44         FDRE                                         r  vPix_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  vPix_reg[2]/Q
                         net (fo=9, routed)           0.164    -0.223    vPix_reg[2]
    SLICE_X64Y43         LUT4 (Prop_lut4_I2_O)        0.048    -0.175 r  VSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.650     1.475    VSync_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.337     2.812 r  VSync_OBUF_inst/O
                         net (fo=0)                   0.000     2.812    VSync
    R12                                                               r  VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hPix_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk9_clk_wiz_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.342ns  (logic 1.460ns (43.685%)  route 1.882ns (56.315%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.220ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.224ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk9_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    clk_wiz/inst/clk_in100_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.638 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.149    clk_wiz/inst/clk9_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=24, routed)          0.595    -0.529    pxClk_OBUF
    SLICE_X62Y43         FDRE                                         r  hPix_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  hPix_reg[3]/Q
                         net (fo=7, routed)           0.192    -0.196    hPix_reg_n_0_[3]
    SLICE_X62Y44         LUT6 (Prop_lut6_I2_O)        0.045    -0.151 r  HSync_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.690     1.539    HSync_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.274     2.813 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     2.813    HSync
    R10                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         0.472     5.472 f  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.952    clk_wiz/inst/clk_in100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     2.807 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     3.341    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.370 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     4.185    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in100
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    clk_wiz/inst/clk_in100_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.614 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.027    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.481    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





