

================================================================
== Vitis HLS Report for 'Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2'
================================================================
* Date:           Sun Jan 26 18:23:30 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        AES_ECB_encrypt
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.944 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       20|       20|  0.200 us|  0.200 us|   17|   17|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_240_1_VITIS_LOOP_242_2  |       18|       18|         4|          1|          1|    16|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   2262|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     54|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      37|   2316|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+------+------------+------------+
    |      Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+------+------------+------------+
    |add_ln240_2_fu_107_p2   |         +|   0|  0|    13|           5|           1|
    |add_ln240_fu_124_p2     |         +|   0|  0|    11|           3|           1|
    |add_ln242_fu_160_p2     |         +|   0|  0|    11|           3|           1|
    |add_ln244_fu_186_p2     |         +|   0|  0|    13|           4|           4|
    |icmp_ln240_fu_101_p2    |      icmp|   0|  0|    14|           5|           6|
    |icmp_ln242_fu_130_p2    |      icmp|   0|  0|    13|           3|           4|
    |lshr_ln244_fu_209_p2    |      lshr|   0|  0|  2171|        1536|        1536|
    |select_ln239_fu_136_p3  |    select|   0|  0|     3|           1|           1|
    |select_ln240_fu_144_p3  |    select|   0|  0|     3|           1|           3|
    |ap_enable_pp0           |       xor|   0|  0|     2|           1|           2|
    |xor_ln244_fu_218_p2     |       xor|   0|  0|     8|           8|           8|
    +------------------------+----------+----+---+------+------------+------------+
    |Total                   |          |   0|  0|  2262|        1570|        1567|
    +------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |i_fu_52                               |   9|          2|    3|          6|
    |indvar_flatten_fu_56                  |   9|          2|    5|         10|
    |j_fu_48                               |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  54|         12|   18|         36|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |  1|   0|    1|          0|
    |buf_r_addr_reg_270                |  4|   0|    4|          0|
    |i_fu_52                           |  3|   0|    3|          0|
    |indvar_flatten_fu_56              |  5|   0|    5|          0|
    |j_fu_48                           |  3|   0|    3|          0|
    |select_ln239_reg_254              |  3|   0|    3|          0|
    |trunc_ln244_18_reg_265            |  2|   0|    2|          0|
    |trunc_ln244_19_reg_276            |  8|   0|    8|          0|
    |trunc_ln244_reg_259               |  2|   0|    2|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 37|   0|   37|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+------+------------+---------------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits |  Protocol  |                   Source Object                   |    C Type    |
+----------------+-----+------+------------+---------------------------------------------------+--------------+
|ap_clk          |   in|     1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2|  return value|
|ap_rst          |   in|     1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2|  return value|
|ap_start        |   in|     1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2|  return value|
|ap_done         |  out|     1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2|  return value|
|ap_idle         |  out|     1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2|  return value|
|ap_ready        |  out|     1|  ap_ctrl_hs|  Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2|  return value|
|buf_r_address0  |  out|     4|   ap_memory|                                              buf_r|         array|
|buf_r_ce0       |  out|     1|   ap_memory|                                              buf_r|         array|
|buf_r_we0       |  out|     1|   ap_memory|                                              buf_r|         array|
|buf_r_d0        |  out|     8|   ap_memory|                                              buf_r|         array|
|buf_r_address1  |  out|     4|   ap_memory|                                              buf_r|         array|
|buf_r_ce1       |  out|     1|   ap_memory|                                              buf_r|         array|
|buf_r_q1        |   in|     8|   ap_memory|                                              buf_r|         array|
|RoundKey_val    |   in|  1536|     ap_none|                                       RoundKey_val|        scalar|
+----------------+-----+------+------------+---------------------------------------------------+--------------+

