0.7
2020.2
May  7 2023
15:10:42
/home/konstantinos/Documents/Vivado/project_1/project_1.sim/sim_1/impl/timing/xsim/proccessor_sim_2_time_impl.v,1697391790,verilog,,,,InstrDec;LDCP_HD45;LDCP_UNIQ_BASE_;RAM;RAM32M_HD77;RAM32M_HD78;RAM32M_HD79;RAM32M_HD81;RAM32M_HD82;RAM32M_HD83;RAM32M_HD84;RAM32M_HD85;RAM32M_HD88;RAM32M_UNIQ_BASE_;RAM32X1D_HD80;RAM32X1D_HD86;RAM32X1D_HD87;RAM32X1D_UNIQ_BASE_;RAM32X1S_HD46;RAM32X1S_HD47;RAM32X1S_HD48;RAM32X1S_HD49;RAM32X1S_HD50;RAM32X1S_HD51;RAM32X1S_HD52;RAM32X1S_HD53;RAM32X1S_HD54;RAM32X1S_HD55;RAM32X1S_HD56;RAM32X1S_HD57;RAM32X1S_HD58;RAM32X1S_HD59;RAM32X1S_HD60;RAM32X1S_HD61;RAM32X1S_HD62;RAM32X1S_HD63;RAM32X1S_HD64;RAM32X1S_HD65;RAM32X1S_HD66;RAM32X1S_HD67;RAM32X1S_HD68;RAM32X1S_HD69;RAM32X1S_HD70;RAM32X1S_HD71;RAM32X1S_HD72;RAM32X1S_HD73;RAM32X1S_HD74;RAM32X1S_HD75;RAM32X1S_HD76;RAM32X1S_UNIQ_BASE_;WELogic;adder_const;alu;controlpath;datapath;glbl;processor;register_file;register_s;register_s__parameterized1,,,,,,,,
/home/konstantinos/Documents/Vivado/project_1/project_1.srcs/sim_1/new/proccessor_sim_2.vhd,1697391785,vhdl,,,,proccessor_sim_2,,,,,,,,
