{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 14:48:01 2016 " "Info: Processing started: Sun Mar 27 14:48:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lights -c lights " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lights -c lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info (12023): Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Info (12023): Found entity 1: proc" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 5 5 " "Info (12021): Found 5 design units, including 5 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Info (12023): Found entity 1: upcount" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Info (12023): Found entity 2: dec3to8" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Info (12023): Found entity 3: regn" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Info (12023): Found entity 4: ALU" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 PC " "Info (12023): Found entity 5: PC" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switches.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 Switches " "Info (12023): Found entity 1: Switches" {  } { { "Switches.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/Switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onchip_memory2_0.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 onchip_memory2_0 " "Info (12023): Found entity 1: onchip_memory2_0" {  } { { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system.v 7 7 " "Info (12021): Found 7 design units, including 7 entities, in source file nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED_avalon_parallel_port_slave_arbitrator " "Info (12023): Found entity 1: LED_avalon_parallel_port_slave_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 SEGDISP_avalon_parallel_port_slave_arbitrator " "Info (12023): Found entity 2: SEGDISP_avalon_parallel_port_slave_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 SW_avalon_parallel_port_slave_arbitrator " "Info (12023): Found entity 3: SW_avalon_parallel_port_slave_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 638 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 onchip_memory2_0_s1_arbitrator " "Info (12023): Found entity 4: onchip_memory2_0_s1_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 944 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 processor_0_avalon_master_arbitrator " "Info (12023): Found entity 5: processor_0_avalon_master_arbitrator" {  } { { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_reset_clk_domain_synch_module " "Info (12023): Found entity 6: nios_system_reset_clk_domain_synch_module" {  } { { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 nios_system " "Info (12023): Found entity 7: nios_system" {  } { { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Info (12023): Found entity 1: LEDs" {  } { { "LEDs.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart_0.v 7 7 " "Info (12021): Found 7 design units, including 7 entities, in source file jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_0_log_module " "Info (12023): Found entity 1: jtag_uart_0_log_module" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_0_sim_scfifo_w " "Info (12023): Found entity 2: jtag_uart_0_sim_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/jtag_uart_0.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_0_scfifo_w " "Info (12023): Found entity 3: jtag_uart_0_scfifo_w" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/jtag_uart_0.v" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_0_drom_module " "Info (12023): Found entity 4: jtag_uart_0_drom_module" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/jtag_uart_0.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_0_sim_scfifo_r " "Info (12023): Found entity 5: jtag_uart_0_sim_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/jtag_uart_0.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 jtag_uart_0_scfifo_r " "Info (12023): Found entity 6: jtag_uart_0_scfifo_r" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/jtag_uart_0.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 jtag_uart_0 " "Info (12023): Found entity 7: jtag_uart_0" {  } { { "jtag_uart_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/jtag_uart_0.v" 540 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_test_bench.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_test_bench " "Info (12023): Found entity 1: cpu_0_test_bench" {  } { { "cpu_0_test_bench.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_oci_test_bench.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_oci_test_bench " "Info (12023): Found entity 1: cpu_0_oci_test_bench" {  } { { "cpu_0_oci_test_bench.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_jtag_debug_module_wrapper.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_wrapper " "Info (12023): Found entity 1: cpu_0_jtag_debug_module_wrapper" {  } { { "cpu_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_jtag_debug_module_tck.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_tck " "Info (12023): Found entity 1: cpu_0_jtag_debug_module_tck" {  } { { "cpu_0_jtag_debug_module_tck.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0_jtag_debug_module_sysclk.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file cpu_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_jtag_debug_module_sysclk " "Info (12023): Found entity 1: cpu_0_jtag_debug_module_sysclk" {  } { { "cpu_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_0.v 28 28 " "Info (12021): Found 28 design units, including 28 entities, in source file cpu_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_0_ic_data_module " "Info (12023): Found entity 1: cpu_0_ic_data_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 cpu_0_ic_tag_module " "Info (12023): Found entity 2: cpu_0_ic_tag_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 cpu_0_bht_module " "Info (12023): Found entity 3: cpu_0_bht_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 cpu_0_register_bank_a_module " "Info (12023): Found entity 4: cpu_0_register_bank_a_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 cpu_0_register_bank_b_module " "Info (12023): Found entity 5: cpu_0_register_bank_b_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 cpu_0_dc_tag_module " "Info (12023): Found entity 6: cpu_0_dc_tag_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 cpu_0_dc_data_module " "Info (12023): Found entity 7: cpu_0_dc_data_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 cpu_0_dc_victim_module " "Info (12023): Found entity 8: cpu_0_dc_victim_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 cpu_0_nios2_oci_debug " "Info (12023): Found entity 9: cpu_0_nios2_oci_debug" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 cpu_0_ociram_lpm_dram_bdp_component_module " "Info (12023): Found entity 10: cpu_0_ociram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 cpu_0_nios2_ocimem " "Info (12023): Found entity 11: cpu_0_nios2_ocimem" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 759 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 cpu_0_nios2_avalon_reg " "Info (12023): Found entity 12: cpu_0_nios2_avalon_reg" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 905 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "13 cpu_0_nios2_oci_break " "Info (12023): Found entity 13: cpu_0_nios2_oci_break" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "14 cpu_0_nios2_oci_xbrk " "Info (12023): Found entity 14: cpu_0_nios2_oci_xbrk" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 1293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "15 cpu_0_nios2_oci_dbrk " "Info (12023): Found entity 15: cpu_0_nios2_oci_dbrk" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 1553 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "16 cpu_0_nios2_oci_itrace " "Info (12023): Found entity 16: cpu_0_nios2_oci_itrace" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 1741 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "17 cpu_0_nios2_oci_td_mode " "Info (12023): Found entity 17: cpu_0_nios2_oci_td_mode" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 2040 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "18 cpu_0_nios2_oci_dtrace " "Info (12023): Found entity 18: cpu_0_nios2_oci_dtrace" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 2107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "19 cpu_0_nios2_oci_compute_tm_count " "Info (12023): Found entity 19: cpu_0_nios2_oci_compute_tm_count" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 2201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "20 cpu_0_nios2_oci_fifowp_inc " "Info (12023): Found entity 20: cpu_0_nios2_oci_fifowp_inc" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 2272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "21 cpu_0_nios2_oci_fifocount_inc " "Info (12023): Found entity 21: cpu_0_nios2_oci_fifocount_inc" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 2314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "22 cpu_0_nios2_oci_fifo " "Info (12023): Found entity 22: cpu_0_nios2_oci_fifo" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 2360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "23 cpu_0_nios2_oci_pib " "Info (12023): Found entity 23: cpu_0_nios2_oci_pib" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 2865 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "24 cpu_0_traceram_lpm_dram_bdp_component_module " "Info (12023): Found entity 24: cpu_0_traceram_lpm_dram_bdp_component_module" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 2933 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "25 cpu_0_nios2_oci_im " "Info (12023): Found entity 25: cpu_0_nios2_oci_im" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 3022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "26 cpu_0_nios2_performance_monitors " "Info (12023): Found entity 26: cpu_0_nios2_performance_monitors" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 3159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "27 cpu_0_nios2_oci " "Info (12023): Found entity 27: cpu_0_nios2_oci" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 3175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "28 cpu_0 " "Info (12023): Found entity 28: cpu_0" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 3678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sw.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 SW " "Info (12023): Found entity 1: SW" {  } { { "SW.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/SW.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file led.v" { { "Info" "ISGN_ENTITY_NAME" "1 LED " "Info (12023): Found entity 1: LED" {  } { { "LED.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/LED.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segdisp.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file segdisp.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEGDISP " "Info (12023): Found entity 1: SEGDISP" {  } { { "SEGDISP.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/SEGDISP.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_0.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file processor_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_0 " "Info (12023): Found entity 1: processor_0" {  } { { "processor_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/processor_0.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file lights.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights " "Info (12023): Found entity 1: lights" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file amc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AMC " "Info (12023): Found entity 1: AMC" {  } { { "AMC.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/AMC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BusWiresm proc.v(477) " "Warning (10236): Verilog HDL Implicit Net warning at proc.v(477): created implicit net for \"BusWiresm\"" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 477 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dead lights.v(26) " "Warning (10236): Verilog HDL Implicit Net warning at lights.v(26): created implicit net for \"dead\"" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(2008) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2008): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 2008 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(2010) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2010): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 2010 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(2166) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(2166): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 2166 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "cpu_0.v(3085) " "Warning (10037): Verilog HDL or VHDL warning at cpu_0.v(3085): conditional expression evaluates to a constant" {  } { { "cpu_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/cpu_0.v" 3085 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lights " "Info (12127): Elaborating entity \"lights\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16\] lights.v(11) " "Warning (10034): Output port \"LEDR\[16\]\" at lights.v(11) has no driver" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG lights.v(12) " "Warning (10034): Output port \"LEDG\" at lights.v(12) has no driver" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:nios_system_inst " "Info (12128): Elaborating entity \"nios_system\" for hierarchy \"nios_system:nios_system_inst\"" {  } { { "lights.v" "nios_system_inst" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_avalon_parallel_port_slave_arbitrator nios_system:nios_system_inst\|LED_avalon_parallel_port_slave_arbitrator:the_LED_avalon_parallel_port_slave " "Info (12128): Elaborating entity \"LED_avalon_parallel_port_slave_arbitrator\" for hierarchy \"nios_system:nios_system_inst\|LED_avalon_parallel_port_slave_arbitrator:the_LED_avalon_parallel_port_slave\"" {  } { { "nios_system.v" "the_LED_avalon_parallel_port_slave" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED nios_system:nios_system_inst\|LED:the_LED " "Info (12128): Elaborating entity \"LED\" for hierarchy \"nios_system:nios_system_inst\|LED:the_LED\"" {  } { { "nios_system.v" "the_LED" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGDISP_avalon_parallel_port_slave_arbitrator nios_system:nios_system_inst\|SEGDISP_avalon_parallel_port_slave_arbitrator:the_SEGDISP_avalon_parallel_port_slave " "Info (12128): Elaborating entity \"SEGDISP_avalon_parallel_port_slave_arbitrator\" for hierarchy \"nios_system:nios_system_inst\|SEGDISP_avalon_parallel_port_slave_arbitrator:the_SEGDISP_avalon_parallel_port_slave\"" {  } { { "nios_system.v" "the_SEGDISP_avalon_parallel_port_slave" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGDISP nios_system:nios_system_inst\|SEGDISP:the_SEGDISP " "Info (12128): Elaborating entity \"SEGDISP\" for hierarchy \"nios_system:nios_system_inst\|SEGDISP:the_SEGDISP\"" {  } { { "nios_system.v" "the_SEGDISP" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SW_avalon_parallel_port_slave_arbitrator nios_system:nios_system_inst\|SW_avalon_parallel_port_slave_arbitrator:the_SW_avalon_parallel_port_slave " "Info (12128): Elaborating entity \"SW_avalon_parallel_port_slave_arbitrator\" for hierarchy \"nios_system:nios_system_inst\|SW_avalon_parallel_port_slave_arbitrator:the_SW_avalon_parallel_port_slave\"" {  } { { "nios_system.v" "the_SW_avalon_parallel_port_slave" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SW nios_system:nios_system_inst\|SW:the_SW " "Info (12128): Elaborating entity \"SW\" for hierarchy \"nios_system:nios_system_inst\|SW:the_SW\"" {  } { { "nios_system.v" "the_SW" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data SW.v(110) " "Warning (10036): Verilog HDL or VHDL warning at SW.v(110): object \"data\" assigned a value but never read" {  } { { "SW.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/SW.v" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2_0_s1_arbitrator nios_system:nios_system_inst\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1 " "Info (12128): Elaborating entity \"onchip_memory2_0_s1_arbitrator\" for hierarchy \"nios_system:nios_system_inst\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\"" {  } { { "nios_system.v" "the_onchip_memory2_0_s1" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onchip_memory2_0 nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0 " "Info (12128): Elaborating entity \"onchip_memory2_0\" for hierarchy \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\"" {  } { { "nios_system.v" "the_onchip_memory2_0" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram " "Info (12128): Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram " "Info (12130): Elaborated megafunction instantiation \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram " "Info (12133): Instantiated megafunction \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Info (12134): Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file onchip_memory2_0.hex " "Info (12134): Parameter \"init_file\" = \"onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info (12134): Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 128 " "Info (12134): Parameter \"maximum_depth\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info (12134): Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info (12134): Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info (12134): Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Info (12134): Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Info (12134): Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info (12134): Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Info (12134): Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info (12134): Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dvb1.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dvb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dvb1 " "Info (12023): Found entity 1: altsyncram_dvb1" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dvb1 nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated " "Info (12128): Elaborating entity \"altsyncram_dvb1\" for hierarchy \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "128 1024 C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.hex " "Critical Warning (127004): Memory depth (128) in the design file differs from memory depth (1024) in the Memory Initialization File \"C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.hex\" -- truncated remaining initial content value to fit RAM" {  } { { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_0_avalon_master_arbitrator nios_system:nios_system_inst\|processor_0_avalon_master_arbitrator:the_processor_0_avalon_master " "Info (12128): Elaborating entity \"processor_0_avalon_master_arbitrator\" for hierarchy \"nios_system:nios_system_inst\|processor_0_avalon_master_arbitrator:the_processor_0_avalon_master\"" {  } { { "nios_system.v" "the_processor_0_avalon_master" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_0 nios_system:nios_system_inst\|processor_0:the_processor_0 " "Info (12128): Elaborating entity \"processor_0\" for hierarchy \"nios_system:nios_system_inst\|processor_0:the_processor_0\"" {  } { { "nios_system.v" "the_processor_0" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0 " "Info (12128): Elaborating entity \"processor\" for hierarchy \"nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\"" {  } { { "processor_0.v" "processor_0" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/processor_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p " "Info (12128): Elaborating entity \"proc\" for hierarchy \"nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\"" {  } { { "processor.v" "p" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/processor.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RG proc.v(214) " "Warning (10235): Verilog HDL Always Construct warning at proc.v(214): variable \"RG\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusSel proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"BusSel\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAin proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"RAin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RGin proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"RGin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AddSub proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"AddSub\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "incr_pc proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"incr_pc\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADDRin proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"ADDRin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DOUTin proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"DOUTin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_D proc.v(52) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(52): inferring latch(es) for variable \"W_D\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc.v(482) " "Info (10264): Verilog HDL Case Statement information at proc.v(482): all case item expressions in this case statement are onehot" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 482 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_D proc.v(52) " "Info (10041): Inferred latch for \"W_D\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUTin proc.v(52) " "Info (10041): Inferred latch for \"DOUTin\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDRin proc.v(52) " "Info (10041): Inferred latch for \"ADDRin\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "incr_pc proc.v(52) " "Info (10041): Inferred latch for \"incr_pc\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddSub proc.v(52) " "Info (10041): Inferred latch for \"AddSub\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGin proc.v(52) " "Info (10041): Inferred latch for \"RGin\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAin proc.v(52) " "Info (10041): Inferred latch for \"RAin\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[0\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[0\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[1\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[1\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[2\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[2\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[3\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[3\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[4\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[4\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[5\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[5\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[6\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[6\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[7\] proc.v(52) " "Info (10041): Inferred latch for \"Rin\[7\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[0\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[0\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[1\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[1\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[2\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[2\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[3\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[3\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[4\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[4\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[5\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[5\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[6\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[6\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[7\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[7\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[8\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[8\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[9\] proc.v(52) " "Info (10041): Inferred latch for \"BusSel\[9\]\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin proc.v(52) " "Info (10041): Inferred latch for \"IRin\" at proc.v(52)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep " "Info (12128): Elaborating entity \"upcount\" for hierarchy \"nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\"" {  } { { "proc.v" "Tstep" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|dec3to8:decX " "Info (12128): Elaborating entity \"dec3to8\" for hierarchy \"nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_0 " "Info (12128): Elaborating entity \"regn\" for hierarchy \"nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR " "Info (12128): Elaborating entity \"regn\" for hierarchy \"nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\"" {  } { { "proc.v" "reg_IR" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|ALU:alu " "Info (12128): Elaborating entity \"ALU\" for hierarchy \"nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|ALU:alu\"" {  } { { "proc.v" "alu" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|PC:reg_7 " "Info (12128): Elaborating entity \"PC\" for hierarchy \"nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|PC:reg_7\"" {  } { { "proc.v" "reg_7" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AMC nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|AMC:amc " "Info (12128): Elaborating entity \"AMC\" for hierarchy \"nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|AMC:amc\"" {  } { { "processor.v" "amc" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/processor.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 AMC.v(46) " "Warning (10230): Verilog HDL assignment warning at AMC.v(46): truncated value with size 32 to match size of target (16)" {  } { { "AMC.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/AMC.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_reset_clk_domain_synch_module nios_system:nios_system_inst\|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch " "Info (12128): Elaborating entity \"nios_system_reset_clk_domain_synch_module\" for hierarchy \"nios_system:nios_system_inst\|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch\"" {  } { { "nios_system.v" "nios_system_reset_clk_domain_synch" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1878 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gm14.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gm14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gm14 " "Info (12023): Found entity 1: altsyncram_gm14" {  } { { "db/altsyncram_gm14.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_gm14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Info (12023): Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info (12023): Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Info (12023): Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Info (12023): Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Info (12023): Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info (12023): Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info (12023): Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning (14284): Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Warning (14285): Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[16\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 390 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[17\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 412 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[18\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[19\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 456 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[20\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[21\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 500 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[22\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 522 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[23\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 544 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[24\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[25\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[26\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[27\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 632 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[28\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 654 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[29\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[30\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 698 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[31\] " "Warning (14320): Synthesized away node \"nios_system:nios_system_inst\|onchip_memory2_0:the_onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_dvb1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_dvb1.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/altsyncram_dvb1.tdf" 720 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } } { "onchip_memory2_0.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/onchip_memory2_0.v" 96 0 0 } } { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1814 0 0 } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 28 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WSGN_USE_OPENCORE" "" "Warning (12189): OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" { { "Warning" "WSGN_OCP_NOT_SUPPORTED_BY_ALL_CORES" "" "Warning (12191): Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" { { "Warning" "WSGN_NO_OCP_SUPPORT_FOR_CORE" "Nios II Processor (6AF7_00A2) " "Warning (12192): \"Nios II Processor (6AF7_00A2)\" does not support the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12192 "\"%1!s!\" does not support the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1}  } {  } 0 12191 "Some cores in this design do not support the OpenCore Plus Hardware Evaluation feature" 0 0 "" 0 -1}  } {  } 0 12189 "OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|IRin " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|IRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[2\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|W_D " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|W_D has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[2\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[2\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[0\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[1\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[2\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[3\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[1\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[4\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[1\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[5\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[1\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[6\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[1\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[7\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[1\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[8\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[1\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[9\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|BusSel\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[1\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[1\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|ADDRin " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|ADDRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|DOUTin " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|DOUTin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|AddSub " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|AddSub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|RGin " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|RGin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[7\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[7\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|incr_pc " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|incr_pc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[0\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[1\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[2\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[3\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[4\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[5\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[6\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[7\] " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Rin\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|RAin " "Warning (13012): Latch nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|RAin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Warning (13410): Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Warning (13410): Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Warning (13410): Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Warning (13410): Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info (17049): 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "nios_system:nios_system_inst\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|processor_0_read_data_valid_onchip_memory2_0_s1_shift_register " "Info (17050): Register \"nios_system:nios_system_inst\|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1\|processor_0_read_data_valid_onchip_memory2_0_s1_shift_register\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 3 " "Info (35024): Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 3 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning (21074): Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "Warning (15610): No output dependent on input pin \"KEY\[0\]\"" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1208 " "Info (21057): Implemented 1208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Info (21058): Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Info (21059): Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1107 " "Info (21061): Implemented 1107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "17 " "Info (21064): Implemented 17 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 128 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "385 " "Info: Peak virtual memory: 385 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 14:48:08 2016 " "Info: Processing ended: Sun Mar 27 14:48:08 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 14:48:09 2016 " "Info: Processing started: Sun Mar 27 14:48:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lights -c lights " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lights -c lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lights EP2C35F672C6 " "Info (119006): Selected device EP2C35F672C6 for design \"lights\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info (176445): Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info (176445): Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info (169124): Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info (169125): Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 2577 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info (169125): Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 2578 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 2579 6071 6994 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 79 " "Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 79 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "auto_stp_external_clock_0 " "Info (169086): Pin auto_stp_external_clock_0 not assigned to an exact location on the device" {  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { auto_stp_external_clock_0 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_0" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 526 6071 6994 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|W_D\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|W_D\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|DOUTin\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|DOUTin\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 22 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|ADDRin\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|ADDRin\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 21 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|IRin\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|IRin\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 13 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[1\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[1\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[3\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[3\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[2\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[2\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[4\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[4\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[9\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[9\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[5\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[5\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[0\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[0\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[8\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[8\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[6\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[6\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[6\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[6\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[1\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[1\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[0\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[0\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[7\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[7\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[4\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[4\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[7\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[7\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[2\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[2\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[5\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[5\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[3\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[3\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|RGin\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|RGin\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 18 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|incr_pc\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|incr_pc\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 23 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|AddSub\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|AddSub\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 19 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|RAin\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|RAin\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 17 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lights.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'lights.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\] " "Warning (332060): Node: nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info (332111): Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info (332111):  100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info (176353): Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 10 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 122 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "auto_stp_external_clock_0 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info (176353): Automatically promoted node auto_stp_external_clock_0 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { auto_stp_external_clock_0 } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "auto_stp_external_clock_0" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { auto_stp_external_clock_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 526 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1660 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Mux87~2  " "Info (176353): Automatically promoted node nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|Mux87~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 55 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:nios_system_inst|processor_0:the_processor_0|processor:processor_0|proc:p|Mux87~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1221 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "KEY\[3\] (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#)) " "Info (176353): Automatically promoted node KEY\[3\] (placed in PIN W26 (LVDS139p, CDPCLK4/DQS3R/CQ3R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/11.1sp2/quartus/bin/pin_planner.ppl" { KEY[3] } } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } } { "lights.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/lights.v" 9 0 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 66 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_gui:auto_generated\|counter_reg_bit1a\[0\]~0 " "Info (176357): Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_gui:auto_generated\|counter_reg_bit1a\[0\]~0" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/db/cntr_gui.tdf" 43 19 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|counter_reg_bit1a[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 2480 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info (176357): Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 2054 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 2265 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info (176353): Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info (176357): Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1930 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info (176357): Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 2373 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1784 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info (176353): Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info (176357): Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1853 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info (176357): Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1030 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1854 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info (176357): Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1931 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1045 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1684 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:nios_system_inst\|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch\|data_out  " "Info (176353): Automatically promoted node nios_system:nios_system_inst\|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_system_inst\|LED:the_LED\|data~0 " "Info (176357): Destination node nios_system:nios_system_inst\|LED:the_LED\|data~0" {  } { { "LED.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/LED.v" 110 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:nios_system_inst|LED:the_LED|data~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1084 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_system_inst\|LED:the_LED\|data\[4\]~1 " "Info (176357): Destination node nios_system:nios_system_inst\|LED:the_LED\|data\[4\]~1" {  } { { "LED.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/LED.v" 153 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:nios_system_inst|LED:the_LED|data[4]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1092 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_system_inst\|LED:the_LED\|data~2 " "Info (176357): Destination node nios_system:nios_system_inst\|LED:the_LED\|data~2" {  } { { "LED.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/LED.v" 110 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:nios_system_inst|LED:the_LED|data~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1093 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_system_inst\|LED:the_LED\|data~3 " "Info (176357): Destination node nios_system:nios_system_inst\|LED:the_LED\|data~3" {  } { { "LED.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/LED.v" 110 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:nios_system_inst|LED:the_LED|data~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1094 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_system_inst\|LED:the_LED\|data~4 " "Info (176357): Destination node nios_system:nios_system_inst\|LED:the_LED\|data~4" {  } { { "LED.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/LED.v" 110 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:nios_system_inst|LED:the_LED|data~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1095 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_system_inst\|LED:the_LED\|data~5 " "Info (176357): Destination node nios_system:nios_system_inst\|LED:the_LED\|data~5" {  } { { "LED.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/LED.v" 110 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:nios_system_inst|LED:the_LED|data~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1096 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_system_inst\|LED:the_LED\|data~6 " "Info (176357): Destination node nios_system:nios_system_inst\|LED:the_LED\|data~6" {  } { { "LED.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/LED.v" 110 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:nios_system_inst|LED:the_LED|data~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1097 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_system_inst\|LED:the_LED\|data~7 " "Info (176357): Destination node nios_system:nios_system_inst\|LED:the_LED\|data~7" {  } { { "LED.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/LED.v" 110 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:nios_system_inst|LED:the_LED|data~7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1098 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_system_inst\|LED:the_LED\|data~8 " "Info (176357): Destination node nios_system:nios_system_inst\|LED:the_LED\|data~8" {  } { { "LED.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/LED.v" 110 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:nios_system_inst|LED:the_LED|data~8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1099 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_system_inst\|LED:the_LED\|data~9 " "Info (176357): Destination node nios_system:nios_system_inst\|LED:the_LED\|data~9" {  } { { "LED.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/LED.v" 110 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:nios_system_inst|LED:the_LED|data~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 1100 6071 6994 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "nios_system.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/nios_system.v" 1511 -1 0 } } { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "nios_system:nios_system_inst\|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch\|data_out" } } } } { "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/11.1sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { nios_system:nios_system_inst|nios_system_reset_clk_domain_synch_module:nios_system_reset_clk_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/" { { 0 { 0 ""} 0 527 6071 6994 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning (15705): Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning (15706): Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning (15706): Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning (15706): Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning (15706): Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning (15706): Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning (15706): Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Warning (15706): Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning (15706): Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning (15706): Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning (15706): Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning (15706): Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning (15706): Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning (15706): Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning (15706): Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning (15706): Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning (15706): Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning (15706): Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning (15706): Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning (15706): Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning (15706): Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning (15706): Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning (15706): Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning (15706): Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning (15706): Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning (15706): Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning (15706): Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning (15706): Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning (15706): Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning (15706): Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning (15706): Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning (15706): Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning (15706): Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning (15706): Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning (15706): Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning (15706): Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning (15706): Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning (15706): Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning (15706): Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning (15706): Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning (15706): Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning (15706): Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning (15706): Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning (15706): Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning (15706): Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning (15706): Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning (15706): Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning (15706): Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning (15706): Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning (15706): Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning (15706): Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning (15706): Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning (15706): Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning (15706): Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning (15706): Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning (15706): Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning (15706): Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning (15706): Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning (15706): Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning (15706): Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning (15706): Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning (15706): Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning (15706): Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning (15706): Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning (15706): Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning (15706): Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning (15706): Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning (15706): Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning (15706): Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning (15706): Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning (15706): Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning (15706): Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning (15706): Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning (15706): Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning (15706): Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning (15706): Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning (15706): Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning (15706): Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning (15706): Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning (15706): Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning (15706): Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning (15706): Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning (15706): Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning (15706): Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning (15706): Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning (15706): Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning (15706): Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning (15706): Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning (15706): Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning (15706): Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning (15706): Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning (15706): Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning (15706): Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning (15706): Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning (15706): Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning (15706): Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning (15706): Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning (15706): Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning (15706): Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning (15706): Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning (15706): Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning (15706): Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning (15706): Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning (15706): Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Warning (15706): Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Warning (15706): Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Warning (15706): Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Warning (15706): Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Warning (15706): Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Warning (15706): Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Warning (15706): Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Warning (15706): Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Warning (15706): Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Warning (15706): Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Warning (15706): Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Warning (15706): Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Warning (15706): Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Warning (15706): Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Warning (15706): Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Warning (15706): Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Warning (15706): Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Warning (15706): Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Warning (15706): Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Warning (15706): Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Warning (15706): Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Warning (15706): Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Warning (15706): Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Warning (15706): Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Warning (15706): Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Warning (15706): Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Warning (15706): Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Warning (15706): Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Warning (15706): Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Warning (15706): Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Warning (15706): Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Warning (15706): Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Warning (15706): Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Warning (15706): Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Warning (15706): Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Warning (15706): Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning (15706): Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning (15706): Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning (15706): Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning (15706): Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning (15706): Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning (15706): Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning (15706): Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning (15706): Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning (15706): Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning (15706): Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning (15706): Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning (15706): Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning (15706): Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning (15706): Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning (15706): Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning (15706): Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning (15706): Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning (15706): Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning (15706): Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning (15706): Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning (15706): Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning (15706): Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning (15706): Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning (15706): Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning (15706): Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning (15706): Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning (15706): Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning (15706): Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning (15706): Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning (15706): Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning (15706): Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning (15706): Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning (15706): Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning (15706): Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning (15706): Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning (15706): Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Warning (15706): Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Warning (15706): Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Warning (15706): Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Warning (15706): Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Warning (15706): Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Warning (15706): Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Warning (15706): Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Warning (15706): Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Warning (15706): Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Warning (15706): Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Warning (15706): Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Warning (15706): Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Warning (15706): Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Warning (15706): Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning (15706): Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning (15706): Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning (15706): Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning (15706): Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning (15706): Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning (15706): Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning (15706): Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Warning (15706): Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Warning (15706): Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Warning (15706): Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Warning (15706): Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Warning (15706): Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Warning (15706): Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Warning (15706): Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning (15706): Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning (15706): Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning (15706): Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning (15706): Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning (15706): Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning (15706): Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning (15706): Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning (15706): Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning (15706): Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning (15706): Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning (15706): Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning (15706): Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning (15706): Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning (15706): Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning (15706): Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning (15706): Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning (15706): Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning (15706): Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning (15706): Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning (15706): Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning (15706): Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning (15706): Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning (15706): Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning (15706): Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning (15706): Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning (15706): Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning (15706): Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning (15706): Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning (15706): Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning (15706): Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning (15706): Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning (15706): Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning (15706): Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning (15706): Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning (15706): Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning (15706): Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning (15706): Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning (15706): Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning (15706): Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning (15706): Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning (15706): Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning (15706): Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning (15706): Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning (15706): Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning (15706): Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning (15706): Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning (15706): Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning (15706): Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning (15706): Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning (15706): Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning (15706): Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning (15706): Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning (15706): Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning (15706): Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning (15706): Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning (15706): Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning (15706): Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning (15706): Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning (15706): Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning (15706): Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning (15706): Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning (15706): Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning (15706): Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning (15706): Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning (15706): Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning (15706): Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning (15706): Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning (15706): Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning (15706): Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning (15706): Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning (15706): Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning (15706): Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning (15706): Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning (15706): Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning (15706): Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning (15706): Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning (15706): Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning (15706): Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning (15706): Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning (15706): Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning (15706): Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning (15706): Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning (15706): Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning (15706): Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning (15706): Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning (15706): Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning (15706): Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning (15706): Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning (15706): Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning (15706): Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning (15706): Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning (15706): Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning (15706): Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning (15706): Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning (15706): Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning (15706): Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning (15706): Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning (15706): Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning (15706): Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning (15706): Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning (15706): Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning (15706): Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning (15706): Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning (15706): Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning (15706): Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning (15706): Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning (15706): Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning (15706): Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning (15706): Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Warning (15706): Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning (15706): Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning (15706): Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning (15706): Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning (15706): Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning (15706): Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning (15706): Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning (15706): Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning (15706): Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Warning (15706): Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Warning (15706): Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning (15706): Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning (15706): Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning (15706): Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning (15706): Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning (15706): Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning (15706): Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning (15706): Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning (15706): Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning (15706): Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Warning (15706): Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Warning (15706): Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning (15706): Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning (15706): Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning (15706): Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning (15706): Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning (15706): Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning (15706): Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning (15706): Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning (15706): Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning (15706): Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Warning (15706): Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Warning (15706): Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Warning (15706): Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning (15706): Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/11.1sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y12 X43_Y23 " "Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info (170201): Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info (170200): Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "55 " "Warning (306006): Found 55 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info (306007): Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info (306007): Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info (306007): Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info (306007): Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info (306007): Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info (306007): Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info (306007): Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info (306007): Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info (306007): Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info (306007): Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info (306007): Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info (306007): Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info (306007): Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info (306007): Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info (306007): Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info (306007): Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info (306007): Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info (306007): Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info (306007): Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info (306007): Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info (306007): Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info (306007): Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info (306007): Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info (306007): Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info (306007): Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info (306007): Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info (306007): Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info (306007): Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info (306007): Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info (306007): Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info (306007): Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info (306007): Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info (306007): Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info (306007): Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info (306007): Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info (306007): Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info (306007): Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info (306007): Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info (306007): Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info (306007): Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info (306007): Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info (306007): Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info (306007): Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info (306007): Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info (306007): Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info (306007): Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info (306007): Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info (306007): Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info (306007): Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info (306007): Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info (306007): Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info (306007): Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info (306007): Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info (306007): Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info (306007): Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 385 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 385 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Info: Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 14:48:15 2016 " "Info: Processing ended: Sun Mar 27 14:48:15 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 14:48:16 2016 " "Info: Processing started: Sun Mar 27 14:48:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lights -c lights " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lights -c lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 14:48:16 2016 " "Info: Processing started: Sun Mar 27 14:48:16 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lights -c lights " "Info: Command: quartus_sta lights -c lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning (335093): Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|RGin\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|RGin\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 18 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|RAin\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|RAin\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 17 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|AddSub\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|AddSub\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 19 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|IRin\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|IRin\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 13 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[5\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[5\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[9\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[9\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[2\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[2\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[4\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[4\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[3\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[3\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[1\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[1\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[6\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[6\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[6\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[6\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[8\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[8\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[0\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[0\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[1\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[1\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[7\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[7\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[0\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|BusSel\[0\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[2\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[2\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[5\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[5\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[3\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[3\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[7\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[7\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[4\]\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|Rin\[4\]\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|ADDRin\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|ADDRin\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 21 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|W_D\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|W_D\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 52 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|DOUTin\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|DOUTin\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 22 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "nios_system_inst\|the_processor_0\|processor_0\|p\|incr_pc\|combout " "Warning (335094): Node \"nios_system_inst\|the_processor_0\|processor_0\|p\|incr_pc\|combout\" is a latch" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/proc.v" 23 -1 0 } }  } 0 335094 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 335093 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info (332164): Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info (332165): Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info (332166): create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info (332166): set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lights.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'lights.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\] " "Warning (332060): Node: nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "Info (332140): No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info (332140): No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info (332140): No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Info (332146): Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "Info (332119):    97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "55 " "Warning (306006): Found 55 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info (306007): Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info (306007): Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info (306007): Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info (306007): Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info (306007): Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info (306007): Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info (306007): Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info (306007): Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info (306007): Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info (306007): Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info (306007): Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info (306007): Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info (306007): Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info (306007): Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info (306007): Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info (306007): Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info (306007): Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info (306007): Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info (306007): Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info (306007): Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info (306007): Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info (306007): Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info (306007): Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info (306007): Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info (306007): Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info (306007): Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info (306007): Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info (306007): Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info (306007): Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info (306007): Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info (306007): Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info (306007): Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info (306007): Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info (306007): Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info (306007): Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info (306007): Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info (306007): Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info (306007): Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info (306007): Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info (306007): Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info (306007): Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info (306007): Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info (306007): Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info (306007): Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info (306007): Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info (306007): Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info (306007): Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info (306007): Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info (306007): Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info (306007): Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info (306007): Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info (306007): Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info (306007): Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info (306007): Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info (306007): Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "auto_stp_external_clock_0 " "Warning (332060): Node: auto_stp_external_clock_0 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\] " "Warning (332060): Node: nios_system:nios_system_inst\|processor_0:the_processor_0\|processor:processor_0\|proc:p\|regn:reg_IR\|Q\[6\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "Info (332140): No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "Info (332140): No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info (332140): No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info (332140): No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Info (332146): Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "Info (332119):    97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 36 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "338 " "Info: Peak virtual memory: 338 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 14:48:18 2016 " "Info: Processing ended: Sun Mar 27 14:48:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "371 " "Info: Peak virtual memory: 371 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 14:48:19 2016 " "Info: Processing ended: Sun Mar 27 14:48:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 27 14:48:20 2016 " "Info: Processing started: Sun Mar 27 14:48:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lights -c lights " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off lights -c lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "lights.vho\", \"lights_fast.vho lights_vhd.sdo lights_vhd_fast.sdo C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/simulation/modelsim/ simulation " "Info (204026): Generated files \"lights.vho\", \"lights_fast.vho\", \"lights_vhd.sdo\" and \"lights_vhd_fast.sdo\" in directory \"C:/Users/Tommy/workspaces/Quartus II/lab6/SOPC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Info: Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 27 14:48:21 2016 " "Info: Processing ended: Sun Mar 27 14:48:21 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 549 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 549 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
