NDSearch.OnPrefixDataLoaded("do_",["Function","Variable"],[["do_accept_tr",,[["uvm_component",,,,0,"File12:uvm_component.svh:uvm_component.do_accept_tr","SystemVerilogClass:uvm_component:do_accept_tr"],["uvm_transaction",,,,0,"File2:uvm_transaction.svh:uvm_transaction.do_accept_tr","SystemVerilogClass:uvm_transaction:do_accept_tr"]]],["do_begin_tr",,[["uvm_component",,,,0,"File12:uvm_component.svh:uvm_component.do_begin_tr","SystemVerilogClass:uvm_component:do_begin_tr"],["uvm_transaction",,,,0,"File2:uvm_transaction.svh:uvm_transaction.do_begin_tr","SystemVerilogClass:uvm_transaction:do_begin_tr"]]],["do_compare",,[["uvm_object",,,,0,"File2:uvm_object.svh:uvm_object.do_compare","SystemVerilogClass:uvm_object:do_compare"]]],["do_copy",,[["uvm_object",,,,0,"File2:uvm_object.svh:uvm_object.do_copy","SystemVerilogClass:uvm_object:do_copy"],["uvm_reg_item",,,,0,"File18:uvm_reg_item.svh:uvm_reg_item.do_copy","SystemVerilogClass:uvm_reg_item:do_copy"]]],["do_end_tr",,[["uvm_component",,,,0,"File12:uvm_component.svh:uvm_component.do_end_tr","SystemVerilogClass:uvm_component:do_end_tr"],["uvm_transaction",,,,0,"File2:uvm_transaction.svh:uvm_transaction.do_end_tr","SystemVerilogClass:uvm_transaction:do_end_tr"]]],["do_kill",,[["uvm_sequence_base",,,,0,"File15:uvm_sequence_base.svh:uvm_sequence_base.do_kill","SystemVerilogClass:uvm_sequence_base:do_kill"]]],["do_not_randomize",,[["uvm_sequence_base",,,,1,"File15:uvm_sequence_base.svh:uvm_sequence_base.do_not_randomize","SystemVerilogClass:uvm_sequence_base:do_not_randomize"]]],["do_pack",,[["uvm_object",,,,0,"File2:uvm_object.svh:uvm_object.do_pack","SystemVerilogClass:uvm_object:do_pack"]]],["do_predict",,[["uvm_reg_fifo",,,,0,"File18:uvm_reg_fifo.svh:uvm_reg_fifo.do_predict","SystemVerilogClass:uvm_reg_fifo:do_predict"]]],["do_print",,[["uvm_object",,,,0,"File2:uvm_object.svh:uvm_object.do_print","SystemVerilogClass:uvm_object:do_print"],["uvm_resource_base",,,,0,"File6:uvm_resource.svh:uvm_resource_base.do_print","SystemVerilogClass:uvm_resource_base:do_print"]]],["do_record",,[["uvm_object",,,,0,"File2:uvm_object.svh:uvm_object.do_record","SystemVerilogClass:uvm_object:do_record"]]],["do_reg_item",,[["uvm_reg_sequence",,,,0,"File18:uvm_reg_sequence.svh:uvm_reg_sequence.do_reg_item","SystemVerilogClass:uvm_reg_sequence:do_reg_item"]]],["do_unpack",,[["uvm_object",,,,0,"File2:uvm_object.svh:uvm_object.do_unpack","SystemVerilogClass:uvm_object:do_unpack"]]]]);