#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jan 26 10:58:45 2021
# Process ID: 20242
# Current directory: /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control
# Command line: vivado
# Log file: /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/vivado.log
# Journal file: /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/vivado.jou
#-----------------------------------------------------------
start_gui
create_project us_arm_control_system /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control_system -part xc7z020clg400-1
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
create_bd_design "us_arm_module"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
connect_bd_net [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_timer_0/S_AXI]
startgroup
make_bd_pins_external  [get_bd_pins axi_timer_0/pwm0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_1
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_timer_1/pwm0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_1/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_timer_1/S_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_2
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_2/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_timer_2/S_AXI]
regenerate_bd_layout
regenerate_bd_layout -routing
startgroup
make_bd_pins_external  [get_bd_pins axi_timer_2/pwm0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_timer:2.0 axi_timer_3
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_timer_3/pwm0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_timer_3/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_timer_3/S_AXI]
regenerate_bd_layout
regenerate_bd_layout -routing
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property -dict [list CONFIG.NUM_PORTS {4}] [get_bd_cells xlconcat_0]
set_property location {0.5 8 475} [get_bd_cells xlconcat_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins xlconcat_0/In0] [get_bd_pins axi_timer_0/interrupt]
connect_bd_net [get_bd_pins xlconcat_0/In1] [get_bd_pins axi_timer_1/interrupt]
connect_bd_net [get_bd_pins xlconcat_0/In2] [get_bd_pins axi_timer_2/interrupt]
connect_bd_net [get_bd_pins xlconcat_0/In3] [get_bd_pins axi_timer_3/interrupt]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
set_property location {3 922 506} [get_bd_cells axi_timer_2]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout -routing
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {arduino_a0_a5 ( Arduino Pins A0 through A5 J1 ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
set_property name us_pins [get_bd_nets xlconcat_0_dout]
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
undo
undo
undo
undo
undo
undo
undo
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {arduino_a0_a5 ( Arduino Pins A0 through A5 J1 ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
set_property name us_pins [get_bd_intf_ports arduino_a0_a5]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
regenerate_bd_layout
regenerate_bd_layout -routing
make_wrapper -files [get_files /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control_system/us_arm_control_system.srcs/sources_1/bd/us_arm_module/us_arm_module.bd] -top
add_files -norecurse /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control_system/us_arm_control_system.srcs/sources_1/bd/us_arm_module/hdl/us_arm_module_wrapper.v
add_files -fileset constrs_1 -norecurse /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control_system/PYNQ-Z2_v1.0.xdc
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_run impl_1
file mkdir /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control_system/us_arm_control_system.sdk
file copy -force /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control_system/us_arm_control_system.runs/impl_1/us_arm_module_wrapper.sysdef /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control_system/us_arm_control_system.sdk/us_arm_module_wrapper.hdf

launch_sdk -workspace /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control_system/us_arm_control_system.sdk -hwspec /home/cmcnally/Repos/robotic_arm_control_system_analysis/vivado/SW_based_control/us_arm_control_system/us_arm_control_system.sdk/us_arm_module_wrapper.hdf
