0.7
2020.2
Oct 14 2022
05:20:55
D:/Project/FPGA_XILINX/015_SR_Latch/015_SR_Latch.srcs/sources_1/new/SR_Latch.v,1698771407,verilog,,D:/Project/FPGA_XILINX/018_ShiftRegister4bit/018_ShiftRegister4bit.srcs/sources_1/new/ShiftRegister4bit.v,,SR_Latch,,,,,,,,
D:/Project/FPGA_XILINX/016_D_FlipFlop/016_D_FlipFlop.srcs/sources_1/new/D_FlipFlop.v,1698921698,verilog,,D:/Project/FPGA_XILINX/015_SR_Latch/015_SR_Latch.srcs/sources_1/new/SR_Latch.v,,Dflipflop,,,,,,,,
D:/Project/FPGA_XILINX/018_ShiftRegister4bit/018_ShiftRegister4bit.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
D:/Project/FPGA_XILINX/018_ShiftRegister4bit/018_ShiftRegister4bit.srcs/sim_1/new/ShiftRegister_tb.v,1698943055,verilog,,,,ShiftRegister_tb,,,,,,,,
D:/Project/FPGA_XILINX/018_ShiftRegister4bit/018_ShiftRegister4bit.srcs/sources_1/new/ShiftRegister4bit.v,1698942514,verilog,,D:/Project/FPGA_XILINX/018_ShiftRegister4bit/018_ShiftRegister4bit.srcs/sim_1/new/ShiftRegister_tb.v,,ShiftRegister4bit,,,,,,,,
