INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:38:52 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : sumi3_mem
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 mem_controller0/counter1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            return1/tehb/data_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.846ns  (logic 0.474ns (16.653%)  route 2.372ns (83.347%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.092ns = ( 5.092 - 4.000 ) 
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=517, unset)          1.212     1.212    mem_controller0/clk
    SLICE_X58Y119        FDRE                                         r  mem_controller0/counter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDRE (Prop_fdre_C_Q)         0.259     1.471 r  mem_controller0/counter1_reg[2]/Q
                         net (fo=1, routed)           0.461     1.932    mem_controller0/counter1[2]
    SLICE_X59Y119        LUT4 (Prop_lut4_I0_O)        0.043     1.975 r  mem_controller0/end_valid_INST_0_i_8/O
                         net (fo=1, routed)           0.232     2.207    mem_controller0/end_valid_INST_0_i_8_n_0
    SLICE_X59Y119        LUT5 (Prop_lut5_I4_O)        0.043     2.250 r  mem_controller0/end_valid_INST_0_i_4/O
                         net (fo=1, routed)           0.401     2.651    mem_controller0/end_valid_INST_0_i_4_n_0
    SLICE_X59Y124        LUT4 (Prop_lut4_I2_O)        0.043     2.694 f  mem_controller0/end_valid_INST_0_i_1/O
                         net (fo=2, routed)           0.634     3.327    mem_controller0/end0_pValidArray_0
    SLICE_X47Y127        LUT2 (Prop_lut2_I0_O)        0.043     3.370 f  mem_controller0/full_reg_i_2__3/O
                         net (fo=2, routed)           0.107     3.477    tehb5/return1_nReadyArray_0
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.043     3.520 r  tehb5/data_reg[31]_i_1__4/O
                         net (fo=32, routed)          0.538     4.058    return1/tehb/E[0]
    SLICE_X43Y122        FDCE                                         r  return1/tehb/data_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=517, unset)          1.092     5.092    return1/tehb/clk
    SLICE_X43Y122        FDCE                                         r  return1/tehb/data_reg_reg[10]/C
                         clock pessimism              0.013     5.105    
                         clock uncertainty           -0.035     5.070    
    SLICE_X43Y122        FDCE (Setup_fdce_C_CE)      -0.201     4.869    return1/tehb/data_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          4.869    
                         arrival time                          -4.058    
  -------------------------------------------------------------------
                         slack                                  0.810    




