// Seed: 27808630
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri1 id_6
    , id_13,
    input tri0 id_7,
    input tri0 id_8,
    input supply0 id_9,
    input supply1 id_10,
    input wor id_11
);
endmodule
module module_1 (
    output uwire id_0,
    input  wire  id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  uwire id_4
);
  module_0(
      id_0, id_0, id_4, id_0, id_3, id_0, id_0, id_4, id_3, id_4, id_2, id_1
  );
  assign id_0 = id_1;
endmodule
