# Verilog-practices
Verilog practices with synopsys tools
