// Seed: 1850175751
module module_0 (
    output wire  id_0,
    input  uwire id_1,
    output logic id_2,
    input  uwire id_3
);
  assign id_0 = id_3;
  assign {id_3, 1} = 1;
  always begin
    id_0 = 1'b0;
    id_2 <= 1;
  end
  wire id_5;
endmodule
module module_1 (
    input supply1 id_0,
    output logic id_1,
    output wand id_2
);
  reg  id_4;
  wire id_5;
  module_0(
      id_2, id_0, id_1, id_0
  );
  reg id_6;
  reg id_7;
  supply0 id_8;
  always begin : id_9
    id_7 <= id_7;
    if (id_8) id_4 = #1 1;
  end
  always_latch begin
    if (id_6) begin
      id_1 <= id_6;
    end
  end
endmodule
