<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_A_S_5205c437_R3</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_A_S_5205c437_R3'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_A_S_5205c437_R3')">rsnoc_z_H_R_U_A_S_5205c437_R3</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod757.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod757.html#Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod757.html#Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/dft_reg_26_jan/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod757.html#inst_tag_33347"  onclick="showContent('inst_tag_33347')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch15_main.Mux_fpga_ahb_s0_T.us5205c437</a></td>
<td class="s9 cl rt"> 95.00</td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33347_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod757.html#inst_tag_33347_Toggle" > 85.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33347_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod757.html#inst_tag_33348"  onclick="showContent('inst_tag_33348')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_SPI_ahb_s0_T.us5205c437</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33348_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod757.html#inst_tag_33348_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33348_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod757.html#inst_tag_33349"  onclick="showContent('inst_tag_33349')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_USB_axi_s0_T.us5205c437</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33349_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod757.html#inst_tag_33349_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33349_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod757.html#inst_tag_33350"  onclick="showContent('inst_tag_33350')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_ddr_axil_s0_T.us5205c437</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33350_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod757.html#inst_tag_33350_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33350_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod757.html#inst_tag_33351"  onclick="showContent('inst_tag_33351')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_gbe_apb_s0_T.us5205c437</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33351_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod757.html#inst_tag_33351_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33351_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod757.html#inst_tag_33352"  onclick="showContent('inst_tag_33352')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_DMA_apb_s0_T.us5205c437</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33352_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod757.html#inst_tag_33352_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33352_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod757.html#inst_tag_33353"  onclick="showContent('inst_tag_33353')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch12_main.Mux_FCB_apb_s0_T.us5205c437</a></td>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33353_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod757.html#inst_tag_33353_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33353_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_33347'>
<hr>
<a name="inst_tag_33347"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_33347" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch15_main.Mux_fpga_ahb_s0_T.us5205c437</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.00</td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33347_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod757.html#inst_tag_33347_Toggle" > 85.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33347_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 87.75</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.24</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 67.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.50</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod437.html#inst_tag_27414" >Mux_fpga_ahb_s0_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3.html#inst_tag_1" id="tag_urg_inst_1">uco</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2083.html#inst_tag_148797" id="tag_urg_inst_148797">ut33</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2083.html#inst_tag_148798" id="tag_urg_inst_148798">ut3320</a></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_33348'>
<hr>
<a name="inst_tag_33348"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_33348" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_SPI_ahb_s0_T.us5205c437</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33348_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod757.html#inst_tag_33348_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33348_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.20</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.59</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 57.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod58.html#inst_tag_1693" >Mux_SPI_ahb_s0_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3.html#inst_tag_2" id="tag_urg_inst_2">uco</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2083.html#inst_tag_148799" id="tag_urg_inst_148799">ut33</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2083.html#inst_tag_148800" id="tag_urg_inst_148800">ut3320</a></td>
<td class="s2 cl rt"> 27.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_33349'>
<hr>
<a name="inst_tag_33349"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_33349" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_USB_axi_s0_T.us5205c437</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33349_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod757.html#inst_tag_33349_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33349_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.71</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.12</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 61.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.34</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod58.html#inst_tag_1694" >Mux_USB_axi_s0_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3.html#inst_tag_3" id="tag_urg_inst_3">uco</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2083.html#inst_tag_148801" id="tag_urg_inst_148801">ut33</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2083.html#inst_tag_148802" id="tag_urg_inst_148802">ut3320</a></td>
<td class="s2 cl rt"> 22.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_33350'>
<hr>
<a name="inst_tag_33350"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_33350" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_ddr_axil_s0_T.us5205c437</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33350_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod757.html#inst_tag_33350_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33350_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.22</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 67.65</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod58.html#inst_tag_1695" >Mux_ddr_axil_s0_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3.html#inst_tag_4" id="tag_urg_inst_4">uco</a></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 41.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2083.html#inst_tag_148803" id="tag_urg_inst_148803">ut33</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2083.html#inst_tag_148804" id="tag_urg_inst_148804">ut3320</a></td>
<td class="s2 cl rt"> 27.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_33351'>
<hr>
<a name="inst_tag_33351"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_33351" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_gbe_apb_s0_T.us5205c437</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33351_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod757.html#inst_tag_33351_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33351_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.71</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.12</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.71</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod58.html#inst_tag_1696" >Mux_gbe_apb_s0_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3.html#inst_tag_5" id="tag_urg_inst_5">uco</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2083.html#inst_tag_148805" id="tag_urg_inst_148805">ut33</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2083.html#inst_tag_148806" id="tag_urg_inst_148806">ut3320</a></td>
<td class="s2 cl rt"> 22.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_33352'>
<hr>
<a name="inst_tag_33352"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy6.html#tag_urg_inst_33352" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_DMA_apb_s0_T.us5205c437</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33352_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod757.html#inst_tag_33352_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33352_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.71</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 69.12</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 59.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.56</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod58.html#inst_tag_1697" >Mux_DMA_apb_s0_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3.html#inst_tag_6" id="tag_urg_inst_6">uco</a></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 58.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2083.html#inst_tag_148807" id="tag_urg_inst_148807">ut33</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2083.html#inst_tag_148808" id="tag_urg_inst_148808">ut3320</a></td>
<td class="s2 cl rt"> 22.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_33353'>
<hr>
<a name="inst_tag_33353"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_33353" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch12_main.Mux_FCB_apb_s0_T.us5205c437</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 96.67</td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33353_Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod757.html#inst_tag_33353_Toggle" > 90.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod757.html#inst_tag_33353_Branch" >100.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 90.69</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.06</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 53.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.89</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod58.html#inst_tag_1698" >Mux_FCB_apb_s0_T</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod3.html#inst_tag_7" id="tag_urg_inst_7">uco</a></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2083.html#inst_tag_148809" id="tag_urg_inst_148809">ut33</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2083.html#inst_tag_148810" id="tag_urg_inst_148810">ut3320</a></td>
<td class="s2 cl rt"> 27.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 27.78</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_A_S_5205c437_R3'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod757.html" >rsnoc_z_H_R_U_A_S_5205c437_R3</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77071</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77090</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77105</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
77070                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77071      1/1          		if ( ! Sys_Clk_RstN )
77072      1/1          			PrvReq &lt;= #1.0 ( 3'b0 );
77073      1/1          		else if ( Ce )
77074      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
77075                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut33( .I( Set ) , .O( Clr ) );
77076                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77077      1/1          		if ( ! Sys_Clk_RstN )
77078      1/1          			LowSij &lt;= #1.0 ( 9'b0 );
77079      1/1          		else if ( Ce )
77080      1/1          			LowSij &lt;= #1.0 ( 9'b011001000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
77081                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut3320( .I( LowSij ^ 9'b011001000 ) , .O( u_aa56 ) );
77082                   	rsnoc_z_T_C_S_C_L_R_Co_I9o3 uco( .I( Sij &amp; { 3 { Req }  } ) , .O( u_686c ) );
77083                   	assign Sys_Pwr_Idle = 1'b1;
77084                   	assign Sys_Pwr_WakeUp = 1'b0;
77085                   	assign Vld = ( | Req );
77086                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
77087                   	// synopsys translate_off
77088                   	// synthesis translate_off
77089                   	always @( posedge Sys_Clk )
77090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
77092      <font color = "grey">unreachable  </font>				dontStop = 0;
77093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
77096      <font color = "grey">unreachable  </font>					$stop;
77097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77099                   	// synthesis translate_on
77100                   	// synopsys translate_on
77101                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
77102                   	// synopsys translate_off
77103                   	// synthesis translate_off
77104                   	always @( posedge Sys_Clk )
77105      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77106      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
77107      <font color = "grey">unreachable  </font>				dontStop = 0;
77108      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77109      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77110      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
77111      <font color = "grey">unreachable  </font>					$stop;
77112                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77113                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod757.html" >rsnoc_z_H_R_U_A_S_5205c437_R3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">36</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">36</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod757.html" >rsnoc_z_H_R_U_A_S_5205c437_R3</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77071</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77071      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77072      			PrvReq <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77073      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77074      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77077      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77078      			LowSij <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
77079      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77080      			LowSij <= #1.0 ( 9'b011001000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33347'>
<a name="inst_tag_33347_Line"></a>
<b>Line Coverage for Instance : <a href="mod757.html#inst_tag_33347" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch15_main.Mux_fpga_ahb_s0_T.us5205c437</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77071</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77090</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77105</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
77070                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77071      1/1          		if ( ! Sys_Clk_RstN )
77072      1/1          			PrvReq &lt;= #1.0 ( 3'b0 );
77073      1/1          		else if ( Ce )
77074      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
77075                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut33( .I( Set ) , .O( Clr ) );
77076                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77077      1/1          		if ( ! Sys_Clk_RstN )
77078      1/1          			LowSij &lt;= #1.0 ( 9'b0 );
77079      1/1          		else if ( Ce )
77080      1/1          			LowSij &lt;= #1.0 ( 9'b011001000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
77081                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut3320( .I( LowSij ^ 9'b011001000 ) , .O( u_aa56 ) );
77082                   	rsnoc_z_T_C_S_C_L_R_Co_I9o3 uco( .I( Sij &amp; { 3 { Req }  } ) , .O( u_686c ) );
77083                   	assign Sys_Pwr_Idle = 1'b1;
77084                   	assign Sys_Pwr_WakeUp = 1'b0;
77085                   	assign Vld = ( | Req );
77086                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
77087                   	// synopsys translate_off
77088                   	// synthesis translate_off
77089                   	always @( posedge Sys_Clk )
77090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
77092      <font color = "grey">unreachable  </font>				dontStop = 0;
77093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
77096      <font color = "grey">unreachable  </font>					$stop;
77097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77099                   	// synthesis translate_on
77100                   	// synopsys translate_on
77101                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
77102                   	// synopsys translate_off
77103                   	// synthesis translate_off
77104                   	always @( posedge Sys_Clk )
77105      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77106      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
77107      <font color = "grey">unreachable  </font>				dontStop = 0;
77108      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77109      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77110      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
77111      <font color = "grey">unreachable  </font>					$stop;
77112                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77113                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_33347_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod757.html#inst_tag_33347" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch15_main.Mux_fpga_ahb_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">34</td>
<td class="rt">85.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">17</td>
<td class="rt">85.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">17</td>
<td class="rt">85.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s7">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">11</td>
<td class="rt">78.57 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">34</td>
<td class="rt">85.00 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">17</td>
<td class="rt">85.00 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">17</td>
<td class="rt">85.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33347_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod757.html#inst_tag_33347" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch15_main.Mux_fpga_ahb_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77071</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77071      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77072      			PrvReq <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77073      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77074      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77077      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77078      			LowSij <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
77079      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77080      			LowSij <= #1.0 ( 9'b011001000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33348'>
<a name="inst_tag_33348_Line"></a>
<b>Line Coverage for Instance : <a href="mod757.html#inst_tag_33348" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_SPI_ahb_s0_T.us5205c437</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77071</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77090</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77105</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
77070                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77071      1/1          		if ( ! Sys_Clk_RstN )
77072      1/1          			PrvReq &lt;= #1.0 ( 3'b0 );
77073      1/1          		else if ( Ce )
77074      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
77075                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut33( .I( Set ) , .O( Clr ) );
77076                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77077      1/1          		if ( ! Sys_Clk_RstN )
77078      1/1          			LowSij &lt;= #1.0 ( 9'b0 );
77079      1/1          		else if ( Ce )
77080      1/1          			LowSij &lt;= #1.0 ( 9'b011001000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
77081                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut3320( .I( LowSij ^ 9'b011001000 ) , .O( u_aa56 ) );
77082                   	rsnoc_z_T_C_S_C_L_R_Co_I9o3 uco( .I( Sij &amp; { 3 { Req }  } ) , .O( u_686c ) );
77083                   	assign Sys_Pwr_Idle = 1'b1;
77084                   	assign Sys_Pwr_WakeUp = 1'b0;
77085                   	assign Vld = ( | Req );
77086                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
77087                   	// synopsys translate_off
77088                   	// synthesis translate_off
77089                   	always @( posedge Sys_Clk )
77090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
77092      <font color = "grey">unreachable  </font>				dontStop = 0;
77093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
77096      <font color = "grey">unreachable  </font>					$stop;
77097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77099                   	// synthesis translate_on
77100                   	// synopsys translate_on
77101                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
77102                   	// synopsys translate_off
77103                   	// synthesis translate_off
77104                   	always @( posedge Sys_Clk )
77105      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77106      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
77107      <font color = "grey">unreachable  </font>				dontStop = 0;
77108      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77109      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77110      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
77111      <font color = "grey">unreachable  </font>					$stop;
77112                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77113                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_33348_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod757.html#inst_tag_33348" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_SPI_ahb_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">36</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">36</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33348_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod757.html#inst_tag_33348" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_SPI_ahb_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77071</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77071      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77072      			PrvReq <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77073      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77074      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77077      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77078      			LowSij <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
77079      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77080      			LowSij <= #1.0 ( 9'b011001000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33349'>
<a name="inst_tag_33349_Line"></a>
<b>Line Coverage for Instance : <a href="mod757.html#inst_tag_33349" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_USB_axi_s0_T.us5205c437</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77071</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77090</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77105</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
77070                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77071      1/1          		if ( ! Sys_Clk_RstN )
77072      1/1          			PrvReq &lt;= #1.0 ( 3'b0 );
77073      1/1          		else if ( Ce )
77074      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
77075                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut33( .I( Set ) , .O( Clr ) );
77076                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77077      1/1          		if ( ! Sys_Clk_RstN )
77078      1/1          			LowSij &lt;= #1.0 ( 9'b0 );
77079      1/1          		else if ( Ce )
77080      1/1          			LowSij &lt;= #1.0 ( 9'b011001000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
77081                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut3320( .I( LowSij ^ 9'b011001000 ) , .O( u_aa56 ) );
77082                   	rsnoc_z_T_C_S_C_L_R_Co_I9o3 uco( .I( Sij &amp; { 3 { Req }  } ) , .O( u_686c ) );
77083                   	assign Sys_Pwr_Idle = 1'b1;
77084                   	assign Sys_Pwr_WakeUp = 1'b0;
77085                   	assign Vld = ( | Req );
77086                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
77087                   	// synopsys translate_off
77088                   	// synthesis translate_off
77089                   	always @( posedge Sys_Clk )
77090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
77092      <font color = "grey">unreachable  </font>				dontStop = 0;
77093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
77096      <font color = "grey">unreachable  </font>					$stop;
77097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77099                   	// synthesis translate_on
77100                   	// synopsys translate_on
77101                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
77102                   	// synopsys translate_off
77103                   	// synthesis translate_off
77104                   	always @( posedge Sys_Clk )
77105      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77106      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
77107      <font color = "grey">unreachable  </font>				dontStop = 0;
77108      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77109      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77110      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
77111      <font color = "grey">unreachable  </font>					$stop;
77112                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77113                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_33349_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod757.html#inst_tag_33349" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_USB_axi_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">36</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">36</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33349_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod757.html#inst_tag_33349" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_USB_axi_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77071</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77071      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77072      			PrvReq <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77073      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77074      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77077      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77078      			LowSij <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
77079      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77080      			LowSij <= #1.0 ( 9'b011001000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33350'>
<a name="inst_tag_33350_Line"></a>
<b>Line Coverage for Instance : <a href="mod757.html#inst_tag_33350" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_ddr_axil_s0_T.us5205c437</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77071</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77090</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77105</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
77070                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77071      1/1          		if ( ! Sys_Clk_RstN )
77072      1/1          			PrvReq &lt;= #1.0 ( 3'b0 );
77073      1/1          		else if ( Ce )
77074      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
77075                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut33( .I( Set ) , .O( Clr ) );
77076                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77077      1/1          		if ( ! Sys_Clk_RstN )
77078      1/1          			LowSij &lt;= #1.0 ( 9'b0 );
77079      1/1          		else if ( Ce )
77080      1/1          			LowSij &lt;= #1.0 ( 9'b011001000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
77081                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut3320( .I( LowSij ^ 9'b011001000 ) , .O( u_aa56 ) );
77082                   	rsnoc_z_T_C_S_C_L_R_Co_I9o3 uco( .I( Sij &amp; { 3 { Req }  } ) , .O( u_686c ) );
77083                   	assign Sys_Pwr_Idle = 1'b1;
77084                   	assign Sys_Pwr_WakeUp = 1'b0;
77085                   	assign Vld = ( | Req );
77086                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
77087                   	// synopsys translate_off
77088                   	// synthesis translate_off
77089                   	always @( posedge Sys_Clk )
77090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
77092      <font color = "grey">unreachable  </font>				dontStop = 0;
77093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
77096      <font color = "grey">unreachable  </font>					$stop;
77097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77099                   	// synthesis translate_on
77100                   	// synopsys translate_on
77101                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
77102                   	// synopsys translate_off
77103                   	// synthesis translate_off
77104                   	always @( posedge Sys_Clk )
77105      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77106      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
77107      <font color = "grey">unreachable  </font>				dontStop = 0;
77108      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77109      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77110      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
77111      <font color = "grey">unreachable  </font>					$stop;
77112                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77113                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_33350_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod757.html#inst_tag_33350" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_ddr_axil_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">36</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">36</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33350_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod757.html#inst_tag_33350" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_ddr_axil_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77071</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77071      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77072      			PrvReq <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77073      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77074      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77077      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77078      			LowSij <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
77079      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77080      			LowSij <= #1.0 ( 9'b011001000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33351'>
<a name="inst_tag_33351_Line"></a>
<b>Line Coverage for Instance : <a href="mod757.html#inst_tag_33351" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_gbe_apb_s0_T.us5205c437</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77071</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77090</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77105</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
77070                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77071      1/1          		if ( ! Sys_Clk_RstN )
77072      1/1          			PrvReq &lt;= #1.0 ( 3'b0 );
77073      1/1          		else if ( Ce )
77074      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
77075                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut33( .I( Set ) , .O( Clr ) );
77076                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77077      1/1          		if ( ! Sys_Clk_RstN )
77078      1/1          			LowSij &lt;= #1.0 ( 9'b0 );
77079      1/1          		else if ( Ce )
77080      1/1          			LowSij &lt;= #1.0 ( 9'b011001000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
77081                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut3320( .I( LowSij ^ 9'b011001000 ) , .O( u_aa56 ) );
77082                   	rsnoc_z_T_C_S_C_L_R_Co_I9o3 uco( .I( Sij &amp; { 3 { Req }  } ) , .O( u_686c ) );
77083                   	assign Sys_Pwr_Idle = 1'b1;
77084                   	assign Sys_Pwr_WakeUp = 1'b0;
77085                   	assign Vld = ( | Req );
77086                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
77087                   	// synopsys translate_off
77088                   	// synthesis translate_off
77089                   	always @( posedge Sys_Clk )
77090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
77092      <font color = "grey">unreachable  </font>				dontStop = 0;
77093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
77096      <font color = "grey">unreachable  </font>					$stop;
77097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77099                   	// synthesis translate_on
77100                   	// synopsys translate_on
77101                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
77102                   	// synopsys translate_off
77103                   	// synthesis translate_off
77104                   	always @( posedge Sys_Clk )
77105      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77106      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
77107      <font color = "grey">unreachable  </font>				dontStop = 0;
77108      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77109      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77110      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
77111      <font color = "grey">unreachable  </font>					$stop;
77112                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77113                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_33351_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod757.html#inst_tag_33351" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_gbe_apb_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">36</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">36</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33351_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod757.html#inst_tag_33351" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_gbe_apb_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77071</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77071      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77072      			PrvReq <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77073      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77074      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77077      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77078      			LowSij <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
77079      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77080      			LowSij <= #1.0 ( 9'b011001000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33352'>
<a name="inst_tag_33352_Line"></a>
<b>Line Coverage for Instance : <a href="mod757.html#inst_tag_33352" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_DMA_apb_s0_T.us5205c437</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77071</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77090</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77105</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
77070                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77071      1/1          		if ( ! Sys_Clk_RstN )
77072      1/1          			PrvReq &lt;= #1.0 ( 3'b0 );
77073      1/1          		else if ( Ce )
77074      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
77075                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut33( .I( Set ) , .O( Clr ) );
77076                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77077      1/1          		if ( ! Sys_Clk_RstN )
77078      1/1          			LowSij &lt;= #1.0 ( 9'b0 );
77079      1/1          		else if ( Ce )
77080      1/1          			LowSij &lt;= #1.0 ( 9'b011001000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
77081                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut3320( .I( LowSij ^ 9'b011001000 ) , .O( u_aa56 ) );
77082                   	rsnoc_z_T_C_S_C_L_R_Co_I9o3 uco( .I( Sij &amp; { 3 { Req }  } ) , .O( u_686c ) );
77083                   	assign Sys_Pwr_Idle = 1'b1;
77084                   	assign Sys_Pwr_WakeUp = 1'b0;
77085                   	assign Vld = ( | Req );
77086                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
77087                   	// synopsys translate_off
77088                   	// synthesis translate_off
77089                   	always @( posedge Sys_Clk )
77090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
77092      <font color = "grey">unreachable  </font>				dontStop = 0;
77093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
77096      <font color = "grey">unreachable  </font>					$stop;
77097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77099                   	// synthesis translate_on
77100                   	// synopsys translate_on
77101                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
77102                   	// synopsys translate_off
77103                   	// synthesis translate_off
77104                   	always @( posedge Sys_Clk )
77105      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77106      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
77107      <font color = "grey">unreachable  </font>				dontStop = 0;
77108      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77109      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77110      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
77111      <font color = "grey">unreachable  </font>					$stop;
77112                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77113                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_33352_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod757.html#inst_tag_33352" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_DMA_apb_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">36</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">36</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33352_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod757.html#inst_tag_33352" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch_main.Mux_DMA_apb_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77071</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77071      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77072      			PrvReq <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77073      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77074      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77077      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77078      			LowSij <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
77079      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77080      			LowSij <= #1.0 ( 9'b011001000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_33353'>
<a name="inst_tag_33353_Line"></a>
<b>Line Coverage for Instance : <a href="mod757.html#inst_tag_33353" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch12_main.Mux_FCB_apb_s0_T.us5205c437</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>8</td><td>8</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77071</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>77077</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77090</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>77105</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
77070                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77071      1/1          		if ( ! Sys_Clk_RstN )
77072      1/1          			PrvReq &lt;= #1.0 ( 3'b0 );
77073      1/1          		else if ( Ce )
77074      1/1          			PrvReq &lt;= #1.0 ( ReqArbIn &amp; ~ UpdGnt );
                        MISSING_ELSE
77075                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut33( .I( Set ) , .O( Clr ) );
77076                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
77077      1/1          		if ( ! Sys_Clk_RstN )
77078      1/1          			LowSij &lt;= #1.0 ( 9'b0 );
77079      1/1          		else if ( Ce )
77080      1/1          			LowSij &lt;= #1.0 ( 9'b011001000 &amp; ~ Clr &amp; ( Set | LowSij ) );
                        MISSING_ELSE
77081                   	rsnoc_z_T_C_S_C_L_R_T_N33 ut3320( .I( LowSij ^ 9'b011001000 ) , .O( u_aa56 ) );
77082                   	rsnoc_z_T_C_S_C_L_R_Co_I9o3 uco( .I( Sij &amp; { 3 { Req }  } ) , .O( u_686c ) );
77083                   	assign Sys_Pwr_Idle = 1'b1;
77084                   	assign Sys_Pwr_WakeUp = 1'b0;
77085                   	assign Vld = ( | Req );
77086                   	assign IllReq = ( | ( ~ ReqArbIn &amp; PrvReq ) );
77087                   	// synopsys translate_off
77088                   	// synthesis translate_off
77089                   	always @( posedge Sys_Clk )
77090      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77091      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllReq ) !== 1'b0 ) begin
77092      <font color = "grey">unreachable  </font>				dontStop = 0;
77093      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77094      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77095      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: ReqArbIn retractation.&quot; );
77096      <font color = "grey">unreachable  </font>					$stop;
77097                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77098                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
77099                   	// synthesis translate_on
77100                   	// synopsys translate_on
77101                   	assign DeadLock = ( | Req ) &amp; ~ ( | Gnt );
77102                   	// synopsys translate_off
77103                   	// synthesis translate_off
77104                   	always @( posedge Sys_Clk )
77105      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
77106      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( DeadLock ) !== 1'b0 ) begin
77107      <font color = "grey">unreachable  </font>				dontStop = 0;
77108      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
77109      <font color = "grey">unreachable  </font>				if (!dontStop) begin
77110      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;FIFO selector: DeadLock detected =&gt; Req without Grant.&quot; );
77111      <font color = "grey">unreachable  </font>					$stop;
77112                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
77113                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_33353_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod757.html#inst_tag_33353" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch12_main.Mux_FCB_apb_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">40</td>
<td class="rt">36</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">12</td>
<td class="rt">85.71 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">40</td>
<td class="rt">36</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">20</td>
<td class="rt">18</td>
<td class="rt">90.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Req[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ReqArbIn[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_33353_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod757.html#inst_tag_33353" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch12_main.Mux_FCB_apb_s0_T.us5205c437</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">6</td>
<td class="rt">6</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77071</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">77077</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77071      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77072      			PrvReq <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
77073      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77074      			PrvReq <= #1.0 ( ReqArbIn & ~ UpdGnt );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
77077      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
77078      			LowSij <= #1.0 ( 9'b0 );
           <font color = "green">			==></font>
77079      		else if ( Ce )
           		     <font color = "green">-2-</font>  
77080      			LowSij <= #1.0 ( 9'b011001000 & ~ Clr & ( Set | LowSij ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_33347">
    <li>
      <a href="#inst_tag_33347_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33347_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33347_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_33348">
    <li>
      <a href="#inst_tag_33348_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33348_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33348_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_33349">
    <li>
      <a href="#inst_tag_33349_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33349_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33349_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_33350">
    <li>
      <a href="#inst_tag_33350_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33350_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33350_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_33351">
    <li>
      <a href="#inst_tag_33351_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33351_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33351_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_33352">
    <li>
      <a href="#inst_tag_33352_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33352_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33352_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_33353">
    <li>
      <a href="#inst_tag_33353_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_33353_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_33353_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_A_S_5205c437_R3">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
