# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 9\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:11+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: fr_FR\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPU/gfx8_hwreg.rst:11
msgid "hwreg"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:13
msgid "Bits of a hardware register being accessed."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:15
msgid "The bits of this operand have the following meaning:"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:18
msgid "Bits"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:18 ../../../AMDGPU/gfx8_hwreg.rst:28
#: ../../../AMDGPU/gfx8_hwreg.rst:41
msgid "Description"
msgstr "Description"

#: ../../../AMDGPU/gfx8_hwreg.rst:20
msgid "5:0"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:20
msgid "Register *id*."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:21
msgid "10:6"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:21
msgid "First bit *offset* (0..31)."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:22
msgid "15:11"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:22
msgid "*Size* in bits (1..32)."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:25
msgid ""
"This operand may be specified as a positive 16-bit :ref:"
"`integer_number<amdgpu_synid_integer_number>` or using the syntax described "
"below."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:28
msgid "Syntax"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:30
msgid "hwreg({0..63})"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:30
msgid "All bits of a register indicated by its *id*."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:31
msgid "hwreg(<*name*>)"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:31
msgid "All bits of a register indicated by its *name*."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:32
msgid "hwreg({0..63}, {0..31}, {1..32})"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:32
msgid ""
"Register bits indicated by register *id*, first bit *offset* and *size*."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:33
msgid "hwreg(<*name*>, {0..31}, {1..32})"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:33
msgid ""
"Register bits indicated by register *name*, first bit *offset* and *size*."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:36
msgid ""
"Register *id*, *offset* and *size* must be specified as positive :ref:"
"`integer numbers<amdgpu_synid_integer_number>`."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:38
msgid "Defined register *names* include:"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:41
msgid "Name"
msgstr "Nom"

#: ../../../AMDGPU/gfx8_hwreg.rst:43
msgid "HW_REG_MODE"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:43
msgid "Shader writeable mode bits."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:44
msgid "HW_REG_STATUS"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:44
msgid "Shader read-only status."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:45
msgid "HW_REG_TRAPSTS"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:45
msgid "Trap status."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:46
msgid "HW_REG_HW_ID"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:46
msgid "Id of wave, simd, compute unit, etc."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:47
msgid "HW_REG_GPR_ALLOC"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:47
msgid "Per-wave SGPR and VGPR allocation."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:48
msgid "HW_REG_LDS_ALLOC"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:48
msgid "Per-wave LDS allocation."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:49
msgid "HW_REG_IB_STS"
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:49
msgid "Counters of outstanding instructions."
msgstr ""

#: ../../../AMDGPU/gfx8_hwreg.rst:52
msgid "Examples:"
msgstr ""
