{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703425257886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703425257887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 24 15:40:57 2023 " "Processing started: Sun Dec 24 15:40:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703425257887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703425257887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TreeMultiplier -c TreeMultiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off TreeMultiplier -c TreeMultiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703425257887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1703425258564 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1703425258564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmseq.v 1 1 " "Found 1 design units, including 1 entities, in source file tmseq.v" { { "Info" "ISGN_ENTITY_NAME" "1 TMSeq " "Found entity 1: TMSeq" {  } { { "TMSeq.v" "" { Text "C:/Users/sofa5/Desktop/VLSI/Multipliers/Tree Multiplier/TMSeq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703425268474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703425268474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regn.v 1 1 " "Found 1 design units, including 1 entities, in source file regn.v" { { "Info" "ISGN_ENTITY_NAME" "1 regN " "Found entity 1: regN" {  } { { "regN.v" "" { Text "C:/Users/sofa5/Desktop/VLSI/Multipliers/Tree Multiplier/regN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703425268478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703425268478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.v" "" { Text "C:/Users/sofa5/Desktop/VLSI/Multipliers/Tree Multiplier/FullAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703425268480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703425268480 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit CRAdder_64.v(16) " "Verilog HDL Declaration warning at CRAdder_64.v(16): \"bit\" is SystemVerilog-2005 keyword" {  } { { "CRAdder_64.v" "" { Text "C:/Users/sofa5/Desktop/VLSI/Multipliers/Tree Multiplier/CRAdder_64.v" 16 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1703425268483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cradder_64.v 1 1 " "Found 1 design units, including 1 entities, in source file cradder_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 CRAdder_64 " "Found entity 1: CRAdder_64" {  } { { "CRAdder_64.v" "" { Text "C:/Users/sofa5/Desktop/VLSI/Multipliers/Tree Multiplier/CRAdder_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703425268484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703425268484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bwadder.v 1 1 " "Found 1 design units, including 1 entities, in source file bwadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 BWAdder " "Found entity 1: BWAdder" {  } { { "BWAdder.v" "" { Text "C:/Users/sofa5/Desktop/VLSI/Multipliers/Tree Multiplier/BWAdder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703425268485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703425268485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tm.v 1 1 " "Found 1 design units, including 1 entities, in source file tm.v" { { "Info" "ISGN_ENTITY_NAME" "1 TM " "Found entity 1: TM" {  } { { "TM.v" "" { Text "C:/Users/sofa5/Desktop/VLSI/Multipliers/Tree Multiplier/TM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703425268488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1703425268488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TMSeq " "Elaborating entity \"TMSeq\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1703425268545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN regN:regA " "Elaborating entity \"regN\" for hierarchy \"regN:regA\"" {  } { { "TMSeq.v" "regA" { Text "C:/Users/sofa5/Desktop/VLSI/Multipliers/Tree Multiplier/TMSeq.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703425268589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TM TM:multiplier " "Elaborating entity \"TM\" for hierarchy \"TM:multiplier\"" {  } { { "TMSeq.v" "multiplier" { Text "C:/Users/sofa5/Desktop/VLSI/Multipliers/Tree Multiplier/TMSeq.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703425268601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BWAdder TM:multiplier\|BWAdder:level1\[0\].adder " "Elaborating entity \"BWAdder\" for hierarchy \"TM:multiplier\|BWAdder:level1\[0\].adder\"" {  } { { "TM.v" "level1\[0\].adder" { Text "C:/Users/sofa5/Desktop/VLSI/Multipliers/Tree Multiplier/TM.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703425268842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CRAdder_64 TM:multiplier\|CRAdder_64:CRAdd " "Elaborating entity \"CRAdder_64\" for hierarchy \"TM:multiplier\|CRAdder_64:CRAdd\"" {  } { { "TM.v" "CRAdd" { Text "C:/Users/sofa5/Desktop/VLSI/Multipliers/Tree Multiplier/TM.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703425268873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder TM:multiplier\|CRAdder_64:CRAdd\|FullAdder:bit0 " "Elaborating entity \"FullAdder\" for hierarchy \"TM:multiplier\|CRAdder_64:CRAdd\|FullAdder:bit0\"" {  } { { "CRAdder_64.v" "bit0" { Text "C:/Users/sofa5/Desktop/VLSI/Multipliers/Tree Multiplier/CRAdder_64.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703425268887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN regN:outA " "Elaborating entity \"regN\" for hierarchy \"regN:outA\"" {  } { { "TMSeq.v" "outA" { Text "C:/Users/sofa5/Desktop/VLSI/Multipliers/Tree Multiplier/TMSeq.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703425268911 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1703425285716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1703425293414 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1703425293414 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3608 " "Implemented 3608 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1703425293833 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1703425293833 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3478 " "Implemented 3478 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1703425293833 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1703425293833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703425293859 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 24 15:41:33 2023 " "Processing ended: Sun Dec 24 15:41:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703425293859 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703425293859 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703425293859 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1703425293859 ""}
