//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-27506705
// Cuda compilation tools, release 10.2, V10.2.89
// Based on LLVM 3.4svn
//

.version 6.5
.target sm_30
.address_size 64

	// .globl	sumReduction
.extern .shared .align 8 .b8 partial_sum[];

.visible .entry sumReduction(
	.param .u64 sumReduction_param_0,
	.param .u64 sumReduction_param_1
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<19>;
	.reg .f64 	%fd<6>;
	.reg .b64 	%rd<9>;


	ld.param.u64 	%rd2, [sumReduction_param_0];
	ld.param.u64 	%rd1, [sumReduction_param_1];
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %tid.x;
	mad.lo.s32 	%r7, %r1, %r2, %r3;
	cvta.to.global.u64 	%rd3, %rd2;
	mul.wide.s32 	%rd4, %r7, 8;
	add.s64 	%rd5, %rd3, %rd4;
	ld.global.f64 	%fd1, [%rd5];
	shl.b32 	%r8, %r3, 3;
	mov.u32 	%r9, partial_sum;
	add.s32 	%r10, %r9, %r8;
	st.shared.f64 	[%r10], %fd1;
	bar.sync 	0;
	mov.u32 	%r18, 1;
	setp.lt.u32	%p1, %r1, 2;
	@%p1 bra 	BB0_4;

BB0_1:
	shl.b32 	%r5, %r18, 1;
	mul.lo.s32 	%r6, %r5, %r3;
	setp.ge.u32	%p2, %r6, %r1;
	@%p2 bra 	BB0_3;

	add.s32 	%r12, %r6, %r18;
	shl.b32 	%r13, %r12, 3;
	add.s32 	%r15, %r9, %r13;
	shl.b32 	%r16, %r6, 3;
	add.s32 	%r17, %r9, %r16;
	ld.shared.f64 	%fd2, [%r17];
	ld.shared.f64 	%fd3, [%r15];
	add.f64 	%fd4, %fd3, %fd2;
	st.shared.f64 	[%r17], %fd4;

BB0_3:
	bar.sync 	0;
	setp.lt.u32	%p3, %r5, %r1;
	mov.u32 	%r18, %r5;
	@%p3 bra 	BB0_1;

BB0_4:
	setp.ne.s32	%p4, %r3, 0;
	@%p4 bra 	BB0_6;

	ld.shared.f64 	%fd5, [partial_sum];
	cvta.to.global.u64 	%rd6, %rd1;
	mul.wide.u32 	%rd7, %r2, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.f64 	[%rd8], %fd5;

BB0_6:
	ret;
}


