Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Aug  1 15:00:57 2022
| Host         : DESKTOP-NHSH7S2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Exercice2_bd_wrapper_control_sets_placed.rpt
| Design       : Exercice2_bd_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   415 |
|    Minimum number of control sets                        |   415 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1408 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   415 |
| >= 0 to < 4        |   120 |
| >= 4 to < 6        |    29 |
| >= 6 to < 8        |    21 |
| >= 8 to < 10       |    49 |
| >= 10 to < 12      |    28 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |    11 |
| >= 16              |   139 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             773 |          288 |
| No           | No                    | Yes                    |             194 |           65 |
| No           | Yes                   | No                     |             481 |          242 |
| Yes          | No                    | No                     |            3338 |          932 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1310 |          369 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                    |                                                                                                            Enable Signal                                                                                                            |                                                                Set/Reset Signal                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                         |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                         |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/icmp_ln659_reg_16070                                                                                                                                                |                                                                                                                                               |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                        |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/bPassThruHcr2_c_U/U_bd_f134_hsc_0_fifo_w1_d6_S_ram/shiftReg_ce                                                                                                                               |                                                                                                                                               |                1 |              1 |         1.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                        |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                        |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/bPassThruVcr_c_U/U_bd_f134_hsc_0_fifo_w1_d7_S_ram/shiftReg_ce                                                                                                                                |                                                                                                                                               |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/testPatternGenerator_0/U0/lineCpt0                                                                                                                                                                                   |                                                                                                                                               |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                        |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                        |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                  |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                         |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                |                1 |              1 |         1.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                       |                1 |              1 |         1.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                       |                1 |              1 |         1.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                 |                1 |              1 |         1.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                |                1 |              1 |         1.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                |                1 |              1 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_int_0                                                               |                1 |              2 |         2.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                    |                1 |              2 |         2.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/p_6_in                                                                                                                                                                 |                                                                                                                                               |                2 |              2 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/p_6_in                                                                                                                                                               |                                                                                                                                               |                2 |              2 |         1.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en  |                                                                                                                                               |                1 |              2 |         2.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in          |                                                                                                                                               |                1 |              2 |         2.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                   |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                   |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                   |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/testPatternGenerator_0/U0/FSM_onehot_current_state[0]_i_2_n_4                                                                  |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                           |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                   |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol          |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                             |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                   |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                   |                1 |              3 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                   |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                    |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                    |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                    |                1 |              3 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                   |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                           |                1 |              3 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                   |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                           |                1 |              3 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                  |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                           |                1 |              3 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                  |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                           |                1 |              3 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                           |                1 |              3 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                           |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                           |                1 |              3 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                           |                1 |              3 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                         |                1 |              3 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                  |                1 |              3 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                           |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                            |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                  |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/m_sc_xpm_cdc_async_rst_inst/reset_pol                                  |                1 |              3 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/start_for_v_vcresampler_core_U0_U/E[0]                                                                                                                                                       | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                1 |              4 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                |                1 |              4 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                 |                1 |              4 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                  | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                1 |              4 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                            |                2 |              4 |         2.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                1 |              4 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/rst_axis/U0/EXT_LPF/lpf_int                                                                                     |                1 |              4 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/mapComp_U/bd_f134_hsc_0_MultiPixStream2AXIvideo_mapComp_rom_U/E[0]                                                                                                |                                                                                                                                               |                2 |              4 |         2.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                               |                3 |              4 |         1.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                      |                1 |              4 |         4.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                  |                2 |              4 |         2.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                            |                2 |              4 |         2.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                         |                2 |              4 |         2.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/bPassThruHcr2_c_U/mOutPtr[3]_i_1_n_4                                                                                                                                                         | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                1 |              4 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                 |                2 |              4 |         2.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                           | Exercice2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                        |                1 |              4 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/ap_enable_reg_pp0_iter00                                                                                                                                               |                                                                                                                                               |                4 |              4 |         1.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_4                                                                                                                         | Exercice2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                      |                1 |              4 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/E[0]                                                                                                                                                                   | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                1 |              4 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/internal_empty_n_reg[0]                                                                                                                                             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                1 |              5 |         5.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/icmp_ln659_reg_1607_reg[0]_1[0]                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                1 |              5 |         5.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/p_8_in                                                                                                                                                                 |                                                                                                                                               |                3 |              5 |         1.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_f134_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/ap_CS_fsm_reg[4]                                | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                1 |              5 |         5.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/OutputWriteEn_reg_2086_reg[0]_0[0]                                                                                                                                  | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                2 |              5 |         2.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/E[0]                                                                                                                                                                   | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                1 |              5 |         5.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/stream_in_U/mOutPtr[4]_i_1_n_4                                                                                                                                                               | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                1 |              5 |         5.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/E[0]                                                                                                                                                                | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                2 |              5 |         2.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/SrcYUV_U/mOutPtr[4]_i_1_n_4                                                                                                                                                                  | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                2 |              5 |         2.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/internal_empty_n_reg[0]                                                                                                                                                | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                1 |              5 |         5.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                              | Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_4                                                   |                1 |              6 |         6.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                               | Exercice2_bd_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_4                                                    |                1 |              6 |         6.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                      | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/areset_r                                               |                1 |              6 |         6.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state                                                          | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/areset_r                                                |                2 |              6 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                   | Exercice2_bd_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                      |                1 |              6 |         6.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                      | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/areset_r                                               |                1 |              6 |         6.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state                                                          | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/areset_r                                                |                1 |              6 |         6.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                  |                                                                                                                                               |                2 |              6 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                       | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/areset_r                                                |                1 |              6 |         6.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/rst_axis/U0/SEQ/seq_cnt_en                                                                                                                                                                            | Exercice2_bd_i/v_proc_ss_0/U0/rst_axis/U0/SEQ/SEQ_COUNTER/clear                                                                               |                1 |              6 |         6.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                   |                1 |              6 |         6.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                   | Exercice2_bd_i/smartconnect_0/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                      |                1 |              6 |         6.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                3 |              7 |         2.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/i_reg_5220                                                                                                                                                          | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/i_reg_522                                                                     |                3 |              7 |         2.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/i_reg_4240                                                                                                                                                          | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/i_reg_424                                                                     |                3 |              7 |         2.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/indvar_flatten_reg_5110                                                                                                                                             |                                                                                                                                               |                3 |              7 |         2.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_5_U/bd_f134_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/cmp81_i_reg_2095_reg[0]                                                                 | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                4 |              7 |         1.75 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/indvar_flatten_reg_4130                                                                                                                                             |                                                                                                                                               |                2 |              7 |         3.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/p_8_in                                                                                                                                                               |                                                                                                                                               |                4 |              7 |         1.75 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[6]_i_1_n_4                                                                                                    | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                            |                3 |              7 |         2.33 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[31]_i_1_n_4                                                                                                | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                            |                3 |              7 |         2.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/ret_fu_1361                                                                                                                                                            |                                                                                                                                               |                2 |              8 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_hsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/E[0]                                                                                      |                                                                                                                                               |                2 |              8 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt                                                                                                                                                                         | Exercice2_bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                  |                2 |              8 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_4                                                                                                                                           | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                2 |              8 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/Q[0]                                                                                                                                                              |                                                                                                                                               |                4 |              8 |         2.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ColorMode[7]_i_1_n_4                                                                                                                                                        | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                2 |              8 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_ColorModeOut[7]_i_1_n_4                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                3 |              8 |         2.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/p_7_in                                                                                                                                                                 |                                                                                                                                               |                3 |              8 |         2.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_4                                                                                                                                          | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                2 |              8 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_4                                                                                                                                          | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                1 |              8 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_4                                                                                                                                          | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                2 |              8 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/p_1_in                                                                                                                                                                 |                                                                                                                                               |                5 |              8 |         1.60 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_4                                                                                                                                          | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                2 |              8 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_4                                                                                                                                          | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                1 |              8 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_4                                                                                                                                          | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                1 |              8 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_4                                                                                                                                           | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                1 |              8 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                        | Exercice2_bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                  |                2 |              8 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_4                                                                                                                                          | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                1 |              8 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_4                                                                                                                                          | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                1 |              8 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_4                                                                                                                                          | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                2 |              8 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_4                                                                                                                                           | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                2 |              8 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                     | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                2 |              8 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/filt_res1_fu_84                                                                                                                                                        |                                                                                                                                               |                3 |              8 |         2.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                    | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                2 |              8 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                    | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                2 |              8 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_U/bd_f134_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/p_30_in                                                                                   | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_0_3_i_reg_319[7]_i_1_n_4                   |                1 |              8 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/bPassThruHcr1_channel_U/U_bd_f134_hsc_0_fifo_w1_d2_S_ram/E[0]                                                                                                                                |                                                                                                                                               |                1 |              8 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_1_U/bd_f134_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U/E[0]                                                                                      |                                                                                                                                               |                3 |              8 |         2.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_1_U/bd_f134_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/WEA[0]                                                                                    |                                                                                                                                               |                4 |              8 |         2.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/ColorMode_vcr_c_U/U_bd_f134_vsc_0_fifo_w8_d3_S_ram/shiftReg_ce                                                                                                                               |                                                                                                                                               |                1 |              8 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/ColorMode_vcr_c19_U/U_bd_f134_vsc_0_fifo_w8_d3_S_ram/shiftReg_ce                                                                                                                             |                                                                                                                                               |                1 |              8 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                              |                                                                                                                                               |                1 |              8 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_ColorMode[7]_i_1_n_4                                                                                                                                                        | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                1 |              8 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/Q[0]                                                                                                                                                              |                                                                                                                                               |                1 |              8 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/mpix_cb_val_V_0_0_fu_84                                                                                                                                              |                                                                                                                                               |                2 |              8 |         4.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_4                                                                                              | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                     |                3 |              8 |         2.67 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_4                                                                                                   | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                            |                3 |              8 |         2.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/mpix_cr_val_V_0_0_fu_88                                                                                                                                              |                                                                                                                                               |                1 |              8 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                    | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                2 |              8 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                |                3 |              8 |         2.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                |                3 |              8 |         2.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0] |                3 |              9 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_reg_ap_uint_9_s_fu_759/ap_ce_reg                                                                                                                                |                                                                                                                                               |                3 |              9 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                                                                                | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_4               |                4 |              9 |         2.25 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/add_ln1346_1_reg_9610                                                                                                                                                  |                                                                                                                                               |                3 |              9 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/testPatternGenerator_0/U0/lineCpt0                                                                                                                                                                                   | Exercice2_bd_i/testPatternGenerator_0/U0/lineCpt[9]_i_1_n_4                                                                                   |                2 |              9 |         4.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/add_ln1346_1_reg_574[8]_i_1_n_4                                                                                                                                        |                                                                                                                                               |                4 |              9 |         2.25 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ArrayLoc_0_reg_16160                                                                                                                                                |                                                                                                                                               |                3 |              9 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_4                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                            |                3 |              9 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/gen_pntr_flags_cc.gen_full_rst_val.ram_full_n_reg[0]                                                                      |                                                                                                                                               |                2 |             10 |         5.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_4                                                             |                4 |             10 |         2.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/Q[1]                                                                                                                                                              |                                                                                                                                               |                2 |             10 |         5.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/Q[1]                                                                                                                                                              |                                                                                                                                               |                3 |             10 |         3.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/clk_wiz_0/inst/locked                                                                                                                                                                                                | Exercice2_bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                         |                6 |             10 |         1.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                      |                                                                                                                                               |                2 |             10 |         5.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state9                                                                                                                                                  | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/i_1_reg_202                                                                 |                3 |             10 |         3.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |                4 |             10 |         2.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_CS_fsm_state5                                                                                                                                                    |                                                                                                                                               |                4 |             10 |         2.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/HwReg_HeightOut_c_U/U_bd_f134_vsc_0_fifo_w10_d4_S_ram/shiftReg_ce                                                                                                                            |                                                                                                                                               |                2 |             10 |         5.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ap_CS_fsm_state20                                                                                                                                                   | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/y_reg_446                                                                     |                4 |             10 |         2.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/Q[1]                                                                                                                                                                |                                                                                                                                               |                3 |             10 |         3.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state7                                                                                                                                                  | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/i_reg_169                                                                   |                2 |             10 |         5.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state10                                                                                                                                                 | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/i_reg_226                                                                   |                2 |             10 |         5.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_addr_reg_5520                                                                                                                                        |                                                                                                                                               |                4 |             11 |         2.75 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state9                                                                                                                                                  | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state3                                                            |                5 |             11 |         2.20 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[4]_2[0]                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/SR[0]                               |                3 |             11 |         3.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_enable_reg_pp1_iter0_reg_0[0]                                                                                          | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm115_out                                                            |                5 |             11 |         2.20 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_addr_reg_21610                                                                                                                                      |                                                                                                                                               |                2 |             11 |         5.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/p_10_in                                                                                                                                                                |                                                                                                                                               |                2 |             11 |         5.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[4]_2[0]                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/p_0_in7_in                                                                  |                2 |             11 |         5.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/testPatternGenerator_0/U0/columnCpt[11]_i_2_n_4                                                                                                                                                                      | Exercice2_bd_i/testPatternGenerator_0/U0/lineCpt0                                                                                             |                3 |             11 |         3.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/ap_CS_fsm_state8                                                                                                                                                       | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/y_reg_297                                                                        |                3 |             11 |         3.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                      | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_NS_fsm117_out                    |                2 |             11 |         5.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/x_reg_6100                                                                                                                                                          | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/x_reg_610                                                                     |                3 |             11 |         3.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/x_2_reg_3080                                                                                                                                                           | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/x_2_reg_308                                                                      |                2 |             11 |         5.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/Q[1]                                                                                                                                                                   |                                                                                                                                               |                3 |             11 |         3.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/x_reg_4570                                                                                                                                                          | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/x_reg_457                                                                     |                5 |             11 |         2.20 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count060_out__0                                                                                                                                                          | Exercice2_bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_4                                                                   |                3 |             12 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/indvar_flatten_reg_5110                                                                                                                                             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/indvar_flatten_reg_511                                                        |                3 |             12 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/aw_hs                                                                                                                                                                           |                                                                                                                                               |                2 |             12 |         6.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                     | Exercice2_bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_4                                                                   |                3 |             12 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                 |                5 |             12 |         2.40 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_f134_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/ap_block_pp1_stage0_subdone                     | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                5 |             12 |         2.40 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                 |                5 |             12 |         2.40 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_4                                                                                         | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                     |                4 |             12 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rvalid_i                                                                                                   | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                     |                4 |             12 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_4                                                                                                | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                            |                4 |             12 |         3.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_4                                                                                                  | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                            |                3 |             12 |         4.00 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                               |                                                                                                                                               |                6 |             12 |         2.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/E[0]                                                                                                                                                                |                                                                                                                                               |                5 |             12 |         2.40 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                               |                                                                                                                                               |                4 |             12 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/indvar_flatten_reg_4130                                                                                                                                             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/indvar_flatten_reg_413                                                        |                4 |             12 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt                                                                                                                                                                        | Exercice2_bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_4                                                                       |                4 |             13 |         3.25 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/p_13_in                                                                                                                                                                |                                                                                                                                               |                4 |             13 |         3.25 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/mac_muladd_8ns_16s_27s_27_4_1_U63/bd_f134_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/ap_CS_fsm_reg[4]                                                            |                                                                                                                                               |                4 |             13 |         3.25 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/Q[1]                                                                                                                                                                   |                                                                                                                                               |                4 |             15 |         3.75 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/x_1_reg_201[14]_i_2_n_4                                                                                                                                                | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/x_1_reg_201                                                                      |                6 |             15 |         2.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/aw_hs                                                                                                                                                                           |                                                                                                                                               |                5 |             15 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/ap_CS_fsm_state7                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/y_reg_167                                                                      |                5 |             15 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/ap_CS_fsm_state7                                                                                                                                                       | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/y_reg_190                                                                        |                5 |             15 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/x_reg_5380                                                                                                                                                             |                                                                                                                                               |                4 |             15 |         3.75 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/ap_CS_fsm_state7                                                                                                                                                       | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/y_reg_187                                                                        |                3 |             15 |         5.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/x_reg_1980                                                                                                                                                             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/x_reg_198                                                                        |                4 |             15 |         3.75 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/Q[0]                                                                                                                                                                 |                                                                                                                                               |                5 |             15 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/x_reg_1780                                                                                                                                                           | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/x_reg_178                                                                      |                4 |             15 |         3.75 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/Q[1]                                                                                                                                                                   |                                                                                                                                               |                5 |             15 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_1_0_U/bd_f134_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in                                                                                      |                                                                                                                                               |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_1_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                          |                                                                                                                                               |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                      |                7 |             16 |         2.29 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/ColorMode_c17_U/U_bd_f134_hsc_0_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                 |                                                                                                                                               |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/ColorMode_c_U/U_bd_f134_hsc_0_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                   |                                                                                                                                               |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_5_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                          |                                                                                                                                               |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_4_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                          |                                                                                                                                               |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/ColorMode_c1_U/U_bd_f134_hsc_0_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                                  |                                                                                                                                               |                3 |             16 |         5.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_3_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                          |                                                                                                                                               |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_c_val_V_0_load_reg_9210                                                                                                                                        |                                                                                                                                               |                3 |             16 |         5.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_2_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                          |                                                                                                                                               |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/FiltCoeff_0_U/bd_f134_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/p_0_in                                                                                          |                                                                                                                                               |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_0_0_U/bd_f134_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_0_0_i_2__4_n_4                                                                 |                                                                                                                                               |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_Width[15]_i_1_n_4                                                                                                                                                           | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_5_0_U/bd_f134_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/ram_reg_0_63_0_0_i_1__3_n_4                                                                 |                                                                                                                                               |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/pixbuf_cb_val_V_3_0_0_fu_124                                                                                                                                         |                                                                                                                                               |                8 |             16 |         2.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_HeightIn[15]_i_1_n_4                                                                                                                                                        | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/select_ln1561_reg_8190                                                                                                                                                 |                                                                                                                                               |                6 |             16 |         2.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_Height[15]_i_1_n_4                                                                                                                                                          | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                3 |             16 |         5.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_HeightOut[15]_i_1_n_4                                                                                                                                                       | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                6 |             16 |         2.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_4_0_U/bd_f134_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in                                                                                      |                                                                                                                                               |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/select_ln1414_1_reg_8090                                                                                                                                             |                                                                                                                                               |                7 |             16 |         2.29 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthIn[15]_i_1_n_4                                                                                                                                                         | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                6 |             16 |         2.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_WidthOut[15]_i_1_n_4                                                                                                                                                        | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_3_0_U/bd_f134_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in                                                                                      |                                                                                                                                               |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/FiltCoeff_2_0_U/bd_f134_hsc_0_hscale_core_polyphase_FiltCoeff_0_0_ram_U/p_0_in                                                                                      |                                                                                                                                               |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/HwReg_ColorMode_c16_U/U_bd_f134_vsc_0_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                           |                                                                                                                                               |                3 |             16 |         5.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/HwReg_ColorMode_c_U/U_bd_f134_vsc_0_fifo_w8_d2_S_ram/shiftReg_ce                                                                                                                             |                                                                                                                                               |                4 |             16 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ReadEn_reg_4690                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ReadEn_reg_469                                                                |                5 |             17 |         3.40 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/ReadEn_1_reg_505[0]_i_1_n_4                                                                                                                                         |                                                                                                                                               |                5 |             17 |         3.40 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/ap_CS_fsm_state1                                                                                                                                                     |                                                                                                                                               |                4 |             17 |         4.25 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                     | Exercice2_bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_3_in                                                                               |                7 |             17 |         2.43 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                |                                                                                                                                               |                6 |             18 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1075]_i_1__0_n_4                                                                                                          |                                                                                                                                               |                4 |             18 |         4.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1075]_i_1_n_4                                                                                                             |                                                                                                                                               |                5 |             18 |         3.60 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/Q[0]                                                                                                                                                                   |                                                                                                                                               |                6 |             18 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/Q[0]                                                                                                                                                                   |                                                                                                                                               |                5 |             18 |         3.60 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/d_read_reg_22_reg[8]_i_3_n_4                                                                                                                                                                 |                                                                                                                                               |                4 |             18 |         4.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                |                                                                                                                                               |                7 |             18 |         2.57 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/linebuf_y_val_V_0_addr_reg_9150                                                                                                                                        |                                                                                                                                               |                5 |             19 |         3.80 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en |                                                                                                                                               |                4 |             19 |         4.75 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in         |                                                                                                                                               |                4 |             19 |         4.75 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en |                                                                                                                                               |                4 |             19 |         4.75 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in         |                                                                                                                                               |                6 |             19 |         3.17 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/HwReg_HeightIn_c17_U/U_bd_f134_vsc_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                                           |                                                                                                                                               |                6 |             20 |         3.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/HwReg_HeightIn_c14_U/U_bd_f134_vsc_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                                           |                                                                                                                                               |                3 |             20 |         6.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/HwReg_HeightIn_c_U/U_bd_f134_vsc_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                                             |                                                                                                                                               |                5 |             20 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/HwReg_HeightOut_c21_U/U_bd_f134_vsc_0_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                                          |                                                                                                                                               |                3 |             20 |         6.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                  | Exercice2_bd_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                5 |             20 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                                         | Exercice2_bd_i/v_proc_ss_0/U0/axis_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                            |                6 |             20 |         3.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state2                                                                                                                                                  |                                                                                                                                               |                5 |             21 |         4.20 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                | Exercice2_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             21 |         3.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                     | Exercice2_bd_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             21 |         3.50 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                     |               10 |             21 |         2.10 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c18_U/U_bd_f134_vsc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                              |                                                                                                                                               |                5 |             22 |         4.40 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c20_U/U_bd_f134_vsc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                              |                                                                                                                                               |                3 |             22 |         7.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c_U/U_bd_f134_vsc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                |                                                                                                                                               |                4 |             22 |         5.50 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                            |               11 |             22 |         2.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/HwReg_Width_c15_U/U_bd_f134_vsc_0_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                              |                                                                                                                                               |                4 |             22 |         5.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/icmp_ln659_reg_1607_reg[0]_0[0]                                                                                                                                     |                                                                                                                                               |                3 |             24 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_B                                                                                                         |                                                                                                                                               |                6 |             24 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_payload_A[23]_i_1__0_n_4                                                                                       |                                                                                                                                               |                7 |             24 |         3.43 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_A                                                                                                         |                                                                                                                                               |                7 |             24 |         3.43 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_payload_B[23]_i_1__0_n_4                                                                                       |                                                                                                                                               |                7 |             24 |         3.43 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_B                                                                                                         |                                                                                                                                               |                6 |             24 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                | Exercice2_bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/locked_reg_1[0]                                                                               |                4 |             24 |         6.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/E[0]                                                                                                                                                                   |                                                                                                                                               |                3 |             24 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_B                                                                                                         |                                                                                                                                               |                7 |             24 |         3.43 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/MultiPixStream2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_A                                                                                                         |                                                                                                                                               |                9 |             24 |         2.67 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/shiftReg_ce                                                                                                                                                            |                                                                                                                                               |                3 |             24 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/shiftReg_ce                                                                                                                                                         |                                                                                                                                               |                3 |             24 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/shiftReg_ce                                                                                                                                                            |                                                                                                                                               |                3 |             24 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_vcresampler_core_U0/v_vcresampler_core_U0_stream_out_422_read                                                                                                                              |                                                                                                                                               |                3 |             24 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm[3]                                                                                                                                                      |                                                                                                                                               |                6 |             24 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[5]_1[0]                                                                                                     |                                                                                                                                               |                4 |             24 |         6.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_enable_reg_pp1_iter0_reg[0]                                                                                            |                                                                                                                                               |               12 |             24 |         2.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[4]_1[0]                                                                                                     |                                                                                                                                               |                4 |             24 |         6.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/p_18_in                                                                                                                   |                                                                                                                                               |               11 |             24 |         2.18 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/shiftReg_ce                                                                                                               |                                                                                                                                               |                3 |             24 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/shiftReg_ce                                                                                                               |                                                                                                                                               |                3 |             24 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/E[0]                                                                                                                                                                 |                                                                                                                                               |                5 |             24 |         4.80 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/v_hcresampler_core_U0_srcImg_read                                                                                                                                      |                                                                                                                                               |                3 |             24 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/shiftReg_ce                                                                                                                                                            |                                                                                                                                               |                3 |             24 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/shiftReg_ce                                                                                                                                                         |                                                                                                                                               |                3 |             24 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/shiftReg_ce                                                                                                                                                          |                                                                                                                                               |                3 |             24 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/B_V_data_1_load_A                                                                                                         |                                                                                                                                               |                6 |             24 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/sof_reg_171_reg[0]                                                                                                        |                                                                                                                                               |               10 |             25 |         2.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/reset_sel_axis/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                      |               10 |             25 |         2.50 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                      |                                                                                                                                               |                7 |             25 |         3.57 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                                                                      |                                                                                                                                               |               13 |             25 |         1.92 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[5][0]                                                                                                       |                                                                                                                                               |                8 |             25 |         3.12 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/ap_NS_fsm[4]                                                                                                                                                      |                                                                                                                                               |                5 |             25 |         5.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/sof_reg_215_reg[0]                                                                                                        |                                                                                                                                               |                5 |             25 |         5.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/axi_data_V_5_ph_reg_338[23]_i_1_n_4                                                                                                                               |                                                                                                                                               |                8 |             25 |         3.12 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_b_0                                                                                                                        |                                                                                                                                               |                5 |             26 |         5.20 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/AXIvideo2MultiPixStream_U0/regslice_both_AXI_video_strm_V_data_V_U/ap_CS_fsm_reg[6][0]                                                                                                       |                                                                                                                                               |                8 |             26 |         3.25 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/axis_register_slice_0/inst/axisc_register_slice_0/gen_AB_reg_slice.payload_a[33]_i_1_n_4                                                                                                              |                                                                                                                                               |                6 |             26 |         4.33 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_f134_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/ap_block_pp1_stage0_subdone                     |                                                                                                                                               |               10 |             30 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/rdata[31]_i_1_n_4                                                                                                                                                               |                                                                                                                                               |                9 |             32 |         3.56 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/rdata[31]_i_1_n_4                                                                                                                                                               |                                                                                                                                               |               18 |             32 |         1.78 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                 |               13 |             32 |         2.46 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/int_LineRate[31]_i_1_n_4                                                                                                                                                        | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                7 |             32 |         4.57 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_4                                                                                            | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                            |                8 |             32 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/HwReg_LineRate_c_U/U_bd_f134_vsc_0_fifo_w32_d4_S_ram/shiftReg_ce                                                                                                                             |                                                                                                                                               |                4 |             32 |         8.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                             | Exercice2_bd_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                   |                8 |             32 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/int_PixelRate[31]_i_1_n_4                                                                                                                                                       | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |                9 |             32 |         3.56 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/rdata_reg[31]_i_11_n_4                                                                                                                                                                       |                                                                                                                                               |                8 |             32 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/ap_block_pp0_stage0_subdone                                                                                                                                            |                                                                                                                                               |                9 |             32 |         3.56 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/rdata_reg[31]_i_6_n_4                                                                                                                                                                        |                                                                                                                                               |                9 |             32 |         3.56 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/ram_reg_0_63_0_0_i_10_n_4                                                                                                                                                                    |                                                                                                                                               |                9 |             32 |         3.56 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/ram_reg_0_63_0_0_i_10_n_4                                                                                                                                                                    |                                                                                                                                               |                8 |             32 |         4.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/rdata_reg[31]_i_5_n_4                                                                                                                                                                        |                                                                                                                                               |                9 |             32 |         3.56 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/axi_rvalid05_out                                                                                                                                              | Exercice2_bd_i/myColorRegister_1/U0/mycolorRegister_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                    |               11 |             32 |         2.91 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                  |                                                                                                                                               |               10 |             33 |         3.30 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/E[0]                                                                        |                                                                                                                                               |               12 |             33 |         2.75 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_4                                                                                                                         |                                                                                                                                               |               11 |             33 |         3.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in          |                                                                                                                                               |                7 |             34 |         4.86 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en  |                                                                                                                                               |                7 |             34 |         4.86 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_4                                                                                                                            |                                                                                                                                               |                9 |             37 |         4.11 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en  |                                                                                                                                               |               10 |             38 |         3.80 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/v_vcresampler_core_U0/Q[0]                                                                                                                                                                   |                                                                                                                                               |               11 |             38 |         3.45 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 | Exercice2_bd_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in          |                                                                                                                                               |                9 |             38 |         4.22 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]                                 |                                                                                                                                               |               10 |             39 |         3.90 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core26_U0/lhs_2_fu_1200                                                                                                                                                        |                                                                                                                                               |               13 |             40 |         3.08 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/gen_ce                                                                                                                                                                     | Exercice2_bd_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_4                                                                   |               23 |             58 |         2.52 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_5_U/bd_f134_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/cmp81_i_reg_2095_reg[0]                                                                 |                                                                                                                                               |               12 |             72 |         6.00 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_5_U/bd_f134_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ce0                                                                                     |                                                                                                                                               |               25 |             72 |         2.88 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_CS_fsm_state1                                                                                                                                                    |                                                                                                                                               |               16 |             73 |         4.56 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/v_hcresampler_core_U0/filt_res1_fu_841                                                                                                                                                       |                                                                                                                                               |               17 |             80 |         4.71 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_enable_reg_pp1_iter00                                                                                                                                            |                                                                                                                                               |               24 |             89 |         3.71 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |               46 |             95 |         2.07 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_CS_fsm_state16                                                                                                                                                   | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/ap_CS_fsm_state4                                                              |               25 |             96 |         3.84 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/CTRL_s_axi_U/SS[0]                                                                                     |               50 |            102 |         2.04 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/PixArray_val_V_1_0_reg_22810                                                                                                                                        |                                                                                                                                               |               38 |            120 |         3.16 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/vsc/inst/vscale_core_polyphase_U0/LineBuf_val_V_0_U/bd_f134_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ce0                                                                                     |                                                                                                                                               |               46 |            120 |         2.61 |
|  Exercice2_bd_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                     |                                                                                                                                               |               41 |            135 |         3.29 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/PixArray_val_V_0_0_fu_1940                                                                                                                                          |                                                                                                                                               |               34 |            144 |         4.24 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             | Exercice2_bd_i/v_proc_ss_0/U0/hsc/inst/hscale_core_polyphase_U0/grp_hscale_polyphase_fu_519/mac_muladd_8ns_16s_27s_27_4_1_U52/bd_f134_hsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U/ap_CS_fsm_reg[4]                                |                                                                                                                                               |               42 |            260 |         6.19 |
|  Exercice2_bd_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                     |                                                                                                                                               |              253 |            644 |         2.55 |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


