Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Sun Feb 26 11:56:23 2017
| Host         : siqingxu-VirtualBox running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file stopwatch_timing_summary_routed.rpt -rpx stopwatch_timing_summary_routed.rpx
| Design       : stopwatch
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.087        0.000                      0                  245        0.191        0.000                      0                  245        4.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.087        0.000                      0                  245        0.191        0.000                      0                  245        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 myfsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/count_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 2.723ns (54.870%)  route 2.240ns (45.130%))
  Logic Levels:           14  (CARRY4=13 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.731     5.334    myfsm/CLK
    SLICE_X87Y91         FDRE                                         r  myfsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  myfsm/FSM_sequential_state_reg[2]/Q
                         net (fo=100, routed)         2.240     8.029    myfsm/state[2]
    SLICE_X88Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.153 r  myfsm/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.153    myfsm/count[0]_i_8_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.686 r  myfsm/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.686    myfsm/count_reg[0]_i_2__2_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.803 r  myfsm/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.803    myfsm/count_reg[4]_i_1__2_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.920 r  myfsm/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.920    myfsm/count_reg[8]_i_1__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  myfsm/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.037    myfsm/count_reg[12]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  myfsm/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.154    myfsm/count_reg[16]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  myfsm/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    myfsm/count_reg[20]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  myfsm/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    myfsm/count_reg[24]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  myfsm/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    myfsm/count_reg[28]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  myfsm/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    myfsm/count_reg[32]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  myfsm/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    myfsm/count_reg[36]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  myfsm/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    myfsm/count_reg[40]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  myfsm/count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.973    myfsm/count_reg[44]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.296 r  myfsm/count_reg[48]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.296    mycounter/FSM_sequential_state_reg[1]_10[1]
    SLICE_X88Y94         FDRE                                         r  mycounter/count_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.612    15.035    mycounter/CLK
    SLICE_X88Y94         FDRE                                         r  mycounter/count_reg[49]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y94         FDRE (Setup_fdre_C_D)        0.109    15.383    mycounter/count_reg[49]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 myfsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/count_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 2.619ns (53.904%)  route 2.240ns (46.096%))
  Logic Levels:           14  (CARRY4=13 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.731     5.334    myfsm/CLK
    SLICE_X87Y91         FDRE                                         r  myfsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  myfsm/FSM_sequential_state_reg[2]/Q
                         net (fo=100, routed)         2.240     8.029    myfsm/state[2]
    SLICE_X88Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.153 r  myfsm/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.153    myfsm/count[0]_i_8_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.686 r  myfsm/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.686    myfsm/count_reg[0]_i_2__2_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.803 r  myfsm/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.803    myfsm/count_reg[4]_i_1__2_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.920 r  myfsm/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.920    myfsm/count_reg[8]_i_1__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  myfsm/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.037    myfsm/count_reg[12]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  myfsm/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.154    myfsm/count_reg[16]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  myfsm/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    myfsm/count_reg[20]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  myfsm/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    myfsm/count_reg[24]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  myfsm/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    myfsm/count_reg[28]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  myfsm/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    myfsm/count_reg[32]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  myfsm/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    myfsm/count_reg[36]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  myfsm/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    myfsm/count_reg[40]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.973 r  myfsm/count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.973    myfsm/count_reg[44]_i_1_n_0
    SLICE_X88Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.192 r  myfsm/count_reg[48]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.192    mycounter/FSM_sequential_state_reg[1]_10[0]
    SLICE_X88Y94         FDRE                                         r  mycounter/count_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.612    15.035    mycounter/CLK
    SLICE_X88Y94         FDRE                                         r  mycounter/count_reg[48]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y94         FDRE (Setup_fdre_C_D)        0.109    15.383    mycounter/count_reg[48]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.192    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 myfsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/count_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 2.606ns (53.780%)  route 2.240ns (46.220%))
  Logic Levels:           13  (CARRY4=12 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.731     5.334    myfsm/CLK
    SLICE_X87Y91         FDRE                                         r  myfsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  myfsm/FSM_sequential_state_reg[2]/Q
                         net (fo=100, routed)         2.240     8.029    myfsm/state[2]
    SLICE_X88Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.153 r  myfsm/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.153    myfsm/count[0]_i_8_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.686 r  myfsm/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.686    myfsm/count_reg[0]_i_2__2_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.803 r  myfsm/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.803    myfsm/count_reg[4]_i_1__2_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.920 r  myfsm/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.920    myfsm/count_reg[8]_i_1__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  myfsm/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.037    myfsm/count_reg[12]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  myfsm/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.154    myfsm/count_reg[16]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  myfsm/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    myfsm/count_reg[20]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  myfsm/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    myfsm/count_reg[24]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  myfsm/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    myfsm/count_reg[28]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  myfsm/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    myfsm/count_reg[32]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  myfsm/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    myfsm/count_reg[36]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  myfsm/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    myfsm/count_reg[40]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.179 r  myfsm/count_reg[44]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.179    mycounter/FSM_sequential_state_reg[1]_9[1]
    SLICE_X88Y93         FDRE                                         r  mycounter/count_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.612    15.035    mycounter/CLK
    SLICE_X88Y93         FDRE                                         r  mycounter/count_reg[45]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y93         FDRE (Setup_fdre_C_D)        0.109    15.383    mycounter/count_reg[45]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.179    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.212ns  (required time - arrival time)
  Source:                 myfsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/count_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 2.598ns (53.704%)  route 2.240ns (46.296%))
  Logic Levels:           13  (CARRY4=12 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.731     5.334    myfsm/CLK
    SLICE_X87Y91         FDRE                                         r  myfsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  myfsm/FSM_sequential_state_reg[2]/Q
                         net (fo=100, routed)         2.240     8.029    myfsm/state[2]
    SLICE_X88Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.153 r  myfsm/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.153    myfsm/count[0]_i_8_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.686 r  myfsm/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.686    myfsm/count_reg[0]_i_2__2_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.803 r  myfsm/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.803    myfsm/count_reg[4]_i_1__2_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.920 r  myfsm/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.920    myfsm/count_reg[8]_i_1__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  myfsm/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.037    myfsm/count_reg[12]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  myfsm/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.154    myfsm/count_reg[16]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  myfsm/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    myfsm/count_reg[20]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  myfsm/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    myfsm/count_reg[24]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  myfsm/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    myfsm/count_reg[28]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  myfsm/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    myfsm/count_reg[32]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  myfsm/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    myfsm/count_reg[36]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  myfsm/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    myfsm/count_reg[40]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.171 r  myfsm/count_reg[44]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.171    mycounter/FSM_sequential_state_reg[1]_9[3]
    SLICE_X88Y93         FDRE                                         r  mycounter/count_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.612    15.035    mycounter/CLK
    SLICE_X88Y93         FDRE                                         r  mycounter/count_reg[47]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y93         FDRE (Setup_fdre_C_D)        0.109    15.383    mycounter/count_reg[47]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  5.212    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 myfsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/count_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 2.522ns (52.965%)  route 2.240ns (47.035%))
  Logic Levels:           13  (CARRY4=12 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.731     5.334    myfsm/CLK
    SLICE_X87Y91         FDRE                                         r  myfsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  myfsm/FSM_sequential_state_reg[2]/Q
                         net (fo=100, routed)         2.240     8.029    myfsm/state[2]
    SLICE_X88Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.153 r  myfsm/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.153    myfsm/count[0]_i_8_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.686 r  myfsm/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.686    myfsm/count_reg[0]_i_2__2_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.803 r  myfsm/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.803    myfsm/count_reg[4]_i_1__2_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.920 r  myfsm/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.920    myfsm/count_reg[8]_i_1__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  myfsm/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.037    myfsm/count_reg[12]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  myfsm/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.154    myfsm/count_reg[16]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  myfsm/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    myfsm/count_reg[20]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  myfsm/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    myfsm/count_reg[24]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  myfsm/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    myfsm/count_reg[28]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  myfsm/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    myfsm/count_reg[32]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  myfsm/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    myfsm/count_reg[36]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  myfsm/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    myfsm/count_reg[40]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.095 r  myfsm/count_reg[44]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.095    mycounter/FSM_sequential_state_reg[1]_9[2]
    SLICE_X88Y93         FDRE                                         r  mycounter/count_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.612    15.035    mycounter/CLK
    SLICE_X88Y93         FDRE                                         r  mycounter/count_reg[46]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y93         FDRE (Setup_fdre_C_D)        0.109    15.383    mycounter/count_reg[46]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  5.288    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 myfsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/count_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.502ns (52.766%)  route 2.240ns (47.234%))
  Logic Levels:           13  (CARRY4=12 LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.731     5.334    myfsm/CLK
    SLICE_X87Y91         FDRE                                         r  myfsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  myfsm/FSM_sequential_state_reg[2]/Q
                         net (fo=100, routed)         2.240     8.029    myfsm/state[2]
    SLICE_X88Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.153 r  myfsm/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.153    myfsm/count[0]_i_8_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.686 r  myfsm/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.686    myfsm/count_reg[0]_i_2__2_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.803 r  myfsm/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.803    myfsm/count_reg[4]_i_1__2_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.920 r  myfsm/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.920    myfsm/count_reg[8]_i_1__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  myfsm/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.037    myfsm/count_reg[12]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  myfsm/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.154    myfsm/count_reg[16]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  myfsm/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    myfsm/count_reg[20]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  myfsm/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    myfsm/count_reg[24]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  myfsm/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    myfsm/count_reg[28]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  myfsm/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    myfsm/count_reg[32]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  myfsm/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    myfsm/count_reg[36]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.856 r  myfsm/count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.856    myfsm/count_reg[40]_i_1_n_0
    SLICE_X88Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.075 r  myfsm/count_reg[44]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.075    mycounter/FSM_sequential_state_reg[1]_9[0]
    SLICE_X88Y93         FDRE                                         r  mycounter/count_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.612    15.035    mycounter/CLK
    SLICE_X88Y93         FDRE                                         r  mycounter/count_reg[44]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X88Y93         FDRE (Setup_fdre_C_D)        0.109    15.383    mycounter/count_reg[44]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.320ns  (required time - arrival time)
  Source:                 myfsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/count_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 2.489ns (52.636%)  route 2.240ns (47.364%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.731     5.334    myfsm/CLK
    SLICE_X87Y91         FDRE                                         r  myfsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  myfsm/FSM_sequential_state_reg[2]/Q
                         net (fo=100, routed)         2.240     8.029    myfsm/state[2]
    SLICE_X88Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.153 r  myfsm/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.153    myfsm/count[0]_i_8_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.686 r  myfsm/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.686    myfsm/count_reg[0]_i_2__2_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.803 r  myfsm/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.803    myfsm/count_reg[4]_i_1__2_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.920 r  myfsm/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.920    myfsm/count_reg[8]_i_1__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  myfsm/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.037    myfsm/count_reg[12]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  myfsm/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.154    myfsm/count_reg[16]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  myfsm/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    myfsm/count_reg[20]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  myfsm/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    myfsm/count_reg[24]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  myfsm/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    myfsm/count_reg[28]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  myfsm/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    myfsm/count_reg[32]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  myfsm/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    myfsm/count_reg[36]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.062 r  myfsm/count_reg[40]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.062    mycounter/FSM_sequential_state_reg[1]_8[1]
    SLICE_X88Y92         FDRE                                         r  mycounter/count_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.611    15.034    mycounter/CLK
    SLICE_X88Y92         FDRE                                         r  mycounter/count_reg[41]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y92         FDRE (Setup_fdre_C_D)        0.109    15.382    mycounter/count_reg[41]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                         -10.062    
  -------------------------------------------------------------------
                         slack                                  5.320    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 myfsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/count_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.721ns  (logic 2.481ns (52.556%)  route 2.240ns (47.444%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.731     5.334    myfsm/CLK
    SLICE_X87Y91         FDRE                                         r  myfsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  myfsm/FSM_sequential_state_reg[2]/Q
                         net (fo=100, routed)         2.240     8.029    myfsm/state[2]
    SLICE_X88Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.153 r  myfsm/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.153    myfsm/count[0]_i_8_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.686 r  myfsm/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.686    myfsm/count_reg[0]_i_2__2_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.803 r  myfsm/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.803    myfsm/count_reg[4]_i_1__2_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.920 r  myfsm/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.920    myfsm/count_reg[8]_i_1__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  myfsm/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.037    myfsm/count_reg[12]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  myfsm/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.154    myfsm/count_reg[16]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  myfsm/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    myfsm/count_reg[20]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  myfsm/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    myfsm/count_reg[24]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  myfsm/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    myfsm/count_reg[28]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  myfsm/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    myfsm/count_reg[32]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  myfsm/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    myfsm/count_reg[36]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.054 r  myfsm/count_reg[40]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.054    mycounter/FSM_sequential_state_reg[1]_8[3]
    SLICE_X88Y92         FDRE                                         r  mycounter/count_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.611    15.034    mycounter/CLK
    SLICE_X88Y92         FDRE                                         r  mycounter/count_reg[43]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y92         FDRE (Setup_fdre_C_D)        0.109    15.382    mycounter/count_reg[43]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 myfsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/count_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.645ns  (logic 2.405ns (51.780%)  route 2.240ns (48.220%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.731     5.334    myfsm/CLK
    SLICE_X87Y91         FDRE                                         r  myfsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  myfsm/FSM_sequential_state_reg[2]/Q
                         net (fo=100, routed)         2.240     8.029    myfsm/state[2]
    SLICE_X88Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.153 r  myfsm/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.153    myfsm/count[0]_i_8_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.686 r  myfsm/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.686    myfsm/count_reg[0]_i_2__2_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.803 r  myfsm/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.803    myfsm/count_reg[4]_i_1__2_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.920 r  myfsm/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.920    myfsm/count_reg[8]_i_1__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  myfsm/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.037    myfsm/count_reg[12]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  myfsm/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.154    myfsm/count_reg[16]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  myfsm/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    myfsm/count_reg[20]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  myfsm/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    myfsm/count_reg[24]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  myfsm/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    myfsm/count_reg[28]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  myfsm/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    myfsm/count_reg[32]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  myfsm/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    myfsm/count_reg[36]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.978 r  myfsm/count_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.978    mycounter/FSM_sequential_state_reg[1]_8[2]
    SLICE_X88Y92         FDRE                                         r  mycounter/count_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.611    15.034    mycounter/CLK
    SLICE_X88Y92         FDRE                                         r  mycounter/count_reg[42]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y92         FDRE (Setup_fdre_C_D)        0.109    15.382    mycounter/count_reg[42]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -9.978    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 myfsm/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mycounter/count_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 2.385ns (51.571%)  route 2.240ns (48.429%))
  Logic Levels:           12  (CARRY4=11 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.731     5.334    myfsm/CLK
    SLICE_X87Y91         FDRE                                         r  myfsm/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDRE (Prop_fdre_C_Q)         0.456     5.790 r  myfsm/FSM_sequential_state_reg[2]/Q
                         net (fo=100, routed)         2.240     8.029    myfsm/state[2]
    SLICE_X88Y82         LUT3 (Prop_lut3_I0_O)        0.124     8.153 r  myfsm/count[0]_i_8/O
                         net (fo=1, routed)           0.000     8.153    myfsm/count[0]_i_8_n_0
    SLICE_X88Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.686 r  myfsm/count_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     8.686    myfsm/count_reg[0]_i_2__2_n_0
    SLICE_X88Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.803 r  myfsm/count_reg[4]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.803    myfsm/count_reg[4]_i_1__2_n_0
    SLICE_X88Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.920 r  myfsm/count_reg[8]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     8.920    myfsm/count_reg[8]_i_1__2_n_0
    SLICE_X88Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.037 r  myfsm/count_reg[12]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.037    myfsm/count_reg[12]_i_1__2_n_0
    SLICE_X88Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.154 r  myfsm/count_reg[16]_i_1__2/CO[3]
                         net (fo=1, routed)           0.000     9.154    myfsm/count_reg[16]_i_1__2_n_0
    SLICE_X88Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.271 r  myfsm/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.271    myfsm/count_reg[20]_i_1_n_0
    SLICE_X88Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.388 r  myfsm/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.388    myfsm/count_reg[24]_i_1_n_0
    SLICE_X88Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.505 r  myfsm/count_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.505    myfsm/count_reg[28]_i_1_n_0
    SLICE_X88Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.622 r  myfsm/count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.622    myfsm/count_reg[32]_i_1_n_0
    SLICE_X88Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.739 r  myfsm/count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.739    myfsm/count_reg[36]_i_1_n_0
    SLICE_X88Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.958 r  myfsm/count_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.958    mycounter/FSM_sequential_state_reg[1]_8[0]
    SLICE_X88Y92         FDRE                                         r  mycounter/count_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.611    15.034    mycounter/CLK
    SLICE_X88Y92         FDRE                                         r  mycounter/count_reg[40]/C
                         clock pessimism              0.275    15.309    
                         clock uncertainty           -0.035    15.273    
    SLICE_X88Y92         FDRE (Setup_fdre_C_D)        0.109    15.382    mycounter/count_reg[40]
  -------------------------------------------------------------------
                         required time                         15.382    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  5.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 d1/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myfsm/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.842%)  route 0.110ns (37.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.606     1.525    d1/CLK
    SLICE_X86Y91         FDRE                                         r  d1/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  d1/clean_reg/Q
                         net (fo=4, routed)           0.110     1.776    myfsm/Input[1]
    SLICE_X87Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.821 r  myfsm/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    myfsm/FSM_sequential_state[2]_i_1_n_0
    SLICE_X87Y91         FDRE                                         r  myfsm/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.878     2.043    myfsm/CLK
    SLICE_X87Y91         FDRE                                         r  myfsm/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.092     1.630    myfsm/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 d3/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            myfsm/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.116%)  route 0.151ns (44.884%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.605     1.524    d3/CLK
    SLICE_X85Y90         FDRE                                         r  d3/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  d3/clean_reg/Q
                         net (fo=2, routed)           0.151     1.817    myfsm/Input[2]
    SLICE_X87Y91         LUT6 (Prop_lut6_I2_O)        0.045     1.862 r  myfsm/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.862    myfsm/FSM_sequential_state[1]_i_1_n_0
    SLICE_X87Y91         FDRE                                         r  myfsm/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.878     2.043    myfsm/CLK
    SLICE_X87Y91         FDRE                                         r  myfsm/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.479     1.563    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.091     1.654    myfsm/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 d3/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.604     1.523    d3/CLK
    SLICE_X87Y87         FDRE                                         r  d3/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  d3/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.773    d3/count_reg_n_0_[7]
    SLICE_X87Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  d3/count_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.881    d3/count_reg[4]_i_1__1_n_4
    SLICE_X87Y87         FDRE                                         r  d3/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.875     2.040    d3/CLK
    SLICE_X87Y87         FDRE                                         r  d3/count_reg[7]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X87Y87         FDRE (Hold_fdre_C_D)         0.105     1.628    d3/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 d3/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.605     1.524    d3/CLK
    SLICE_X87Y88         FDRE                                         r  d3/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y88         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  d3/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.774    d3/count_reg_n_0_[11]
    SLICE_X87Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  d3/count_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.882    d3/count_reg[8]_i_1__1_n_4
    SLICE_X87Y88         FDRE                                         r  d3/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.877     2.042    d3/CLK
    SLICE_X87Y88         FDRE                                         r  d3/count_reg[11]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y88         FDRE (Hold_fdre_C_D)         0.105     1.629    d3/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 d3/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.605     1.524    d3/CLK
    SLICE_X87Y89         FDRE                                         r  d3/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y89         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  d3/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.774    d3/count_reg_n_0_[15]
    SLICE_X87Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.882 r  d3/count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.882    d3/count_reg[12]_i_1__1_n_4
    SLICE_X87Y89         FDRE                                         r  d3/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.877     2.042    d3/CLK
    SLICE_X87Y89         FDRE                                         r  d3/count_reg[15]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X87Y89         FDRE (Hold_fdre_C_D)         0.105     1.629    d3/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 d3/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.603     1.522    d3/CLK
    SLICE_X87Y86         FDRE                                         r  d3/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y86         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  d3/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.772    d3/count_reg_n_0_[3]
    SLICE_X87Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  d3/count_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.880    d3/count_reg[0]_i_2__1_n_4
    SLICE_X87Y86         FDRE                                         r  d3/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.874     2.039    d3/CLK
    SLICE_X87Y86         FDRE                                         r  d3/count_reg[3]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X87Y86         FDRE (Hold_fdre_C_D)         0.105     1.627    d3/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my8display/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my8display/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.603     1.522    my8display/CLK
    SLICE_X85Y87         FDRE                                         r  my8display/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y87         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  my8display/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.772    my8display/count_reg_n_0_[15]
    SLICE_X85Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  my8display/count_reg[12]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.880    my8display/count_reg[12]_i_1__3_n_4
    SLICE_X85Y87         FDRE                                         r  my8display/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.874     2.039    my8display/CLK
    SLICE_X85Y87         FDRE                                         r  my8display/count_reg[15]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X85Y87         FDRE (Hold_fdre_C_D)         0.105     1.627    my8display/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my8display/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my8display/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.602     1.521    my8display/CLK
    SLICE_X85Y84         FDRE                                         r  my8display/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y84         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  my8display/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.771    my8display/count_reg_n_0_[3]
    SLICE_X85Y84         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  my8display/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    my8display/count_reg[0]_i_1_n_4
    SLICE_X85Y84         FDRE                                         r  my8display/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.872     2.037    my8display/CLK
    SLICE_X85Y84         FDRE                                         r  my8display/count_reg[3]/C
                         clock pessimism             -0.515     1.521    
    SLICE_X85Y84         FDRE (Hold_fdre_C_D)         0.105     1.626    my8display/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my8display/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my8display/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.602     1.521    my8display/CLK
    SLICE_X85Y86         FDRE                                         r  my8display/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y86         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  my8display/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.771    my8display/count_reg_n_0_[11]
    SLICE_X85Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  my8display/count_reg[8]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.879    my8display/count_reg[8]_i_1__3_n_4
    SLICE_X85Y86         FDRE                                         r  my8display/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.873     2.038    my8display/CLK
    SLICE_X85Y86         FDRE                                         r  my8display/count_reg[11]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X85Y86         FDRE (Hold_fdre_C_D)         0.105     1.626    my8display/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 my8display/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my8display/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.602     1.521    my8display/CLK
    SLICE_X85Y85         FDRE                                         r  my8display/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y85         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  my8display/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.771    my8display/count_reg_n_0_[7]
    SLICE_X85Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  my8display/count_reg[4]_i_1__3/O[3]
                         net (fo=1, routed)           0.000     1.879    my8display/count_reg[4]_i_1__3_n_4
    SLICE_X85Y85         FDRE                                         r  my8display/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.873     2.038    my8display/CLK
    SLICE_X85Y85         FDRE                                         r  my8display/count_reg[7]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X85Y85         FDRE (Hold_fdre_C_D)         0.105     1.626    my8display/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y91    d1/clean_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y86    d1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y88    d1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y88    d1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y89    d1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y89    d1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y89    d1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y89    d1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y90    d1/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    d1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    d1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    d1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y86    d1/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    d3/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    d3/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    d3/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    d3/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    my8display/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y88    my8display/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    d1/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    d1/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    d1/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y87    d1/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    d3/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    d3/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    d3/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    d3/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    mycounter/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    mycounter/count_reg[21]/C



