# vsim -c -do "run -all; exit" "+EXEC=./riscvtest.dat" "+D_cache_address=84" "+D_cache_data=7" testbench 
# Start time: 22:16:59 on Jul 14,2020
# Loading sv_std.std
# Loading work.dbg_pkg
# Loading work.testbench_sv_unit
# Loading work.testbench
# Loading work.top_test_sv_unit
# Loading work.top
# Loading work.main_sv_unit
# Loading work.riscv_32i
# Loading work.comb_stages_sv_unit
# Loading work.pc_gen
# Loading work.ff_stages_sv_unit
# Loading work.pc_if
# Loading work.IF_comb
# Loading work.if_id
# Loading work.instn_decode
# Loading work.ID_comb
# Loading work.regfile
# Loading work.id_ex
# Loading work.EX_comb
# Loading work.alu
# Loading work.ex_mem
# Loading work.MEM_comb
# Loading work.mem_wb
# Loading work.WB_comb
# Loading work.controller
# Loading work.maindec
# Loading work.aludec
# Loading work.branch_compute
# Loading work.hazard_unit_sv_unit
# Loading work.hazard_unit
# Loading work.imem
# Loading work.dmem
# run -all
# testbench.dut.imem found +EXEC=./riscvtest.dat
# testbench found +D_cache_address=         84
# testbench found +D_cache_data=          7
# instn_cycle :           1 pc 00000000 bubble/branch : data:          0
# instn_cycle :           2 pc 00000004 bubble/branch : data:          0
# instn_cycle :           3 pc 00000008 bubble/branch : data:          0
# instn_cycle :           4 pc 0000000c ALU/Addi : data:       4096
# instn_cycle :           5 pc 00000010 store : dataadr:         80 writedata:        4096
# instn_cycle :           6 pc 00000014 bubble/branch : data:          0
# instn_cycle :           7 pc 00000018 bubble/branch : data:          0
# instn_cycle :           8 pc 0000001c bubble/branch : data:          0
# instn_cycle :           9 pc 00000020 bubble/branch : data:          0
# instn_cycle :          10 pc 00000024 bubble/branch : data:          0
# instn_cycle :          11 pc 00000028 bubble/branch : data:          0
# instn_cycle :          12 pc 0000002c bubble/branch : data:          0
# instn_cycle :          13 pc 00000030 bubble/branch : data:          0
# instn_cycle :          14 pc 00000034 bubble/branch : data:          0
# instn_cycle :          15 pc 00000038 bubble/branch : data:          0
# instn_cycle :          16 pc 0000003c bubble/branch : data:          0
# instn_cycle :          17 pc 00000040 bubble/branch : data:          0
# instn_cycle :          18 pc 00000044 bubble/branch : data:          0
# instn_cycle :          19 pc 00000048 bubble/branch : data:          0
# instn_cycle :          20 pc 0000004c bubble/branch : data:          0
# instn_cycle :          21 pc 00000050 bubble/branch : data:          0
# instn_cycle :          22 pc 00000054 bubble/branch : data:          0
# instn_cycle :          23 pc 00000058 bubble/branch : data:          0
# instn_cycle :          24 pc 0000005c bubble/branch : data:          0
# instn_cycle :          25 pc 00000060 bubble/branch : data:          0
# instn_cycle :          26 pc 00000064 bubble/branch : data:          0
# instn_cycle :          27 pc 00000068 bubble/branch : data:          0
# instn_cycle :          28 pc 0000006c bubble/branch : data:          0
# instn_cycle :          29 pc 00000070 bubble/branch : data:          0
# instn_cycle :          30 pc 00000074 bubble/branch : data:          0
# instn_cycle :          31 pc 00000078 bubble/branch : data:          0
# instn_cycle :          32 pc 0000007c bubble/branch : data:          0
# instn_cycle :          33 pc 00000080 bubble/branch : data:          0
# instn_cycle :          34 pc 00000084 bubble/branch : data:          0
# instn_cycle :          35 pc 00000088 bubble/branch : data:          0
# instn_cycle :          36 pc 0000008c bubble/branch : data:          0
# instn_cycle :          37 pc 00000090 bubble/branch : data:          0
# instn_cycle :          38 pc 00000094 bubble/branch : data:          0
# instn_cycle :          39 pc 00000098 bubble/branch : data:          0
# instn_cycle :          40 pc 0000009c bubble/branch : data:          0
# ** Note: $stop    : testbench.sv(44)
#    Time: 422 ps  Iteration: 0  Instance: /testbench
# Break in Module testbench at testbench.sv line 44
# Stopped at testbench.sv line 44
#  exit
# End time: 22:17:00 on Jul 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
