Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: BlockChecker.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BlockChecker.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BlockChecker"
Output Format                      : NGC
Target Device                      : xc6slx4-2-tqg144

---- Source Options
Top Module Name                    : BlockChecker
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\ISE\P1\P1_L1_BlockChecker_Q6\BlockChecker.v" into library work
Parsing module <BlockChecker>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <BlockChecker>.
WARNING:HDLCompiler:413 - "E:\ISE\P1\P1_L1_BlockChecker_Q6\BlockChecker.v" Line 174: Result of 32-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BlockChecker>.
    Related source file is "E:\ISE\P1\P1_L1_BlockChecker_Q6\BlockChecker.v".
    Found 3-bit register for signal <stateb>.
    Found 3-bit register for signal <statea>.
    Found 32-bit register for signal <cnt>.
    Found 1-bit register for signal <judge>.
    Found 1-bit register for signal <first>.
    Found finite state machine <FSM_0> for signal <stateb>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <statea>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 22                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit subtractor for signal <cnt[31]_GND_1_o_sub_29_OUT> created at line 96.
    Found 32-bit adder for signal <cnt[31]_GND_1_o_add_22_OUT> created at line 86.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  34 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <BlockChecker> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 3
 1-bit register                                        : 2
 32-bit register                                       : 1
# Multiplexers                                         : 10
 32-bit 2-to-1 multiplexer                             : 10
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
# Registers                                            : 34
 Flip-Flops                                            : 34
# Multiplexers                                         : 10
 32-bit 2-to-1 multiplexer                             : 10
# FSMs                                                 : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <stateb[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 101   | 101
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <statea[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 001   | 00000100
 010   | 00001000
 011   | 00010000
 100   | 00100000
 101   | 01000000
 110   | 10000000
-------------------

Optimizing unit <BlockChecker> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BlockChecker, actual ratio is 8.
FlipFlop statea_FSM_FFd3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : BlockChecker.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 305
#      GND                         : 1
#      INV                         : 32
#      LUT1                        : 32
#      LUT2                        : 4
#      LUT3                        : 3
#      LUT4                        : 3
#      LUT5                        : 47
#      LUT6                        : 55
#      MUXCY                       : 62
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 46
#      FDC                         : 44
#      FDCE                        : 1
#      FDP                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 9
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              46  out of   4800     0%  
 Number of Slice LUTs:                  176  out of   2400     7%  
    Number used as Logic:               176  out of   2400     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    178
   Number with an unused Flip Flop:     132  out of    178    74%  
   Number with an unused LUT:             2  out of    178     1%  
   Number of fully used LUT-FF pairs:    44  out of    178    24%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    102    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 46    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.555ns (Maximum Frequency: 219.539MHz)
   Minimum input arrival time before clock: 8.241ns
   Maximum output required time after clock: 8.118ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.555ns (frequency: 219.539MHz)
  Total number of paths / destination ports: 1715 / 46
-------------------------------------------------------------------------
Delay:               4.555ns (Levels of Logic = 3)
  Source:            cnt_19 (FF)
  Destination:       judge (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_19 to judge
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.525   1.296  cnt_19 (cnt_19)
     LUT6:I0->O            1   0.254   1.112  _n0129_inv5 (_n0129_inv5)
     LUT6:I1->O            1   0.254   0.790  _n0129_inv8 (_n0129_inv8)
     LUT6:I4->O            1   0.250   0.000  judge_rstpot (judge_rstpot)
     FDC:D                     0.074          judge
    ----------------------------------------
    Total                      4.555ns (1.357ns logic, 3.198ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2653 / 92
-------------------------------------------------------------------------
Offset:              8.241ns (Levels of Logic = 5)
  Source:            in<2> (PAD)
  Destination:       cnt_0 (FF)
  Destination Clock: clk rising

  Data Path: in<2> to cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.328   1.297  in_2_IBUF (in_2_IBUF)
     LUT3:I0->O            1   0.235   0.682  in[7]_GND_1_o_equal_59_o<7>_SW0 (N68)
     LUT6:I5->O           43   0.254   2.134  in[7]_GND_1_o_equal_59_o<7> (in[7]_GND_1_o_equal_59_o)
     LUT5:I0->O           32   0.254   1.748  Mmux_stateb[2]_statea[2]_wide_mux_74_OUT1011 (Mmux_stateb[2]_statea[2]_wide_mux_74_OUT101)
     LUT6:I3->O            1   0.235   0.000  Mmux_stateb[2]_statea[2]_wide_mux_74_OUT10 (stateb[2]_statea[2]_wide_mux_74_OUT<13>)
     FDC:D                     0.074          cnt_13
    ----------------------------------------
    Total                      8.241ns (2.380ns logic, 5.861ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 33 / 1
-------------------------------------------------------------------------
Offset:              8.118ns (Levels of Logic = 4)
  Source:            cnt_25 (FF)
  Destination:       result (PAD)
  Source Clock:      clk rising

  Data Path: cnt_25 to result
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.525   1.296  cnt_25 (cnt_25)
     LUT6:I0->O            1   0.254   1.112  cnt[31]_GND_1_o_equal_80_o<31>5 (cnt[31]_GND_1_o_equal_80_o<31>4)
     LUT6:I1->O            2   0.254   0.834  cnt[31]_GND_1_o_equal_80_o<31>7 (cnt[31]_GND_1_o_equal_80_o)
     LUT2:I0->O            1   0.250   0.681  cnt[31]_GND_1_o_AND_3_o1 (result_OBUF)
     OBUF:I->O                 2.912          result_OBUF (result)
    ----------------------------------------
    Total                      8.118ns (4.195ns logic, 3.923ns route)
                                       (51.7% logic, 48.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.555|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.32 secs
 
--> 

Total memory usage is 4487084 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

