INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:24:48 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : get_tanh
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.103ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.310ns period=6.620ns})
  Destination:            mulf2/operator/SignificandMultiplication/bh7_w32_0_c1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.310ns period=6.620ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.620ns  (clk rise@6.620ns - clk rise@0.000ns)
  Data Path Delay:        6.662ns  (logic 3.622ns (54.368%)  route 3.040ns (45.632%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.103 - 6.620 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1894, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X15Y105        FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y105        FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf1/operator/sigProdExt_c2_reg[23]/Q
                         net (fo=1, routed)           0.417     1.123    mulf1/operator/SignificandMultiplication/tile_0_mult/sigProdExt_c2[22]
    SLICE_X12Y105        LUT6 (Prop_lut6_I1_O)        0.119     1.242 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_32__0/O
                         net (fo=1, routed)           0.095     1.336    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_32__0_n_0
    SLICE_X12Y105        LUT6 (Prop_lut6_I3_O)        0.043     1.379 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28__0/O
                         net (fo=1, routed)           0.261     1.640    mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_28__0_n_0
    SLICE_X11Y106        LUT5 (Prop_lut5_I1_O)        0.043     1.683 r  mulf1/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_i_25__0/O
                         net (fo=1, routed)           0.000     1.683    mulf1/operator/RoundingAdder/S[0]
    SLICE_X11Y106        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.934 r  mulf1/operator/RoundingAdder/Mfull_c0_i_21__0/CO[3]
                         net (fo=1, routed)           0.000     1.934    mulf1/operator/RoundingAdder/Mfull_c0_i_21__0_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.983 r  mulf1/operator/RoundingAdder/Mfull_c0_i_20__0/CO[3]
                         net (fo=1, routed)           0.000     1.983    mulf1/operator/RoundingAdder/Mfull_c0_i_20__0_n_0
    SLICE_X11Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.032 r  mulf1/operator/RoundingAdder/Mfull_c0_i_19__0/CO[3]
                         net (fo=1, routed)           0.000     2.032    mulf1/operator/RoundingAdder/Mfull_c0_i_19__0_n_0
    SLICE_X11Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.081 r  mulf1/operator/RoundingAdder/Mfull_c0_i_18__0/CO[3]
                         net (fo=1, routed)           0.000     2.081    mulf1/operator/RoundingAdder/Mfull_c0_i_18__0_n_0
    SLICE_X11Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.130 r  mulf1/operator/RoundingAdder/g0_b2__47_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.130    mulf1/operator/RoundingAdder/g0_b2__47_i_6_n_0
    SLICE_X11Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.179 r  mulf1/operator/RoundingAdder/g0_b2__47_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.179    mulf1/operator/RoundingAdder/g0_b2__47_i_8_n_0
    SLICE_X11Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.228 r  mulf1/operator/RoundingAdder/minusOp_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.228    mulf1/operator/RoundingAdder/minusOp_carry_i_9_n_0
    SLICE_X11Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     2.373 f  mulf1/operator/RoundingAdder/minusOp_carry_i_11/O[3]
                         net (fo=14, routed)          0.319     2.692    mulf1/operator/RoundingAdder/p_0_in[31]
    SLICE_X10Y114        LUT5 (Prop_lut5_I4_O)        0.120     2.812 f  mulf1/operator/RoundingAdder/minusOp_carry__0_i_4__0/O
                         net (fo=3, routed)           0.424     3.236    mulf1/operator/RoundingAdder/exc_c2_reg[1][4]
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.043     3.279 r  mulf1/operator/RoundingAdder/Mfull_c0_i_23__0/O
                         net (fo=3, routed)           0.305     3.584    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/eqOp1_in
    SLICE_X10Y109        LUT4 (Prop_lut4_I0_O)        0.043     3.627 r  mulf1/operator/RoundingAdder/g0_b2__47_i_7/O
                         net (fo=22, routed)          0.330     3.957    mulf1/operator/RoundingAdder/mulf2/ieee2nfloat_0/sfracX1__0
    SLICE_X10Y108        LUT6 (Prop_lut6_I1_O)        0.043     4.000 r  mulf1/operator/RoundingAdder/Mfull_c0_i_8__0/O
                         net (fo=1, routed)           0.345     4.345    mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0_1[9]
    DSP48_X0Y45          DSP48E1 (Prop_dsp48e1_B[9]_P[32])
                                                      2.280     6.625 r  mulf2/operator/SignificandMultiplication/tile_0_mult/Mfull_c0/P[32]
                         net (fo=1, routed)           0.545     7.170    mulf2/operator/SignificandMultiplication/bh7_w32_0_c0
    SLICE_X12Y114        FDRE                                         r  mulf2/operator/SignificandMultiplication/bh7_w32_0_c1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.620     6.620 r  
                                                      0.000     6.620 r  clk (IN)
                         net (fo=1894, unset)         0.483     7.103    mulf2/operator/SignificandMultiplication/clk
    SLICE_X12Y114        FDRE                                         r  mulf2/operator/SignificandMultiplication/bh7_w32_0_c1_reg/C
                         clock pessimism              0.000     7.103    
                         clock uncertainty           -0.035     7.067    
    SLICE_X12Y114        FDRE (Setup_fdre_C_D)        0.000     7.067    mulf2/operator/SignificandMultiplication/bh7_w32_0_c1_reg
  -------------------------------------------------------------------
                         required time                          7.067    
                         arrival time                          -7.170    
  -------------------------------------------------------------------
                         slack                                 -0.103    




