INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:35:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.149ns  (required time - arrival time)
  Source:                 buffer124/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Destination:            buffer125/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.100ns period=6.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.200ns  (clk rise@6.200ns - clk rise@0.000ns)
  Data Path Delay:        5.798ns  (logic 0.861ns (14.850%)  route 4.937ns (85.150%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.683 - 6.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2357, unset)         0.508     0.508    buffer124/clk
                         FDRE                                         r  buffer124/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer124/outs_reg[2]/Q
                         net (fo=7, unplaced)         0.423     1.157    buffer125/control/Memory_reg[0][4]_0[2]
                         LUT3 (Prop_lut3_I0_O)        0.119     1.276 r  buffer125/control/Memory[0][2]_i_1__7/O
                         net (fo=10, unplaced)        0.748     2.024    buffer125/control/outs_reg[2]
                         LUT5 (Prop_lut5_I0_O)        0.043     2.067 f  buffer125/control/Memory[0][4]_i_2__7/O
                         net (fo=4, unplaced)         0.358     2.425    buffer125/control/D[4]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.468 r  buffer125/control/Memory[2][0]_i_2__11/O
                         net (fo=44, unplaced)        0.323     2.791    buffer168/fifo/Memory_reg[0][0]_0
                         LUT6 (Prop_lut6_I4_O)        0.043     2.834 f  buffer168/fifo/Empty_i_5__3/O
                         net (fo=3, unplaced)         0.262     3.096    buffer225/fifo/cond_br134_falseOut_valid
                         LUT6 (Prop_lut6_I2_O)        0.043     3.139 f  buffer225/fifo/Empty_i_2__34/O
                         net (fo=5, unplaced)         0.272     3.411    fork96/control/generateBlocks[5].regblock/buffer225_outs_ready
                         LUT4 (Prop_lut4_I2_O)        0.043     3.454 r  fork96/control/generateBlocks[5].regblock/outputValid_i_6__1/O
                         net (fo=1, unplaced)         0.334     3.788    fork96/control/generateBlocks[5].regblock/outputValid_i_6__1_n_0
                         LUT6 (Prop_lut6_I0_O)        0.043     3.831 r  fork96/control/generateBlocks[5].regblock/outputValid_i_5__1/O
                         net (fo=2, unplaced)         0.388     4.219    buffer140/control/anyBlockStop
                         LUT6 (Prop_lut6_I1_O)        0.043     4.262 f  buffer140/control/transmitValue_i_6__9/O
                         net (fo=2, unplaced)         0.388     4.650    fork94/control/generateBlocks[1].regblock/branch_ready__2_8
                         LUT6 (Prop_lut6_I1_O)        0.043     4.693 r  fork94/control/generateBlocks[1].regblock/transmitValue_i_2__24/O
                         net (fo=12, unplaced)        0.425     5.118    fork93/control/generateBlocks[1].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I2_O)        0.043     5.161 f  fork93/control/generateBlocks[1].regblock/fullReg_i_7/O
                         net (fo=1, unplaced)         0.244     5.405    fork92/control/generateBlocks[7].regblock/branch_ready__2
                         LUT6 (Prop_lut6_I3_O)        0.043     5.448 r  fork92/control/generateBlocks[7].regblock/fullReg_i_5__2/O
                         net (fo=1, unplaced)         0.244     5.692    fork91/control/generateBlocks[0].regblock/transmitValue_reg_2
                         LUT5 (Prop_lut5_I3_O)        0.043     5.735 r  fork91/control/generateBlocks[0].regblock/fullReg_i_3__12/O
                         net (fo=6, unplaced)         0.254     5.989    buffer124/control/anyBlockStop_4
                         LUT6 (Prop_lut6_I2_O)        0.043     6.032 r  buffer124/control/dataReg[4]_i_1__8/O
                         net (fo=5, unplaced)         0.274     6.306    buffer125/E[0]
                         FDRE                                         r  buffer125/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.200     6.200 r  
                                                      0.000     6.200 r  clk (IN)
                         net (fo=2357, unset)         0.483     6.683    buffer125/clk
                         FDRE                                         r  buffer125/dataReg_reg[0]/C
                         clock pessimism              0.000     6.683    
                         clock uncertainty           -0.035     6.647    
                         FDRE (Setup_fdre_C_CE)      -0.192     6.455    buffer125/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          6.455    
                         arrival time                          -6.306    
  -------------------------------------------------------------------
                         slack                                  0.149    




