\hypertarget{group___p_w_r_ex___supply__configuration}{}\doxysection{PWREx Supply configuration}
\label{group___p_w_r_ex___supply__configuration}\index{PWREx Supply configuration@{PWREx Supply configuration}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___supply__configuration_gaf26cc2eab346d2209674dd59da2f69d6}{PWR\+\_\+\+LDO\+\_\+\+SUPPLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5832efbbab5ab98c031bdb891a7977}{PWR\+\_\+\+CR3\+\_\+\+LDOEN}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___supply__configuration_ga4c9f87494abc9b79e5e029b7984ea722}{PWR\+\_\+\+EXTERNAL\+\_\+\+SOURCE\+\_\+\+SUPPLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18df5e5c7aaa92d19eb53be04121d143}{PWR\+\_\+\+CR3\+\_\+\+BYPASS}}
\item 
\#define \mbox{\hyperlink{group___p_w_r_ex___supply__configuration_ga1763e788c5a8b8dfb5ca1a24a5599dc9}{PWR\+\_\+\+SUPPLY\+\_\+\+CONFIG\+\_\+\+MASK}}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a8423dbc59c5572057861d59115222}{PWR\+\_\+\+CR3\+\_\+\+SCUEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5832efbbab5ab98c031bdb891a7977}{PWR\+\_\+\+CR3\+\_\+\+LDOEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18df5e5c7aaa92d19eb53be04121d143}{PWR\+\_\+\+CR3\+\_\+\+BYPASS}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___p_w_r_ex___supply__configuration_ga4c9f87494abc9b79e5e029b7984ea722}\label{group___p_w_r_ex___supply__configuration_ga4c9f87494abc9b79e5e029b7984ea722}} 
\index{PWREx Supply configuration@{PWREx Supply configuration}!PWR\_EXTERNAL\_SOURCE\_SUPPLY@{PWR\_EXTERNAL\_SOURCE\_SUPPLY}}
\index{PWR\_EXTERNAL\_SOURCE\_SUPPLY@{PWR\_EXTERNAL\_SOURCE\_SUPPLY}!PWREx Supply configuration@{PWREx Supply configuration}}
\doxysubsubsection{\texorpdfstring{PWR\_EXTERNAL\_SOURCE\_SUPPLY}{PWR\_EXTERNAL\_SOURCE\_SUPPLY}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+EXTERNAL\+\_\+\+SOURCE\+\_\+\+SUPPLY~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18df5e5c7aaa92d19eb53be04121d143}{PWR\+\_\+\+CR3\+\_\+\+BYPASS}}}

The SMPS disabled and the LDO Bypass. The Core domains are supplied from an external source ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__pwr__ex_8h_source_l00246}{246}} of file \mbox{\hyperlink{stm32h7xx__hal__pwr__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___p_w_r_ex___supply__configuration_gaf26cc2eab346d2209674dd59da2f69d6}\label{group___p_w_r_ex___supply__configuration_gaf26cc2eab346d2209674dd59da2f69d6}} 
\index{PWREx Supply configuration@{PWREx Supply configuration}!PWR\_LDO\_SUPPLY@{PWR\_LDO\_SUPPLY}}
\index{PWR\_LDO\_SUPPLY@{PWR\_LDO\_SUPPLY}!PWREx Supply configuration@{PWREx Supply configuration}}
\doxysubsubsection{\texorpdfstring{PWR\_LDO\_SUPPLY}{PWR\_LDO\_SUPPLY}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+LDO\+\_\+\+SUPPLY~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5832efbbab5ab98c031bdb891a7977}{PWR\+\_\+\+CR3\+\_\+\+LDOEN}}}

Core domains are supplied from the LDO ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__pwr__ex_8h_source_l00236}{236}} of file \mbox{\hyperlink{stm32h7xx__hal__pwr__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

\mbox{\Hypertarget{group___p_w_r_ex___supply__configuration_ga1763e788c5a8b8dfb5ca1a24a5599dc9}\label{group___p_w_r_ex___supply__configuration_ga1763e788c5a8b8dfb5ca1a24a5599dc9}} 
\index{PWREx Supply configuration@{PWREx Supply configuration}!PWR\_SUPPLY\_CONFIG\_MASK@{PWR\_SUPPLY\_CONFIG\_MASK}}
\index{PWR\_SUPPLY\_CONFIG\_MASK@{PWR\_SUPPLY\_CONFIG\_MASK}!PWREx Supply configuration@{PWREx Supply configuration}}
\doxysubsubsection{\texorpdfstring{PWR\_SUPPLY\_CONFIG\_MASK}{PWR\_SUPPLY\_CONFIG\_MASK}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+SUPPLY\+\_\+\+CONFIG\+\_\+\+MASK~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a8423dbc59c5572057861d59115222}{PWR\+\_\+\+CR3\+\_\+\+SCUEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5832efbbab5ab98c031bdb891a7977}{PWR\+\_\+\+CR3\+\_\+\+LDOEN}} $\vert$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18df5e5c7aaa92d19eb53be04121d143}{PWR\+\_\+\+CR3\+\_\+\+BYPASS}})}



Definition at line \mbox{\hyperlink{stm32h7xx__hal__pwr__ex_8h_source_l00252}{252}} of file \mbox{\hyperlink{stm32h7xx__hal__pwr__ex_8h_source}{stm32h7xx\+\_\+hal\+\_\+pwr\+\_\+ex.\+h}}.

