Onur Aciiçmez, Yet another MicroArchitectural Attack:: exploiting I-Cache, Proceedings of the 2007 ACM workshop on Computer security architecture, November 02-02, 2007, Fairfax, Virginia, USA[doi>10.1145/1314466.1314469]
Onur Aciiçmez , Billy Bob Brumley , Philipp Grabher, New results on instruction cache attacks, Proceedings of the 12th international conference on Cryptographic hardware and embedded systems, August 17-20, 2010, Santa Barbara, CA
Onur Acıiçmez , Çetin Kaya Koç, Trace-driven cache attacks on AES (short paper), Proceedings of the 8th international conference on Information and Communications Security, December 04-07, 2006, Raleigh, NC[doi>10.1007/11935308_9]
Onur Aciiçmez , Çetin Kaya Koç , Jean-Pierre Seifert, On the power of simple branch prediction analysis, Proceedings of the 2nd ACM symposium on Information, computer and communications security, March 20-22, 2007, Singapore[doi>10.1145/1229285.1266999]
Onur Acıiçmez , Çetin Kaya Koç , Jean-Pierre Seifert, Predicting secret keys via branch prediction, Proceedings of the 7th Cryptographers' track at the RSA conference on Topics in Cryptology, February 05-09, 2007, San Francisco, CA[doi>10.1007/11967668_15]
Onur Acıiçmez , Werner Schindler , Çetin K. Koç, Cache based remote timing attack on the AES, Proceedings of the 7th Cryptographers' track at the RSA conference on Topics in Cryptology, February 05-09, 2007, San Francisco, CA[doi>10.1007/11967668_18]
ARM Limited 2004. ARM7TDMI Technical Reference Manual (Revision r4p1). ARM Limited.
Lejla Batina , Benedikt Gierlichs , Emmanuel Prouff , Matthieu Rivain , François-Xavier Standaert , Nicolas Veyrat-Charvillon, Mutual Information Analysis: a Comprehensive Study, Journal of Cryptology, v.24 n.2, p.269-291, April 2011[doi>10.1007/s00145-010-9084-8]
Ali Galip Bayrak , Francesco Regazzoni , Philip Brisk , François-Xavier Standaert , Paolo Ienne, A first step towards automatic application of power analysis countermeasures, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024778]
Bernstein, D. J. 2005. Cache-timing attacks on AES. Tech. rep., The University of Illinois at Chicago.
Joseph Bonneau , Ilya Mironov, Cache-collision timing attacks against AES, Proceedings of the 8th international conference on Cryptographic Hardware and Embedded Systems, October 10-13, 2006, Yokohama, Japan[doi>10.1007/11894063_16]
Brickell, E., Graunke, G., Neve, M., and Seifert, J.-P. 2006. Software mitigations to hedge AES against cache-based software side channel vulnerabilities. Cryptology ePrint Archive, rep. 2006/052.
Billy Bob Brumley , Risto M. Hakala, Cache-Timing Template Attacks, Proceedings of the 15th International Conference on the Theory and Application of Cryptology and Information Security: Advances in Cryptology, December 06-10, 2009, Tokyo, Japan[doi>10.1007/978-3-642-10366-7_39]
Brumley, B. B. and Tuveri, N. 2011. Remote timing attacks are still practical. Cryptology ePrint Archive, rep. 2011/232.
David Brumley , Dan Boneh, Remote timing attacks are practical, Computer Networks: The International Journal of Computer and Telecommunications Networking, v.48 n.5, p.701-716, 5 August 2005[doi>10.1016/j.comnet.2005.01.010]
Coke, J., Balig, H., Cooray, N., Gamsaragan, E., Smith, P., Yoon, K., Abel, J., and Valles, A. 2008. Improvements in the Intel Core 2 processor family architecture and microarchitecture. Intel Technol. J. 12, 3, 179--192.
Bart Coppens , Ingrid Verbauwhede , Koen De Bosschere , Bjorn De Sutter, Practical Mitigations for Timing-Based Side-Channel Attacks on Modern x86 Processors, Proceedings of the 2009 30th IEEE Symposium on Security and Privacy, p.45-60, May 17-20, 2009[doi>10.1109/SP.2009.19]
Scott A. Crosby , Dan S. Wallach , Rudolf H. Riedi, Opportunities and Limits of Remote Timing Attacks, ACM Transactions on Information and System Security (TISSEC), v.12 n.3, p.1-29, January 2009[doi>10.1145/1455526.1455530]
Jean-François Dhem , François Koeune , Philippe-Alexandre Leroux , Patrick Mestré , Jean-Jacques Quisquater , Jean-Louis Willems, A Practical Implementation of the Timing Attack, Proceedings of the The International Conference on Smart Card Research and Applications, p.167-182, September 14-16, 1998
Doweck, J. 2006. Inside Intel Core microarchitecture and smart memory access. Tech. rep., Intel Corporation.
Fog, A. 2011. Instruction tables: Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs. Tech. rep., Copenhagen University of Engineering.
Andy Georges , Dries Buytaert , Lieven Eeckhout, Statistically rigorous java performance evaluation, ACM SIGPLAN Notices, v.42 n.10, October 2007[doi>10.1145/1297105.1297033]
Benedikt Gierlichs , Lejla Batina , Pim Tuyls , Bart Preneel, Mutual Information Analysis, Proceeding sof the 10th international workshop on Cryptographic Hardware and Embedded Systems, August 10-13, 2008, Washington, DC, USA[doi>10.1007/978-3-540-85053-3_27]
Granlund, T. 2011. Instruction latencies and throughput for AMD and Intel x86 processors. Tech. rep.
Johann Großschädl , Elisabeth Oswald , Dan Page , Michael Tunstall, Side-channel analysis of cryptographic software via early-terminating multiplications, Proceedings of the 12th international conference on Information security and cryptology, December 02-04, 2009, Seoul, Korea
Guajardo, J. and Mennink, B. 2010. Towards side-channel resistant block cipher usage or can we encrypt without side-channel countermeasures. Cryptology ePrint Archive, rep. 2010/015.
Gueron, S. 2008. Advanced encryption standard (AES) instructions set. Tech. rep., Intel Mobility Group.
Gullasch, D., Bangerter, E., and Krenn, S. 2010. Cache games - bringing access based cache attacks on aes to practice. Cryptology ePrint Archive, rep. 2010/594.
Daniel Hedin , David Sands, Timing Aware Information Flow Security for a JavaCard-like Bytecode, Electronic Notes in Theoretical Computer Science (ENTCS), v.141 n.1, p.163-182, December, 2005[doi>10.1016/j.entcs.2005.02.031]
Intel Corporation 2010. Using Intel VTune performance analyzer to optimize software on Intel Core i7 processors. Intel Corporation.
Intel Corporation 2011. Intel 64 and IA-32 Architectures Optimization Reference Manual. Intel Corporation.
Marc Joye , Sung-Ming Yen, The Montgomery Powering Ladder, Revised Papers from the 4th International Workshop on Cryptographic Hardware and Embedded Systems, p.291-302, August 13-15, 2002
Paul C. Kocher, Timing Attacks on Implementations of Diffie-Hellman, RSA, DSS, and Other Systems, Proceedings of the 16th Annual International Cryptology Conference on Advances in Cryptology, p.104-113, August 18-22, 1996
Paul C. Kocher , Joshua Jaffe , Benjamin Jun, Differential Power Analysis, Proceedings of the 19th Annual International Cryptology Conference on Advances in Cryptology, p.388-397, August 15-19, 1999
Boris Köpf , David Basin, An information-theoretic model for adaptive side-channel attacks, Proceedings of the 14th ACM conference on Computer and communications security, November 02-October 31, 2007, Alexandria, Virginia, USA[doi>10.1145/1315245.1315282]
Boris Köpf , Markus Dürmuth, A Provably Secure and Efficient Countermeasure against Timing Attacks, Proceedings of the 2009 22nd IEEE Computer Security Foundations Symposium, p.324-335, July 08-10, 2009[doi>10.1109/CSF.2009.21]
Lattner, C. and Adve, V. 2003. LLVM: A compilation framework for lifelong program analysis & transformation. Tech. rep., Univ. of Illinois at Urbana-Champaign.
Lauradoux, C. 2005. Collision attacks on processors with cache and countermeasures. In Proceedings of the Western European Workshop on Research in Cryptology (WEWoRC'05). 76--85.
Alfred J. Menezes , Scott A. Vanstone , Paul C. Van Oorschot, Handbook of Applied Cryptography, CRC Press, Inc., Boca Raton, FL, 1996
David Molnar , Matt Piotrowski , David Schultz , David Wagner, The program counter security model: automatic detection and removal of control-flow side channel attacks, Proceedings of the 8th international conference on Information Security and Cryptology, December 01-02, 2005, Seoul, Korea[doi>10.1007/11734727_14]
Todd Mytkowicz , Amer Diwan , Matthias Hauswirth , Peter F. Sweeney, Producing wrong data without doing anything obviously wrong!, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508275]
Michael Neve , Jean-Pierre Seifert, Advances on access-driven cache attacks on AES, Proceedings of the 13th international conference on Selected areas in cryptography, August 17-18, 2006, Montreal, Canada
Dag Arne Osvik , Adi Shamir , Eran Tromer, Cache attacks and countermeasures: the case of AES, Proceedings of the 2006 The Cryptographers' Track at the RSA conference on Topics in Cryptology, February 13-17, 2006, San Jose, CA[doi>10.1007/11605805_1]
Thomas Ristenpart , Eran Tromer , Hovav Shacham , Stefan Savage, Hey, you, get off of my cloud: exploring information leakage in third-party compute clouds, Proceedings of the 16th ACM conference on Computer and communications security, November 09-13, 2009, Chicago, Illinois, USA[doi>10.1145/1653662.1653687]
Shen, J. and Lipasti, M. 2005. Modern Processor Design: Fundamentals of Superscalar Processors. McGraw-Hill.
Leif Uhsadel , Andy Georges , Ingrid Verbauwhede, Exploiting Hardware Performance Counters, Proceedings of the 2008 5th Workshop on Fault Diagnosis and Tolerance in Cryptography, p.59-67, August 10-10, 2008[doi>10.1109/FDTC.2008.19]
Zhenghong Wang , Ruby B. Lee, Covert and Side Channels Due to Processor Architecture, Proceedings of the 22nd Annual Computer Security Applications Conference, p.473-482, December 11-15, 2006[doi>10.1109/ACSAC.2006.20]
Zhenghong Wang , Ruby B. Lee, New cache designs for thwarting software cache-based side channel attacks, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007[doi>10.1145/1273440.1250723]
