// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="blockmatmul_blockmatmul,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.912000,HLS_SYN_LAT=18446,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=5020,HLS_SYN_LUT=2805,HLS_VERSION=2022_1}" *)

module blockmatmul (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Arows_dout,
        Arows_empty_n,
        Arows_read,
        Bcols_dout,
        Bcols_empty_n,
        Bcols_read,
        ABpartial_address0,
        ABpartial_ce0,
        ABpartial_we0,
        ABpartial_d0,
        it
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [511:0] Arows_dout;
input   Arows_empty_n;
output   Arows_read;
input  [511:0] Bcols_dout;
input   Bcols_empty_n;
output   Bcols_read;
output  [7:0] ABpartial_address0;
output   ABpartial_ce0;
output   ABpartial_we0;
output  [31:0] ABpartial_d0;
input  [31:0] it;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg Arows_read;
reg Bcols_read;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [9:0] A_address0;
reg    A_ce0;
reg    A_we0;
wire   [31:0] A_q0;
reg    A_ce1;
reg    A_we1;
reg    Bcols_blk_n;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln13_fu_195_p2;
wire    ap_CS_fsm_state2;
wire   [5:0] trunc_ln24_fu_221_p1;
reg   [5:0] trunc_ln24_reg_414;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln23_fu_209_p2;
wire   [31:0] tmp_a_0_fu_230_p1;
reg   [31:0] tmp_a_0_reg_419;
reg   [31:0] tmp_a_3_reg_424;
reg   [31:0] tmp_a_4_reg_429;
reg   [31:0] tmp_a_5_reg_434;
reg   [31:0] tmp_a_13_reg_439;
reg   [31:0] tmp_a_14_reg_444;
reg   [31:0] tmp_a_15_reg_449;
reg   [31:0] tmp_a_1_reg_454;
reg   [31:0] tmp_a_2_reg_459;
reg   [31:0] tmp_a_6_reg_464;
reg   [31:0] tmp_a_7_reg_469;
reg   [31:0] tmp_a_8_reg_474;
reg   [31:0] tmp_a_9_reg_479;
reg   [31:0] tmp_a_10_reg_484;
reg   [31:0] tmp_a_11_reg_489;
reg   [31:0] tmp_a_12_reg_494;
reg   [7:0] AB_address0;
reg    AB_ce0;
reg    AB_we0;
reg   [31:0] AB_d0;
wire   [31:0] AB_q0;
reg    AB_ce1;
reg    AB_we1;
wire   [31:0] AB_q1;
wire    grp_blockmatmul_Pipeline_1_fu_146_ap_start;
wire    grp_blockmatmul_Pipeline_1_fu_146_ap_done;
wire    grp_blockmatmul_Pipeline_1_fu_146_ap_idle;
wire    grp_blockmatmul_Pipeline_1_fu_146_ap_ready;
wire   [7:0] grp_blockmatmul_Pipeline_1_fu_146_AB_address0;
wire    grp_blockmatmul_Pipeline_1_fu_146_AB_ce0;
wire    grp_blockmatmul_Pipeline_1_fu_146_AB_we0;
wire   [31:0] grp_blockmatmul_Pipeline_1_fu_146_AB_d0;
wire    grp_blockmatmul_Pipeline_loadA_fu_152_ap_start;
wire    grp_blockmatmul_Pipeline_loadA_fu_152_ap_done;
wire    grp_blockmatmul_Pipeline_loadA_fu_152_ap_idle;
wire    grp_blockmatmul_Pipeline_loadA_fu_152_ap_ready;
wire    grp_blockmatmul_Pipeline_loadA_fu_152_Arows_read;
wire   [9:0] grp_blockmatmul_Pipeline_loadA_fu_152_A_address0;
wire    grp_blockmatmul_Pipeline_loadA_fu_152_A_ce0;
wire    grp_blockmatmul_Pipeline_loadA_fu_152_A_we0;
wire   [31:0] grp_blockmatmul_Pipeline_loadA_fu_152_A_d0;
wire   [9:0] grp_blockmatmul_Pipeline_loadA_fu_152_A_address1;
wire    grp_blockmatmul_Pipeline_loadA_fu_152_A_ce1;
wire    grp_blockmatmul_Pipeline_loadA_fu_152_A_we1;
wire   [31:0] grp_blockmatmul_Pipeline_loadA_fu_152_A_d1;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_idle;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_ready;
wire   [7:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_ce0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_we0;
wire   [31:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_d0;
wire   [7:0] grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_AB_address0;
wire    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_AB_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start;
wire    grp_blockmatmul_Pipeline_ps_i_fu_167_ap_done;
wire    grp_blockmatmul_Pipeline_ps_i_fu_167_ap_idle;
wire    grp_blockmatmul_Pipeline_ps_i_fu_167_ap_ready;
wire   [7:0] grp_blockmatmul_Pipeline_ps_i_fu_167_AB_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_167_AB_ce0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_167_AB_we0;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_167_AB_d0;
wire   [7:0] grp_blockmatmul_Pipeline_ps_i_fu_167_AB_address1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_167_AB_ce1;
wire    grp_blockmatmul_Pipeline_ps_i_fu_167_AB_we1;
wire   [31:0] grp_blockmatmul_Pipeline_ps_i_fu_167_AB_d1;
wire   [9:0] grp_blockmatmul_Pipeline_ps_i_fu_167_A_address0;
wire    grp_blockmatmul_Pipeline_ps_i_fu_167_A_ce0;
reg    grp_blockmatmul_Pipeline_1_fu_146_ap_start_reg;
reg    grp_blockmatmul_Pipeline_loadA_fu_152_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start_reg;
wire    ap_CS_fsm_state8;
reg    grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start_reg;
wire    ap_CS_fsm_state7;
reg   [6:0] k_fu_130;
wire   [6:0] add_ln23_fu_215_p2;
wire    ap_CS_fsm_state4;
wire   [1:0] trunc_ln5_fu_191_p1;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_blockmatmul_Pipeline_1_fu_146_ap_start_reg = 1'b0;
#0 grp_blockmatmul_Pipeline_loadA_fu_152_ap_start_reg = 1'b0;
#0 grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start_reg = 1'b0;
#0 grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start_reg = 1'b0;
end

blockmatmul_A_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
A_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(A_address0),
    .ce0(A_ce0),
    .we0(A_we0),
    .d0(grp_blockmatmul_Pipeline_loadA_fu_152_A_d0),
    .q0(A_q0),
    .address1(grp_blockmatmul_Pipeline_loadA_fu_152_A_address1),
    .ce1(A_ce1),
    .we1(A_we1),
    .d1(grp_blockmatmul_Pipeline_loadA_fu_152_A_d1)
);

blockmatmul_AB_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
AB_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(AB_address0),
    .ce0(AB_ce0),
    .we0(AB_we0),
    .d0(AB_d0),
    .q0(AB_q0),
    .address1(grp_blockmatmul_Pipeline_ps_i_fu_167_AB_address1),
    .ce1(AB_ce1),
    .we1(AB_we1),
    .d1(grp_blockmatmul_Pipeline_ps_i_fu_167_AB_d1),
    .q1(AB_q1)
);

blockmatmul_blockmatmul_Pipeline_1 grp_blockmatmul_Pipeline_1_fu_146(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_blockmatmul_Pipeline_1_fu_146_ap_start),
    .ap_done(grp_blockmatmul_Pipeline_1_fu_146_ap_done),
    .ap_idle(grp_blockmatmul_Pipeline_1_fu_146_ap_idle),
    .ap_ready(grp_blockmatmul_Pipeline_1_fu_146_ap_ready),
    .AB_address0(grp_blockmatmul_Pipeline_1_fu_146_AB_address0),
    .AB_ce0(grp_blockmatmul_Pipeline_1_fu_146_AB_ce0),
    .AB_we0(grp_blockmatmul_Pipeline_1_fu_146_AB_we0),
    .AB_d0(grp_blockmatmul_Pipeline_1_fu_146_AB_d0)
);

blockmatmul_blockmatmul_Pipeline_loadA grp_blockmatmul_Pipeline_loadA_fu_152(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_blockmatmul_Pipeline_loadA_fu_152_ap_start),
    .ap_done(grp_blockmatmul_Pipeline_loadA_fu_152_ap_done),
    .ap_idle(grp_blockmatmul_Pipeline_loadA_fu_152_ap_idle),
    .ap_ready(grp_blockmatmul_Pipeline_loadA_fu_152_ap_ready),
    .Arows_dout(Arows_dout),
    .Arows_empty_n(Arows_empty_n),
    .Arows_read(grp_blockmatmul_Pipeline_loadA_fu_152_Arows_read),
    .A_address0(grp_blockmatmul_Pipeline_loadA_fu_152_A_address0),
    .A_ce0(grp_blockmatmul_Pipeline_loadA_fu_152_A_ce0),
    .A_we0(grp_blockmatmul_Pipeline_loadA_fu_152_A_we0),
    .A_d0(grp_blockmatmul_Pipeline_loadA_fu_152_A_d0),
    .A_address1(grp_blockmatmul_Pipeline_loadA_fu_152_A_address1),
    .A_ce1(grp_blockmatmul_Pipeline_loadA_fu_152_A_ce1),
    .A_we1(grp_blockmatmul_Pipeline_loadA_fu_152_A_we1),
    .A_d1(grp_blockmatmul_Pipeline_loadA_fu_152_A_d1)
);

blockmatmul_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2 grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start),
    .ap_done(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done),
    .ap_idle(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_idle),
    .ap_ready(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_ready),
    .ABpartial_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_address0),
    .ABpartial_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_ce0),
    .ABpartial_we0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_we0),
    .ABpartial_d0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_d0),
    .AB_address0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_AB_address0),
    .AB_ce0(grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_AB_ce0),
    .AB_q0(AB_q0)
);

blockmatmul_blockmatmul_Pipeline_ps_i grp_blockmatmul_Pipeline_ps_i_fu_167(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start),
    .ap_done(grp_blockmatmul_Pipeline_ps_i_fu_167_ap_done),
    .ap_idle(grp_blockmatmul_Pipeline_ps_i_fu_167_ap_idle),
    .ap_ready(grp_blockmatmul_Pipeline_ps_i_fu_167_ap_ready),
    .zext_ln23(trunc_ln24_reg_414),
    .AB_address0(grp_blockmatmul_Pipeline_ps_i_fu_167_AB_address0),
    .AB_ce0(grp_blockmatmul_Pipeline_ps_i_fu_167_AB_ce0),
    .AB_we0(grp_blockmatmul_Pipeline_ps_i_fu_167_AB_we0),
    .AB_d0(grp_blockmatmul_Pipeline_ps_i_fu_167_AB_d0),
    .AB_q0(AB_q0),
    .AB_address1(grp_blockmatmul_Pipeline_ps_i_fu_167_AB_address1),
    .AB_ce1(grp_blockmatmul_Pipeline_ps_i_fu_167_AB_ce1),
    .AB_we1(grp_blockmatmul_Pipeline_ps_i_fu_167_AB_we1),
    .AB_d1(grp_blockmatmul_Pipeline_ps_i_fu_167_AB_d1),
    .AB_q1(AB_q1),
    .tmp_a_0(tmp_a_0_reg_419),
    .tmp_a_1(tmp_a_1_reg_454),
    .tmp_a_2(tmp_a_2_reg_459),
    .tmp_a_3(tmp_a_3_reg_424),
    .tmp_a_4(tmp_a_4_reg_429),
    .tmp_a_5(tmp_a_5_reg_434),
    .tmp_a_6(tmp_a_6_reg_464),
    .tmp_a_7(tmp_a_7_reg_469),
    .tmp_a_8(tmp_a_8_reg_474),
    .tmp_a_9(tmp_a_9_reg_479),
    .tmp_a_10(tmp_a_10_reg_484),
    .tmp_a_11(tmp_a_11_reg_489),
    .tmp_a_12(tmp_a_12_reg_494),
    .tmp_a_13(tmp_a_13_reg_439),
    .tmp_a_14(tmp_a_14_reg_444),
    .tmp_a_15(tmp_a_15_reg_449),
    .A_address0(grp_blockmatmul_Pipeline_ps_i_fu_167_A_address0),
    .A_ce0(grp_blockmatmul_Pipeline_ps_i_fu_167_A_ce0),
    .A_q0(A_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_blockmatmul_Pipeline_1_fu_146_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            grp_blockmatmul_Pipeline_1_fu_146_ap_start_reg <= 1'b1;
        end else if ((grp_blockmatmul_Pipeline_1_fu_146_ap_ready == 1'b1)) begin
            grp_blockmatmul_Pipeline_1_fu_146_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_blockmatmul_Pipeline_loadA_fu_152_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln13_fu_195_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (grp_blockmatmul_Pipeline_1_fu_146_ap_done == 1'b1))) begin
            grp_blockmatmul_Pipeline_loadA_fu_152_ap_start_reg <= 1'b1;
        end else if ((grp_blockmatmul_Pipeline_loadA_fu_152_ap_ready == 1'b1)) begin
            grp_blockmatmul_Pipeline_loadA_fu_152_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state6) & (1'b1 == Bcols_empty_n))) begin
            grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start_reg <= 1'b1;
        end else if ((grp_blockmatmul_Pipeline_ps_i_fu_167_ap_ready == 1'b1)) begin
            grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln23_fu_209_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
            grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start_reg <= 1'b1;
        end else if ((grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_ready == 1'b1)) begin
            grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        k_fu_130 <= 7'd0;
    end else if (((icmp_ln23_fu_209_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        k_fu_130 <= add_ln23_fu_215_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_a_0_reg_419 <= tmp_a_0_fu_230_p1;
        tmp_a_10_reg_484 <= {{Bcols_dout[351:320]}};
        tmp_a_11_reg_489 <= {{Bcols_dout[383:352]}};
        tmp_a_12_reg_494 <= {{Bcols_dout[415:384]}};
        tmp_a_13_reg_439 <= {{Bcols_dout[447:416]}};
        tmp_a_14_reg_444 <= {{Bcols_dout[479:448]}};
        tmp_a_15_reg_449 <= {{Bcols_dout[511:480]}};
        tmp_a_1_reg_454 <= {{Bcols_dout[63:32]}};
        tmp_a_2_reg_459 <= {{Bcols_dout[95:64]}};
        tmp_a_3_reg_424 <= {{Bcols_dout[127:96]}};
        tmp_a_4_reg_429 <= {{Bcols_dout[159:128]}};
        tmp_a_5_reg_434 <= {{Bcols_dout[191:160]}};
        tmp_a_6_reg_464 <= {{Bcols_dout[223:192]}};
        tmp_a_7_reg_469 <= {{Bcols_dout[255:224]}};
        tmp_a_8_reg_474 <= {{Bcols_dout[287:256]}};
        tmp_a_9_reg_479 <= {{Bcols_dout[319:288]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln23_fu_209_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        trunc_ln24_reg_414 <= trunc_ln24_fu_221_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_address0 = grp_blockmatmul_Pipeline_ps_i_fu_167_AB_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_AB_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_address0 = grp_blockmatmul_Pipeline_1_fu_146_AB_address0;
    end else begin
        AB_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_167_AB_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        AB_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_AB_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_ce0 = grp_blockmatmul_Pipeline_1_fu_146_AB_ce0;
    end else begin
        AB_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_ce1 = grp_blockmatmul_Pipeline_ps_i_fu_167_AB_ce1;
    end else begin
        AB_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_d0 = grp_blockmatmul_Pipeline_ps_i_fu_167_AB_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_d0 = grp_blockmatmul_Pipeline_1_fu_146_AB_d0;
    end else begin
        AB_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_we0 = grp_blockmatmul_Pipeline_ps_i_fu_167_AB_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        AB_we0 = grp_blockmatmul_Pipeline_1_fu_146_AB_we0;
    end else begin
        AB_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        AB_we1 = grp_blockmatmul_Pipeline_ps_i_fu_167_AB_we1;
    end else begin
        AB_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        A_address0 = grp_blockmatmul_Pipeline_ps_i_fu_167_A_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_address0 = grp_blockmatmul_Pipeline_loadA_fu_152_A_address0;
    end else begin
        A_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        A_ce0 = grp_blockmatmul_Pipeline_ps_i_fu_167_A_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        A_ce0 = grp_blockmatmul_Pipeline_loadA_fu_152_A_ce0;
    end else begin
        A_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_ce1 = grp_blockmatmul_Pipeline_loadA_fu_152_A_ce1;
    end else begin
        A_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_we0 = grp_blockmatmul_Pipeline_loadA_fu_152_A_we0;
    end else begin
        A_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        A_we1 = grp_blockmatmul_Pipeline_loadA_fu_152_A_we1;
    end else begin
        A_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        Arows_read = grp_blockmatmul_Pipeline_loadA_fu_152_Arows_read;
    end else begin
        Arows_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        Bcols_blk_n = Bcols_empty_n;
    end else begin
        Bcols_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (1'b1 == Bcols_empty_n))) begin
        Bcols_read = 1'b1;
    end else begin
        Bcols_read = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_blockmatmul_Pipeline_1_fu_146_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_blockmatmul_Pipeline_loadA_fu_152_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b0 == Bcols_empty_n)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_blockmatmul_Pipeline_ps_i_fu_167_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln13_fu_195_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (grp_blockmatmul_Pipeline_1_fu_146_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln13_fu_195_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (grp_blockmatmul_Pipeline_1_fu_146_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_blockmatmul_Pipeline_loadA_fu_152_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln23_fu_209_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (1'b1 == Bcols_empty_n))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_blockmatmul_Pipeline_ps_i_fu_167_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ABpartial_address0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_address0;

assign ABpartial_ce0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_ce0;

assign ABpartial_d0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_d0;

assign ABpartial_we0 = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ABpartial_we0;

assign add_ln23_fu_215_p2 = (k_fu_130 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign grp_blockmatmul_Pipeline_1_fu_146_ap_start = grp_blockmatmul_Pipeline_1_fu_146_ap_start_reg;

assign grp_blockmatmul_Pipeline_loadA_fu_152_ap_start = grp_blockmatmul_Pipeline_loadA_fu_152_ap_start_reg;

assign grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start = grp_blockmatmul_Pipeline_ps_i_fu_167_ap_start_reg;

assign grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start = grp_blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2_fu_160_ap_start_reg;

assign icmp_ln13_fu_195_p2 = ((trunc_ln5_fu_191_p1 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_209_p2 = ((k_fu_130 == 7'd64) ? 1'b1 : 1'b0);

assign tmp_a_0_fu_230_p1 = Bcols_dout[31:0];

assign trunc_ln24_fu_221_p1 = k_fu_130[5:0];

assign trunc_ln5_fu_191_p1 = it[1:0];

endmodule //blockmatmul
