Analysis & Synthesis report for opencoreNMR
Wed Feb 21 11:14:10 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Registers Added for RAM Pass-Through Logic
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_kfn1:auto_generated
 19. Source assignments for receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_0gn1:auto_generated
 20. Source assignments for receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_0gn1:auto_generated
 21. Source assignments for pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_kfn1:auto_generated
 22. Source assignments for pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_kfn1:auto_generated
 23. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0|altsyncram_gji1:auto_generated
 24. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 25. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 26. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 27. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 28. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 29. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 30. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 31. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 32. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 33. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 34. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 35. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 36. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 37. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 38. Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 39. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 40. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 41. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 42. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 43. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 44. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 45. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 46. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 47. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 48. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 49. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 50. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 51. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 52. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 53. Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 54. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 55. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 56. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 57. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 58. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 59. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 60. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 61. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 62. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 63. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 64. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 65. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 66. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 67. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 68. Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated
 69. Parameter Settings for User Entity Instance: Top-level Entity: |opencoreNMR
 70. Parameter Settings for User Entity Instance: pll:U1|pll_0002:pll_inst|altera_pll:altera_pll_i
 71. Parameter Settings for User Entity Instance: interface:U3
 72. Parameter Settings for User Entity Instance: pulseProgrammer:U5
 73. Parameter Settings for User Entity Instance: pulseProgrammer:U5|ram:U1
 74. Parameter Settings for User Entity Instance: pulseProgrammer:U5|lineLatch:U4
 75. Parameter Settings for User Entity Instance: pulseProgrammer:U6
 76. Parameter Settings for User Entity Instance: pulseProgrammer:U6|ram:U1
 77. Parameter Settings for User Entity Instance: pulseProgrammer:U6|lineLatch:U4
 78. Parameter Settings for User Entity Instance: pulseProgrammer:U7
 79. Parameter Settings for User Entity Instance: pulseProgrammer:U7|ram:U1
 80. Parameter Settings for User Entity Instance: pulseProgrammer:U7|lineLatch:U4
 81. Parameter Settings for User Entity Instance: receiver:U11
 82. Parameter Settings for User Entity Instance: receiver:U11|signalAccumulator:U2
 83. Parameter Settings for Inferred Entity Instance: pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0
 84. Parameter Settings for Inferred Entity Instance: receiver:U11|altsyncram:FID_real_rtl_0
 85. Parameter Settings for Inferred Entity Instance: receiver:U11|altsyncram:FID_imag_rtl_0
 86. Parameter Settings for Inferred Entity Instance: pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0
 87. Parameter Settings for Inferred Entity Instance: pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0
 88. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0
 89. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0
 90. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0
 91. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0
 92. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0
 93. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0
 94. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0
 95. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0
 96. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0
 97. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0
 98. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0
 99. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0
100. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0
101. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0
102. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0
103. Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0
104. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0
105. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0
106. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0
107. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0
108. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0
109. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0
110. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0
111. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0
112. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0
113. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0
114. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0
115. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0
116. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0
117. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0
118. Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0
119. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0
120. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0
121. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0
122. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0
123. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0
124. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0
125. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0
126. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0
127. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0
128. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0
129. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0
130. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0
131. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0
132. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0
133. Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0
134. altsyncram Parameter Settings by Entity Instance
135. Port Connectivity Checks: "receiver:U11|usbArbiter:U7"
136. Port Connectivity Checks: "receiver:U11"
137. Port Connectivity Checks: "phaseController:U10"
138. Port Connectivity Checks: "phaseController:U9"
139. Port Connectivity Checks: "phaseController:U8|phaseCycleMemoryArray:U1|pMux:U0"
140. Port Connectivity Checks: "pulseProgrammer:U7"
141. Port Connectivity Checks: "pulseProgrammer:U6"
142. Port Connectivity Checks: "pulseProgrammer:U5"
143. Port Connectivity Checks: "interface:U3|FIFO:U8"
144. Port Connectivity Checks: "interface:U3"
145. Port Connectivity Checks: "pll:U1"
146. Post-Synthesis Netlist Statistics for Top Partition
147. Elapsed Time Per Partition
148. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Feb 21 11:14:08 2018       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; opencoreNMR                                 ;
; Top-level Entity Name           ; opencoreNMR                                 ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 19876                                       ;
; Total pins                      ; 202                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,482,688                                   ;
; Total DSP Blocks                ; 102                                         ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA7F31C8        ;                    ;
; Top-level entity name                                                           ; opencoreNMR        ; opencoreNMR        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Optimization Technique                                                          ; Speed              ; Balanced           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.34        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  33.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                     ;
+------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                               ; Library ;
+------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+
; ../src/usbArbiter.vhd              ; yes             ; User VHDL File               ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/usbArbiter.vhd                          ;         ;
; ../src/signalAccumulator.vhd       ; yes             ; User VHDL File               ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/signalAccumulator.vhd                   ;         ;
; ../src/receiver.vhd                ; yes             ; User VHDL File               ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/receiver.vhd                            ;         ;
; ../src/QuadDDS20MHz.vhd            ; yes             ; User VHDL File               ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/QuadDDS20MHz.vhd                        ;         ;
; ../src/pulseProgrammer.vhd         ; yes             ; User VHDL File               ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pulseProgrammer.vhd                     ;         ;
; ../src/phaseCycle.vhd              ; yes             ; User VHDL File               ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd                          ;         ;
; ../src/phaseController.vhd         ; yes             ; User VHDL File               ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseController.vhd                     ;         ;
; ../src/opencoreNMR.vhd             ; yes             ; User VHDL File               ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd                         ;         ;
; ../src/interface.vhd               ; yes             ; User VHDL File               ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd                           ;         ;
; ../src/pll_cyclone5/pll.vhd        ; yes             ; User Wizard-Generated File   ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pll_cyclone5/pll.vhd                    ; pll     ;
; ../src/pll_cyclone5/pll/pll_0002.v ; yes             ; User Verilog HDL File        ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pll_cyclone5/pll/pll_0002.v             ; pll     ;
; altera_pll.v                       ; yes             ; Megafunction                 ; /home/takezo/dev/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                 ; /home/takezo/dev/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                 ; /home/takezo/dev/intelFPGA_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                 ; /home/takezo/dev/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                 ; /home/takezo/dev/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal170.inc                     ; yes             ; Megafunction                 ; /home/takezo/dev/intelFPGA_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc        ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                 ; /home/takezo/dev/intelFPGA_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                         ; yes             ; Megafunction                 ; /home/takezo/dev/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                         ; yes             ; Megafunction                 ; /home/takezo/dev/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                       ; yes             ; Megafunction                 ; /home/takezo/dev/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_kfn1.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/cyclone5/db/altsyncram_kfn1.tdf             ;         ;
; db/altsyncram_0gn1.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/cyclone5/db/altsyncram_0gn1.tdf             ;         ;
; db/decode_5la.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/cyclone5/db/decode_5la.tdf                  ;         ;
; db/mux_2hb.tdf                     ; yes             ; Auto-Generated Megafunction  ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/cyclone5/db/mux_2hb.tdf                     ;         ;
; db/altsyncram_gji1.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/cyclone5/db/altsyncram_gji1.tdf             ;         ;
; db/altsyncram_emi1.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/takezo/opencoreNMR/opencorenmr-fpga-2018/cyclone5/db/altsyncram_emi1.tdf             ;         ;
+------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                   ;
+---------------------------------------------+-----------------------------------------------------------------+
; Resource                                    ; Usage                                                           ;
+---------------------------------------------+-----------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 25079                                                           ;
;                                             ;                                                                 ;
; Combinational ALUT usage for logic          ; 35363                                                           ;
;     -- 7 input functions                    ; 92                                                              ;
;     -- 6 input functions                    ; 13655                                                           ;
;     -- 5 input functions                    ; 9365                                                            ;
;     -- 4 input functions                    ; 675                                                             ;
;     -- <=3 input functions                  ; 11576                                                           ;
;                                             ;                                                                 ;
; Dedicated logic registers                   ; 19876                                                           ;
;                                             ;                                                                 ;
; I/O pins                                    ; 202                                                             ;
; Total MLAB memory bits                      ; 0                                                               ;
; Total block memory bits                     ; 2482688                                                         ;
;                                             ;                                                                 ;
; Total DSP Blocks                            ; 102                                                             ;
;                                             ;                                                                 ;
; Total PLLs                                  ; 3                                                               ;
;     -- PLLs                                 ; 3                                                               ;
;                                             ;                                                                 ;
; Maximum fan-out node                        ; pll:U1|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 12695                                                           ;
; Total fan-out                               ; 234676                                                          ;
; Average fan-out                             ; 4.14                                                            ;
+---------------------------------------------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                 ; Entity Name           ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |opencoreNMR                                    ; 35363 (182)         ; 19876 (86)                ; 2482688           ; 102        ; 202  ; 0            ; |opencoreNMR                                                                                                                        ; opencoreNMR           ; work         ;
;    |interface:U3|                               ; 26465 (25954)       ; 9702 (9081)               ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|interface:U3                                                                                                           ; interface             ; work         ;
;       |FIFO:U8|                                 ; 323 (323)           ; 526 (526)                 ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|interface:U3|FIFO:U8                                                                                                   ; FIFO                  ; work         ;
;       |Rx:U2|                                   ; 65 (37)             ; 36 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|interface:U3|Rx:U2                                                                                                     ; Rx                    ; work         ;
;          |RxBaudGen:U1|                         ; 28 (28)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|interface:U3|Rx:U2|RxBaudGen:U1                                                                                        ; RxBaudGen             ; work         ;
;       |Tx:U1|                                   ; 53 (37)             ; 37 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|interface:U3|Tx:U1                                                                                                     ; Tx                    ; work         ;
;          |TxBaudGen:U1|                         ; 16 (16)             ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|interface:U3|Tx:U1|TxBaudGen:U1                                                                                        ; TxBaudGen             ; work         ;
;       |aToHex:U4|                               ; 16 (16)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|interface:U3|aToHex:U4                                                                                                 ; aToHex                ; work         ;
;       |aToHex:U5|                               ; 15 (15)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|interface:U3|aToHex:U5                                                                                                 ; aToHex                ; work         ;
;       |aToHex:U6|                               ; 15 (15)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|interface:U3|aToHex:U6                                                                                                 ; aToHex                ; work         ;
;       |aToHex:U7|                               ; 17 (17)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|interface:U3|aToHex:U7                                                                                                 ; aToHex                ; work         ;
;       |hexToA:U3|                               ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|interface:U3|hexToA:U3                                                                                                 ; hexToA                ; work         ;
;    |phaseController:U10|                        ; 999 (27)            ; 713 (44)                  ; 19200             ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10                                                                                                    ; phaseController       ; work         ;
;       |QuadDDS20MHz:U2|                         ; 168 (168)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|QuadDDS20MHz:U2                                                                                    ; QuadDDS20MHz          ; work         ;
;       |phaseCycleMemoryArray:U1|                ; 804 (18)            ; 646 (6)                   ; 19200             ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1                                                                           ; phaseCycleMemoryArray ; work         ;
;          |pMux:U0|                              ; 151 (151)           ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|pMux:U0                                                                   ; pMux                  ; work         ;
;          |phaseCycleMemory:U10|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10                                                      ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0                                  ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated   ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U11|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11                                                      ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0                                  ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated   ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U12|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12                                                      ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0                                  ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated   ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U13|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13                                                      ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0                                  ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated   ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U14|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14                                                      ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0                                  ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated   ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U15|                 ; 53 (53)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15                                                      ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0                                  ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated   ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U1|                  ; 45 (45)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U2|                  ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U3|                  ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U4|                  ; 42 (42)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U5|                  ; 42 (42)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U6|                  ; 42 (42)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U7|                  ; 42 (42)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U8|                  ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U9|                  ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;    |phaseController:U8|                         ; 1046 (27)           ; 747 (44)                  ; 19456             ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8                                                                                                     ; phaseController       ; work         ;
;       |QuadDDS20MHz:U2|                         ; 169 (169)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|QuadDDS20MHz:U2                                                                                     ; QuadDDS20MHz          ; work         ;
;       |phaseCycleMemoryArray:U1|                ; 850 (18)            ; 680 (6)                   ; 19456             ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1                                                                            ; phaseCycleMemoryArray ; work         ;
;          |acqPhaseCycleMemory:U16|              ; 58 (58)             ; 34 (34)                   ; 256               ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16                                                    ; acqPhaseCycleMemory   ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0                                ; altsyncram            ; work         ;
;                |altsyncram_gji1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0|altsyncram_gji1:auto_generated ; altsyncram_gji1       ; work         ;
;          |pMux:U0|                              ; 151 (151)           ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|pMux:U0                                                                    ; pMux                  ; work         ;
;          |phaseCycleMemory:U10|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U11|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U12|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U13|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U14|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U15|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U1|                  ; 45 (45)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U2|                  ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U3|                  ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U4|                  ; 42 (42)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U5|                  ; 42 (42)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U6|                  ; 42 (42)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U7|                  ; 42 (42)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U8|                  ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U9|                  ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;    |phaseController:U9|                         ; 1000 (27)           ; 713 (44)                  ; 19200             ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9                                                                                                     ; phaseController       ; work         ;
;       |QuadDDS20MHz:U2|                         ; 169 (169)           ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|QuadDDS20MHz:U2                                                                                     ; QuadDDS20MHz          ; work         ;
;       |phaseCycleMemoryArray:U1|                ; 804 (18)            ; 646 (6)                   ; 19200             ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1                                                                            ; phaseCycleMemoryArray ; work         ;
;          |pMux:U0|                              ; 151 (151)           ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|pMux:U0                                                                    ; pMux                  ; work         ;
;          |phaseCycleMemory:U10|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U11|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U12|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U13|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U14|                 ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U15|                 ; 53 (53)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15                                                       ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0                                   ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated    ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U1|                  ; 45 (45)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U2|                  ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U3|                  ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U4|                  ; 42 (42)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U5|                  ; 42 (42)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U6|                  ; 42 (42)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U7|                  ; 42 (42)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U8|                  ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;          |phaseCycleMemory:U9|                  ; 41 (41)             ; 42 (42)                   ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9                                                        ; phaseCycleMemory      ; work         ;
;             |altsyncram:ph_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0                                    ; altsyncram            ; work         ;
;                |altsyncram_emi1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1280              ; 0          ; 0    ; 0            ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated     ; altsyncram_emi1       ; work         ;
;    |pll:U1|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|pll:U1                                                                                                                 ; pll                   ; pll          ;
;       |pll_0002:pll_inst|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|pll:U1|pll_0002:pll_inst                                                                                               ; pll_0002              ; pll          ;
;          |altera_pll:altera_pll_i|              ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|pll:U1|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                       ; altera_pll            ; work         ;
;    |pulseProgrammer:U5|                         ; 517 (466)           ; 366 (263)                 ; 458752            ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U5                                                                                                     ; pulseProgrammer       ; work         ;
;       |lineLatch:U4|                            ; 1 (1)               ; 62 (62)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U5|lineLatch:U4                                                                                        ; lineLatch             ; work         ;
;       |ram:U1|                                  ; 1 (1)               ; 0 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U5|ram:U1                                                                                              ; ram                   ; work         ;
;          |altsyncram:ram_block_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0                                                                   ; altsyncram            ; work         ;
;             |altsyncram_kfn1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_kfn1:auto_generated                                    ; altsyncram_kfn1       ; work         ;
;       |timer:U2|                                ; 49 (49)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U5|timer:U2                                                                                            ; timer                 ; work         ;
;    |pulseProgrammer:U6|                         ; 518 (467)           ; 361 (263)                 ; 458752            ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U6                                                                                                     ; pulseProgrammer       ; work         ;
;       |lineLatch:U4|                            ; 1 (1)               ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U6|lineLatch:U4                                                                                        ; lineLatch             ; work         ;
;       |ram:U1|                                  ; 1 (1)               ; 0 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U6|ram:U1                                                                                              ; ram                   ; work         ;
;          |altsyncram:ram_block_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0                                                                   ; altsyncram            ; work         ;
;             |altsyncram_kfn1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_kfn1:auto_generated                                    ; altsyncram_kfn1       ; work         ;
;       |timer:U2|                                ; 49 (49)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U6|timer:U2                                                                                            ; timer                 ; work         ;
;    |pulseProgrammer:U7|                         ; 556 (465)           ; 361 (263)                 ; 458752            ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U7                                                                                                     ; pulseProgrammer       ; work         ;
;       |lineLatch:U4|                            ; 1 (1)               ; 57 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U7|lineLatch:U4                                                                                        ; lineLatch             ; work         ;
;       |ram:U1|                                  ; 1 (1)               ; 0 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U7|ram:U1                                                                                              ; ram                   ; work         ;
;          |altsyncram:ram_block_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0                                                                   ; altsyncram            ; work         ;
;             |altsyncram_kfn1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 458752            ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_kfn1:auto_generated                                    ; altsyncram_kfn1       ; work         ;
;       |timer:U2|                                ; 89 (89)             ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|pulseProgrammer:U7|timer:U2                                                                                            ; timer                 ; work         ;
;    |receiver:U11|                               ; 4080 (3645)         ; 6827 (6525)               ; 1048576           ; 102        ; 0    ; 0            ; |opencoreNMR|receiver:U11                                                                                                           ; receiver              ; work         ;
;       |altsyncram:FID_imag_rtl_0|               ; 32 (0)              ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |opencoreNMR|receiver:U11|altsyncram:FID_imag_rtl_0                                                                                 ; altsyncram            ; work         ;
;          |altsyncram_0gn1:auto_generated|       ; 32 (0)              ; 1 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |opencoreNMR|receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_0gn1:auto_generated                                                  ; altsyncram_0gn1       ; work         ;
;             |mux_2hb:mux3|                      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_0gn1:auto_generated|mux_2hb:mux3                                     ; mux_2hb               ; work         ;
;       |altsyncram:FID_real_rtl_0|               ; 34 (0)              ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |opencoreNMR|receiver:U11|altsyncram:FID_real_rtl_0                                                                                 ; altsyncram            ; work         ;
;          |altsyncram_0gn1:auto_generated|       ; 34 (0)              ; 1 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |opencoreNMR|receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_0gn1:auto_generated                                                  ; altsyncram_0gn1       ; work         ;
;             |decode_5la:decode2|                ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_0gn1:auto_generated|decode_5la:decode2                               ; decode_5la            ; work         ;
;             |mux_2hb:mux3|                      ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_0gn1:auto_generated|mux_2hb:mux3                                     ; mux_2hb               ; work         ;
;       |signalAccumulator:U2|                    ; 355 (355)           ; 282 (282)                 ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|receiver:U11|signalAccumulator:U2                                                                                      ; signalAccumulator     ; work         ;
;       |usbArbiter:U7|                           ; 14 (14)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |opencoreNMR|receiver:U11|usbArbiter:U7                                                                                             ; usbArbiter            ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0|altsyncram_gji1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 2            ; 128          ; 2            ; 256    ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 128          ; 10           ; 128          ; 10           ; 1280   ; None ;
; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_kfn1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 4096         ; 112          ; 4096         ; 112          ; 458752 ; None ;
; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_kfn1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 4096         ; 112          ; 4096         ; 112          ; 458752 ; None ;
; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_kfn1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; 4096         ; 112          ; 4096         ; 112          ; 458752 ; None ;
; receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_0gn1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; None ;
; receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_0gn1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Simple Dual Port ; 16384        ; 32           ; 16384        ; 32           ; 524288 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary ;
+-------------------------------+--------------+
; Statistic                     ; Number Used  ;
+-------------------------------+--------------+
; Two Independent 18x18         ; 102          ;
; Total number of DSP blocks    ; 102          ;
;                               ;              ;
; Fixed Point Signed Multiplier ; 102          ;
+-------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File             ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------------------+
; Altera ; altera_pll   ; 17.0    ; N/A          ; N/A          ; |opencoreNMR|pll:U1 ; ../src/pll_cyclone5/pll.vhd ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------------------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+-------------------------------------------+-----------------------------------------------------+
; Register name                             ; Reason for Removal                                  ;
+-------------------------------------------+-----------------------------------------------------+
; pulseProgrammer:U7|inTrigStateNotReg[2,5] ; Stuck at VCC due to stuck port data_in              ;
; pulseProgrammer:U7|inTrigStateReg[2,5]    ; Stuck at GND due to stuck port data_in              ;
; pulseProgrammer:U6|inTrigStateNotReg[2,4] ; Stuck at VCC due to stuck port data_in              ;
; pulseProgrammer:U6|inTrigStateReg[2,4]    ; Stuck at GND due to stuck port data_in              ;
; pulseProgrammer:U5|inTrigStateNotReg[2,3] ; Stuck at VCC due to stuck port data_in              ;
; pulseProgrammer:U5|inTrigStateReg[2,3]    ; Stuck at GND due to stuck port data_in              ;
; receiver:U11|sigCReg2b[13..30]            ; Merged with receiver:U11|sigCReg2b[31]              ;
; receiver:U11|avSigCReg[0][13]             ; Merged with receiver:U11|sigCReg2b[31]              ;
; receiver:U11|avSigCReg[0][14]             ; Merged with receiver:U11|sigCReg2b[31]              ;
; receiver:U11|avSigCReg[0][15]             ; Merged with receiver:U11|sigCReg2b[31]              ;
; receiver:U11|avSigCReg[0][16]             ; Merged with receiver:U11|sigCReg2b[31]              ;
; receiver:U11|avSigCReg[0][17]             ; Merged with receiver:U11|sigCReg2b[31]              ;
; receiver:U11|avSigCReg[0][12]             ; Merged with receiver:U11|sigCReg2b[12]              ;
; receiver:U11|avSigCReg[0][11]             ; Merged with receiver:U11|sigCReg2b[11]              ;
; receiver:U11|avSigCReg[0][10]             ; Merged with receiver:U11|sigCReg2b[10]              ;
; receiver:U11|avSigCReg[0][9]              ; Merged with receiver:U11|sigCReg2b[9]               ;
; receiver:U11|avSigCReg[0][8]              ; Merged with receiver:U11|sigCReg2b[8]               ;
; receiver:U11|avSigCReg[0][7]              ; Merged with receiver:U11|sigCReg2b[7]               ;
; receiver:U11|avSigCReg[0][6]              ; Merged with receiver:U11|sigCReg2b[6]               ;
; receiver:U11|avSigCReg[0][5]              ; Merged with receiver:U11|sigCReg2b[5]               ;
; receiver:U11|avSigCReg[0][4]              ; Merged with receiver:U11|sigCReg2b[4]               ;
; receiver:U11|avSigCReg[0][3]              ; Merged with receiver:U11|sigCReg2b[3]               ;
; receiver:U11|avSigCReg[0][2]              ; Merged with receiver:U11|sigCReg2b[2]               ;
; receiver:U11|avSigCReg[0][1]              ; Merged with receiver:U11|sigCReg2b[1]               ;
; receiver:U11|avSigCReg[0][0]              ; Merged with receiver:U11|sigCReg2b[0]               ;
; receiver:U11|sigSReg2b[13..30]            ; Merged with receiver:U11|sigSReg2b[31]              ;
; receiver:U11|avSigSReg[0][13]             ; Merged with receiver:U11|sigSReg2b[31]              ;
; receiver:U11|avSigSReg[0][14]             ; Merged with receiver:U11|sigSReg2b[31]              ;
; receiver:U11|avSigSReg[0][15]             ; Merged with receiver:U11|sigSReg2b[31]              ;
; receiver:U11|avSigSReg[0][16]             ; Merged with receiver:U11|sigSReg2b[31]              ;
; receiver:U11|avSigSReg[0][17]             ; Merged with receiver:U11|sigSReg2b[31]              ;
; receiver:U11|avSigSReg[0][12]             ; Merged with receiver:U11|sigSReg2b[12]              ;
; receiver:U11|avSigSReg[0][11]             ; Merged with receiver:U11|sigSReg2b[11]              ;
; receiver:U11|avSigSReg[0][10]             ; Merged with receiver:U11|sigSReg2b[10]              ;
; receiver:U11|avSigSReg[0][9]              ; Merged with receiver:U11|sigSReg2b[9]               ;
; receiver:U11|avSigSReg[0][8]              ; Merged with receiver:U11|sigSReg2b[8]               ;
; receiver:U11|avSigSReg[0][7]              ; Merged with receiver:U11|sigSReg2b[7]               ;
; receiver:U11|avSigSReg[0][6]              ; Merged with receiver:U11|sigSReg2b[6]               ;
; receiver:U11|avSigSReg[0][5]              ; Merged with receiver:U11|sigSReg2b[5]               ;
; receiver:U11|avSigSReg[0][4]              ; Merged with receiver:U11|sigSReg2b[4]               ;
; receiver:U11|avSigSReg[0][3]              ; Merged with receiver:U11|sigSReg2b[3]               ;
; receiver:U11|avSigSReg[0][2]              ; Merged with receiver:U11|sigSReg2b[2]               ;
; receiver:U11|avSigSReg[0][1]              ; Merged with receiver:U11|sigSReg2b[1]               ;
; receiver:U11|avSigSReg[0][0]              ; Merged with receiver:U11|sigSReg2b[0]               ;
; receiver:U11|CSImagReg[0][23]             ; Merged with receiver:U11|CSImagReg[0][22]           ;
; receiver:U11|CSImagReg[0][24]             ; Merged with receiver:U11|CSImagReg[0][22]           ;
; receiver:U11|CSImagReg[0][25]             ; Merged with receiver:U11|CSImagReg[0][22]           ;
; receiver:U11|CSImagReg[0][26]             ; Merged with receiver:U11|CSImagReg[0][22]           ;
; receiver:U11|CSImagReg[0][27]             ; Merged with receiver:U11|CSImagReg[0][22]           ;
; receiver:U11|CSImagReg[0][28]             ; Merged with receiver:U11|CSImagReg[0][22]           ;
; receiver:U11|CSImagReg[0][29]             ; Merged with receiver:U11|CSImagReg[0][22]           ;
; receiver:U11|CSImagReg[0][30]             ; Merged with receiver:U11|CSImagReg[0][22]           ;
; receiver:U11|CSImagReg[0][31]             ; Merged with receiver:U11|CSImagReg[0][22]           ;
; receiver:U11|CSRealReg[0][23]             ; Merged with receiver:U11|CSRealReg[0][22]           ;
; receiver:U11|CSRealReg[0][24]             ; Merged with receiver:U11|CSRealReg[0][22]           ;
; receiver:U11|CSRealReg[0][25]             ; Merged with receiver:U11|CSRealReg[0][22]           ;
; receiver:U11|CSRealReg[0][26]             ; Merged with receiver:U11|CSRealReg[0][22]           ;
; receiver:U11|CSRealReg[0][27]             ; Merged with receiver:U11|CSRealReg[0][22]           ;
; receiver:U11|CSRealReg[0][28]             ; Merged with receiver:U11|CSRealReg[0][22]           ;
; receiver:U11|CSRealReg[0][29]             ; Merged with receiver:U11|CSRealReg[0][22]           ;
; receiver:U11|CSRealReg[0][30]             ; Merged with receiver:U11|CSRealReg[0][22]           ;
; receiver:U11|CSRealReg[0][31]             ; Merged with receiver:U11|CSRealReg[0][22]           ;
; pulseProgrammer:U7|inTrigStateReg[1]      ; Merged with pulseProgrammer:U7|inTrigStateNotReg[1] ;
; pulseProgrammer:U7|inTrigStateReg[3]      ; Merged with pulseProgrammer:U7|inTrigStateNotReg[3] ;
; pulseProgrammer:U7|inTrigStateReg[4]      ; Merged with pulseProgrammer:U7|inTrigStateNotReg[4] ;
; pulseProgrammer:U6|inTrigStateReg[1]      ; Merged with pulseProgrammer:U6|inTrigStateNotReg[1] ;
; pulseProgrammer:U6|inTrigStateReg[3]      ; Merged with pulseProgrammer:U6|inTrigStateNotReg[3] ;
; pulseProgrammer:U6|inTrigStateReg[5]      ; Merged with pulseProgrammer:U6|inTrigStateNotReg[5] ;
; pulseProgrammer:U5|inTrigStateReg[1]      ; Merged with pulseProgrammer:U5|inTrigStateNotReg[1] ;
; pulseProgrammer:U5|inTrigStateReg[4]      ; Merged with pulseProgrammer:U5|inTrigStateNotReg[4] ;
; pulseProgrammer:U5|inTrigStateReg[5]      ; Merged with pulseProgrammer:U5|inTrigStateNotReg[5] ;
; receiver:U11|INTF_stateReg[5..7]          ; Merged with receiver:U11|INTF_stateReg[4]           ;
; interface:U3|hexToA:U3|QReg[5]            ; Merged with interface:U3|hexToA:U3|QReg[4]          ;
; interface:U3|messageReg[7]                ; Stuck at GND due to stuck port data_in              ;
; interface:U3|mReg[6..9]                   ; Lost fanout                                         ;
; receiver:U11|CSRealReg[1][24]             ; Merged with receiver:U11|CSRealReg[1][23]           ;
; receiver:U11|CSRealReg[1][25]             ; Merged with receiver:U11|CSRealReg[1][23]           ;
; receiver:U11|CSRealReg[1][26]             ; Merged with receiver:U11|CSRealReg[1][23]           ;
; receiver:U11|CSRealReg[1][27]             ; Merged with receiver:U11|CSRealReg[1][23]           ;
; receiver:U11|CSRealReg[1][28]             ; Merged with receiver:U11|CSRealReg[1][23]           ;
; receiver:U11|CSRealReg[1][29]             ; Merged with receiver:U11|CSRealReg[1][23]           ;
; receiver:U11|CSRealReg[1][30]             ; Merged with receiver:U11|CSRealReg[1][23]           ;
; receiver:U11|CSRealReg[1][31]             ; Merged with receiver:U11|CSRealReg[1][23]           ;
; receiver:U11|CSRealReg[2][25]             ; Merged with receiver:U11|CSRealReg[2][24]           ;
; receiver:U11|CSRealReg[2][26]             ; Merged with receiver:U11|CSRealReg[2][24]           ;
; receiver:U11|CSRealReg[2][27]             ; Merged with receiver:U11|CSRealReg[2][24]           ;
; receiver:U11|CSRealReg[2][28]             ; Merged with receiver:U11|CSRealReg[2][24]           ;
; receiver:U11|CSRealReg[2][29]             ; Merged with receiver:U11|CSRealReg[2][24]           ;
; receiver:U11|CSRealReg[2][30]             ; Merged with receiver:U11|CSRealReg[2][24]           ;
; receiver:U11|CSRealReg[2][31]             ; Merged with receiver:U11|CSRealReg[2][24]           ;
; receiver:U11|CSRealReg[3][26]             ; Merged with receiver:U11|CSRealReg[3][25]           ;
; receiver:U11|CSRealReg[3][27]             ; Merged with receiver:U11|CSRealReg[3][25]           ;
; receiver:U11|CSRealReg[3][28]             ; Merged with receiver:U11|CSRealReg[3][25]           ;
; receiver:U11|CSRealReg[3][29]             ; Merged with receiver:U11|CSRealReg[3][25]           ;
; receiver:U11|CSRealReg[3][30]             ; Merged with receiver:U11|CSRealReg[3][25]           ;
; receiver:U11|CSRealReg[3][31]             ; Merged with receiver:U11|CSRealReg[3][25]           ;
; receiver:U11|CSRealReg[4][26]             ; Merged with receiver:U11|CSRealReg[4][31]           ;
; receiver:U11|CSRealReg[4][27]             ; Merged with receiver:U11|CSRealReg[4][31]           ;
; receiver:U11|CSRealReg[4][28]             ; Merged with receiver:U11|CSRealReg[4][31]           ;
; receiver:U11|CSRealReg[4][29]             ; Merged with receiver:U11|CSRealReg[4][31]           ;
; receiver:U11|CSRealReg[4][30]             ; Merged with receiver:U11|CSRealReg[4][31]           ;
; receiver:U11|CSRealReg[5][27]             ; Merged with receiver:U11|CSRealReg[5][31]           ;
; receiver:U11|CSRealReg[5][28]             ; Merged with receiver:U11|CSRealReg[5][31]           ;
; receiver:U11|CSRealReg[5][29]             ; Merged with receiver:U11|CSRealReg[5][31]           ;
; receiver:U11|CSRealReg[5][30]             ; Merged with receiver:U11|CSRealReg[5][31]           ;
; receiver:U11|CSRealReg[6][28]             ; Merged with receiver:U11|CSRealReg[6][31]           ;
; receiver:U11|CSRealReg[6][29]             ; Merged with receiver:U11|CSRealReg[6][31]           ;
; receiver:U11|CSRealReg[6][30]             ; Merged with receiver:U11|CSRealReg[6][31]           ;
; receiver:U11|CSRealReg[7][29]             ; Merged with receiver:U11|CSRealReg[7][31]           ;
; receiver:U11|CSRealReg[7][30]             ; Merged with receiver:U11|CSRealReg[7][31]           ;
; receiver:U11|CSImagReg[1][24]             ; Merged with receiver:U11|CSImagReg[1][23]           ;
; receiver:U11|CSImagReg[1][25]             ; Merged with receiver:U11|CSImagReg[1][23]           ;
; receiver:U11|CSImagReg[1][26]             ; Merged with receiver:U11|CSImagReg[1][23]           ;
; receiver:U11|CSImagReg[1][27]             ; Merged with receiver:U11|CSImagReg[1][23]           ;
; receiver:U11|CSImagReg[1][28]             ; Merged with receiver:U11|CSImagReg[1][23]           ;
; receiver:U11|CSImagReg[1][29]             ; Merged with receiver:U11|CSImagReg[1][23]           ;
; receiver:U11|CSImagReg[1][30]             ; Merged with receiver:U11|CSImagReg[1][23]           ;
; receiver:U11|CSImagReg[1][31]             ; Merged with receiver:U11|CSImagReg[1][23]           ;
; receiver:U11|CSImagReg[2][25]             ; Merged with receiver:U11|CSImagReg[2][24]           ;
; receiver:U11|CSImagReg[2][26]             ; Merged with receiver:U11|CSImagReg[2][24]           ;
; receiver:U11|CSImagReg[2][27]             ; Merged with receiver:U11|CSImagReg[2][24]           ;
; receiver:U11|CSImagReg[2][28]             ; Merged with receiver:U11|CSImagReg[2][24]           ;
; receiver:U11|CSImagReg[2][29]             ; Merged with receiver:U11|CSImagReg[2][24]           ;
; receiver:U11|CSImagReg[2][30]             ; Merged with receiver:U11|CSImagReg[2][24]           ;
; receiver:U11|CSImagReg[2][31]             ; Merged with receiver:U11|CSImagReg[2][24]           ;
; receiver:U11|CSImagReg[3][26]             ; Merged with receiver:U11|CSImagReg[3][25]           ;
; receiver:U11|CSImagReg[3][27]             ; Merged with receiver:U11|CSImagReg[3][25]           ;
; receiver:U11|CSImagReg[3][28]             ; Merged with receiver:U11|CSImagReg[3][25]           ;
; receiver:U11|CSImagReg[3][29]             ; Merged with receiver:U11|CSImagReg[3][25]           ;
; receiver:U11|CSImagReg[3][30]             ; Merged with receiver:U11|CSImagReg[3][25]           ;
; receiver:U11|CSImagReg[3][31]             ; Merged with receiver:U11|CSImagReg[3][25]           ;
; receiver:U11|CSImagReg[4][26]             ; Merged with receiver:U11|CSImagReg[4][31]           ;
; receiver:U11|CSImagReg[4][27]             ; Merged with receiver:U11|CSImagReg[4][31]           ;
; receiver:U11|CSImagReg[4][28]             ; Merged with receiver:U11|CSImagReg[4][31]           ;
; receiver:U11|CSImagReg[4][29]             ; Merged with receiver:U11|CSImagReg[4][31]           ;
; receiver:U11|CSImagReg[4][30]             ; Merged with receiver:U11|CSImagReg[4][31]           ;
; receiver:U11|CSImagReg[5][27]             ; Merged with receiver:U11|CSImagReg[5][31]           ;
; receiver:U11|CSImagReg[5][28]             ; Merged with receiver:U11|CSImagReg[5][31]           ;
; receiver:U11|CSImagReg[5][29]             ; Merged with receiver:U11|CSImagReg[5][31]           ;
; receiver:U11|CSImagReg[5][30]             ; Merged with receiver:U11|CSImagReg[5][31]           ;
; receiver:U11|CSImagReg[6][28]             ; Merged with receiver:U11|CSImagReg[6][31]           ;
; receiver:U11|CSImagReg[6][29]             ; Merged with receiver:U11|CSImagReg[6][31]           ;
; receiver:U11|CSImagReg[6][30]             ; Merged with receiver:U11|CSImagReg[6][31]           ;
; receiver:U11|CSImagReg[7][29]             ; Merged with receiver:U11|CSImagReg[7][31]           ;
; receiver:U11|CSImagReg[7][30]             ; Merged with receiver:U11|CSImagReg[7][31]           ;
; receiver:U11|avSigSReg[1][15]             ; Merged with receiver:U11|avSigSReg[1][14]           ;
; receiver:U11|avSigSReg[1][16]             ; Merged with receiver:U11|avSigSReg[1][14]           ;
; receiver:U11|avSigSReg[1][17]             ; Merged with receiver:U11|avSigSReg[1][14]           ;
; receiver:U11|avSigCReg[1][15]             ; Merged with receiver:U11|avSigCReg[1][14]           ;
; receiver:U11|avSigCReg[1][16]             ; Merged with receiver:U11|avSigCReg[1][14]           ;
; receiver:U11|avSigCReg[1][17]             ; Merged with receiver:U11|avSigCReg[1][14]           ;
; receiver:U11|avSigSReg[2][16]             ; Merged with receiver:U11|avSigSReg[2][15]           ;
; receiver:U11|avSigSReg[2][17]             ; Merged with receiver:U11|avSigSReg[2][15]           ;
; receiver:U11|avSigCReg[2][16]             ; Merged with receiver:U11|avSigCReg[2][15]           ;
; receiver:U11|avSigCReg[2][17]             ; Merged with receiver:U11|avSigCReg[2][15]           ;
; receiver:U11|avSigSReg[3][17]             ; Merged with receiver:U11|avSigSReg[3][16]           ;
; receiver:U11|avSigCReg[3][17]             ; Merged with receiver:U11|avSigCReg[3][16]           ;
; receiver:U11|sigCLatchReg                 ; Merged with receiver:U11|sigSLatchReg               ;
; interface:U3|coAddressReg[6..9]           ; Lost fanout                                         ;
; Total Number of Removed Registers = 207   ;                                                     ;
+-------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                          ;
+------------------------------+--------------------+------------------------------------------------------------------+
; Register name                ; Reason for Removal ; Registers Removed due to This Register                           ;
+------------------------------+--------------------+------------------------------------------------------------------+
; interface:U3|mReg[9]         ; Lost Fanouts       ; interface:U3|mReg[8], interface:U3|mReg[7], interface:U3|mReg[6] ;
; interface:U3|coAddressReg[9] ; Lost Fanouts       ; interface:U3|coAddressReg[8], interface:U3|coAddressReg[7],      ;
;                              ;                    ; interface:U3|coAddressReg[6]                                     ;
+------------------------------+--------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 19876 ;
; Number of registers using Synchronous Clear  ; 1967  ;
; Number of registers using Synchronous Load   ; 1582  ;
; Number of registers using Asynchronous Clear ; 24    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8669  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                 ;
+------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                  ; Fan out ;
+------------------------------------------------------------------------------------+---------+
; receiver:U11|usbArbiter:U7|RD_N                                                    ; 2       ;
; receiver:U11|usbArbiter:U7|WR                                                      ; 1       ;
; interface:U3|FIFO:U8|rptrReg[2]                                                    ; 58      ;
; interface:U3|FIFO:U8|rptrReg[4]                                                    ; 58      ;
; interface:U3|FIFO:U8|rptrReg[5]                                                    ; 60      ;
; interface:U3|FIFO:U8|rptrReg[3]                                                    ; 62      ;
; interface:U3|FIFO:U8|rptrReg[1]                                                    ; 65      ;
; interface:U3|FIFO:U8|rptrReg[0]                                                    ; 66      ;
; interface:U3|FIFO:U8|EFReg                                                         ; 4       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|maxCountReg[0]   ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|maxCountReg[0]   ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|maxCountReg[0]   ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|maxCountReg[0]   ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|maxCountReg[0]   ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|maxCountReg[0]   ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|maxCountReg[0]    ; 2       ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|maxCountReg[0]    ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|maxCountReg[0]    ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|maxCountReg[0]    ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|maxCountReg[0]    ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|maxCountReg[0]    ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|maxCountReg[0]    ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|maxCountReg[0]    ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|maxCountReg[0]    ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|maxCountReg[0]    ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|maxCountReg[0]    ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|maxCountReg[0]    ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|maxCountReg[0]    ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|maxCountReg[0]    ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|maxCountReg[0]     ; 2       ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|maxCountReg[0]     ; 2       ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|maxCountReg[0] ; 2       ;
; Total number of inverted registers = 55                                            ;         ;
+------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                           ;
+-------------------------------------+-------------------------------------------+------+
; Register Name                       ; Megafunction                              ; Type ;
+-------------------------------------+-------------------------------------------+------+
; receiver:U11|AsigCReg[0..31]        ; receiver:U11|FID_real_rtl_0               ; RAM  ;
; receiver:U11|AsigSReg[0..31]        ; receiver:U11|FID_imag_rtl_0               ; RAM  ;
; pulseProgrammer:U7|ram:U1|q[0..111] ; pulseProgrammer:U7|ram:U1|ram_block_rtl_0 ; RAM  ;
; pulseProgrammer:U6|ram:U1|q[0..111] ; pulseProgrammer:U6|ram:U1|ram_block_rtl_0 ; RAM  ;
; pulseProgrammer:U5|ram:U1|q[0..111] ; pulseProgrammer:U5|ram:U1|ram_block_rtl_0 ; RAM  ;
+-------------------------------------+-------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                             ;
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register Name                                                                           ; RAM Name                                                                     ;
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[0]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[1]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[2]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[3]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[4]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[5]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[6]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[7]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[8]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[9]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[10]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[11]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[12]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[13]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[14]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[15]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[16]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[17]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[18]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[19]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[20]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[21]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[22]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[23]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[24]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[0]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[1]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[2]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[3]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[4]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[5]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[6]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[7]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[8]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[9]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[10]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[11]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[12]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[13]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[14]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[15]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[16]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[17]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[18]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[19]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[20]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[21]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[22]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[23]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[24]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[0]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[1]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[2]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[3]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[4]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[5]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[6]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[7]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[8]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[9]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[10]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[11]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[12]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[13]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[14]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[15]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[16]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[17]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[18]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[19]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[20]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[21]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[22]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[23]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[24]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[0]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[1]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[2]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[3]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[4]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[5]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[6]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[7]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[8]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[9]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[10]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[11]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[12]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[13]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[14]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[15]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[16]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[17]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[18]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[19]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[20]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[21]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[22]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[23]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[24]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[0]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[1]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[2]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[3]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[4]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[5]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[6]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[7]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[8]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[9]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[10]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[11]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[12]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[13]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[14]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[15]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[16]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[17]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[18]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[19]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[20]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[21]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[22]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[23]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[24]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[0]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[1]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[2]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[3]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[4]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[5]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[6]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[7]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[8]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[9]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[10]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[11]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[12]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[13]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[14]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[15]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[16]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[17]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[18]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[19]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[20]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[21]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[22]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[23]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[24]   ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0   ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[0]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[1]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[2]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[3]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[4]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[5]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[6]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[7]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[8]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[9]     ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[10]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[11]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[12]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[13]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[14]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[15]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[16]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[17]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[18]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[19]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[20]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[21]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[22]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[23]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[24]    ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[0]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[1]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[2]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[3]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[4]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[5]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[6]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[7]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[8]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[9]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[10]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[11]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[12]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[13]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[14]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[15]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[16]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[17]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[18]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[19]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[20]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[21]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[22]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[23]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[24]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[0]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[1]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[2]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[3]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[4]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[5]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[6]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[7]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[8]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[9]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[10]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[11]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[12]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[13]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[14]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[15]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[16]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[17]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[18]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[19]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[20]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[21]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[22]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[23]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[24]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[0]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[1]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[2]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[3]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[4]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[5]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[6]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[7]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[8]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[9]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[10]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[11]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[12]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[13]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[14]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[15]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[16]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[17]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[18]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[19]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[20]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[21]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[22]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[23]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[24]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[0]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[1]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[2]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[3]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[4]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[5]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[6]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[7]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[8]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[9]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[10]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[11]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[12]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[13]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[14]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[15]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[16]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[17]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[18]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[19]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[20]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[21]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[22]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[23]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[24]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[0]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[1]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[2]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[3]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[4]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[5]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[6]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[7]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[8]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[9]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[10]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[11]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[12]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[13]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[14]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[15]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[16]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[17]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[18]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[19]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[20]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[21]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[22]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[23]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[24]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[0]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[1]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[2]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[3]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[4]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[5]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[6]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[7]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[8]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[9]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[10]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[11]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[12]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[13]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[14]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[15]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[16]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[17]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[18]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[19]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[20]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[21]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[22]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[23]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[24]    ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[0]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[1]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[2]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[3]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[4]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[5]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[6]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[7]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[8]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[9]      ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[10]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[11]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[12]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[13]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[14]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[15]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[16]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[17]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[18]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[19]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[20]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[21]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[22]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[23]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[24]     ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[0]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[1]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[2]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[3]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[4]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[5]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[6]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[7]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[8]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[9]  ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[10] ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[11] ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[12] ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[13] ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[14] ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[15] ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0_bypass[16] ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0 ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[0]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[1]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[2]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[3]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[4]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[5]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[6]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[7]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[8]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[9]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[10]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[11]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[12]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[13]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[14]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[15]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[16]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[17]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[18]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[19]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[20]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[21]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[22]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[23]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0_bypass[24]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[0]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[1]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[2]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[3]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[4]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[5]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[6]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[7]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[8]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[9]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[10]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[11]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[12]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[13]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[14]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[15]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[16]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[17]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[18]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[19]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[20]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[21]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[22]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[23]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0_bypass[24]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[0]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[1]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[2]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[3]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[4]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[5]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[6]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[7]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[8]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[9]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[10]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[11]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[12]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[13]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[14]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[15]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[16]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[17]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[18]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[19]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[20]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[21]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[22]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[23]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0_bypass[24]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[0]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[1]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[2]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[3]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[4]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[5]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[6]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[7]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[8]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[9]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[10]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[11]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[12]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[13]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[14]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[15]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[16]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[17]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[18]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[19]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[20]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[21]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[22]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[23]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0_bypass[24]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[0]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[1]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[2]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[3]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[4]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[5]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[6]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[7]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[8]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[9]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[10]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[11]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[12]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[13]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[14]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[15]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[16]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[17]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[18]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[19]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[20]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[21]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[22]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[23]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0_bypass[24]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[0]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[1]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[2]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[3]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[4]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[5]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[6]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[7]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[8]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[9]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[10]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[11]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[12]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[13]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[14]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[15]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[16]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[17]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[18]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[19]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[20]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[21]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[22]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[23]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0_bypass[24]    ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0    ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[0]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[1]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[2]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[3]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[4]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[5]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[6]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[7]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[8]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[9]      ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[10]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[11]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[12]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[13]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[14]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[15]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[16]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[17]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[18]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[19]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[20]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[21]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[22]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[23]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0_bypass[24]     ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0     ;
+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|sigReg2[5]                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |opencoreNMR|interface:U3|aToHex:U7|QReg[0]                                                      ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |opencoreNMR|interface:U3|Rx:U2|RxBaudGen:U1|cntReg[6]                                           ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |opencoreNMR|sigReg2[0]                                                                          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |opencoreNMR|interface:U3|Rx:U2|RxBaudGen:U1|kReg[2]                                             ;
; 129:1              ; 8 bits    ; 688 LEs       ; 680 LEs              ; 8 LEs                  ; Yes        ; |opencoreNMR|interface:U3|AHxDReg[1]                                                             ;
; 257:1              ; 14 bits   ; 2394 LEs      ; 14 LEs               ; 2380 LEs               ; Yes        ; |opencoreNMR|interface:U3|wReg[6]                                                                ;
; 257:1              ; 10 bits   ; 1710 LEs      ; 10 LEs               ; 1700 LEs               ; Yes        ; |opencoreNMR|interface:U3|k1Reg[2]                                                               ;
; 257:1              ; 12 bits   ; 2052 LEs      ; 0 LEs                ; 2052 LEs               ; Yes        ; |opencoreNMR|interface:U3|addressReg[5]                                                          ;
; 258:1              ; 2 bits    ; 344 LEs       ; 4 LEs                ; 340 LEs                ; Yes        ; |opencoreNMR|interface:U3|ch2Reg                                                                 ;
; 258:1              ; 16 bits   ; 2752 LEs      ; 0 LEs                ; 2752 LEs               ; Yes        ; |opencoreNMR|interface:U3|argReg[5]                                                              ;
; 259:1              ; 10 bits   ; 1720 LEs      ; 0 LEs                ; 1720 LEs               ; Yes        ; |opencoreNMR|interface:U3|bufLength[2]                                                           ;
; 261:1              ; 31 bits   ; 5394 LEs      ; 0 LEs                ; 5394 LEs               ; Yes        ; |opencoreNMR|interface:U3|arrayCountReg[8]                                                       ;
; 139:1              ; 2 bits    ; 184 LEs       ; 8 LEs                ; 176 LEs                ; Yes        ; |opencoreNMR|interface:U3|TxD8Reg[2]                                                             ;
; 769:1              ; 8 bits    ; 4096 LEs      ; 2736 LEs             ; 1360 LEs               ; Yes        ; |opencoreNMR|interface:U3|AH3DReg[4]                                                             ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[0]                                                         ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[7]                                                         ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[11]                                                        ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[12]                                                        ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[16]                                                        ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[20]                                                        ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[24]                                                        ;
; 266:1              ; 4 bits    ; 708 LEs       ; 28 LEs               ; 680 LEs                ; Yes        ; |opencoreNMR|interface:U3|datBuf32Reg[31]                                                        ;
; 1792:1             ; 8 bits    ; 9552 LEs      ; 8192 LEs             ; 1360 LEs               ; Yes        ; |opencoreNMR|interface:U3|AH1DReg[7]                                                             ;
; 317:1              ; 4 bits    ; 844 LEs       ; 120 LEs              ; 724 LEs                ; Yes        ; |opencoreNMR|interface:U3|HADReg[1]                                                              ;
; 655:1              ; 2 bits    ; 872 LEs       ; 48 LEs               ; 824 LEs                ; Yes        ; |opencoreNMR|interface:U3|msg[1]                                                                 ;
; 1281:1             ; 8 bits    ; 6832 LEs      ; 5456 LEs             ; 1376 LEs               ; Yes        ; |opencoreNMR|interface:U3|AH2DReg[3]                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |opencoreNMR|interface:U3|Mux262                                                                 ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|ShiftRight0                                                                         ;
; 1024:1             ; 8 bits    ; 5456 LEs      ; 5456 LEs             ; 0 LEs                  ; No         ; |opencoreNMR|interface:U3|Mux7                                                                   ;
; 17:1               ; 3 bits    ; 33 LEs        ; 30 LEs               ; 3 LEs                  ; Yes        ; |opencoreNMR|interface:U3|messageReg[1]                                                          ;
; 256:1              ; 10 bits   ; 1700 LEs      ; 0 LEs                ; 1700 LEs               ; Yes        ; |opencoreNMR|interface:U3|mReg[6]                                                                ;
; 32:1               ; 10 bits   ; 210 LEs       ; 200 LEs              ; 10 LEs                 ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|pMux:U0|QReg[7]                        ;
; 32:1               ; 10 bits   ; 210 LEs       ; 200 LEs              ; 10 LEs                 ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|pMux:U0|QReg[3]                         ;
; 3:1                ; 40 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U5|timer:U2|COUNT_TMP[12]                                           ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U5|trigCReg[3]                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U5|trigCReg[0]                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U5|countReg[3]                                                      ;
; 256:1              ; 10 bits   ; 1700 LEs      ; 0 LEs                ; 1700 LEs               ; Yes        ; |opencoreNMR|interface:U3|k3Reg[6]                                                               ;
; 256:1              ; 10 bits   ; 1700 LEs      ; 0 LEs                ; 1700 LEs               ; Yes        ; |opencoreNMR|interface:U3|k4Reg[5]                                                               ;
; 256:1              ; 10 bits   ; 1700 LEs      ; 10 LEs               ; 1690 LEs               ; Yes        ; |opencoreNMR|interface:U3|c1Reg[6]                                                               ;
; 256:1              ; 10 bits   ; 1700 LEs      ; 0 LEs                ; 1700 LEs               ; Yes        ; |opencoreNMR|interface:U3|k2Reg[0]                                                               ;
; 128:1              ; 6 bits    ; 510 LEs       ; 0 LEs                ; 510 LEs                ; Yes        ; |opencoreNMR|pulseProgrammer:U5|trigWReg[5]                                                      ;
; 147:1              ; 40 bits   ; 3920 LEs      ; 0 LEs                ; 3920 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U5|lp0CountReg[8]                                                   ;
; 274:1              ; 32 bits   ; 5824 LEs      ; 0 LEs                ; 5824 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U5|dummyCountReg[13]                                                ;
; 147:1              ; 40 bits   ; 3920 LEs      ; 0 LEs                ; 3920 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U5|lp1CountReg[15]                                                  ;
; 147:1              ; 40 bits   ; 3920 LEs      ; 0 LEs                ; 3920 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U5|lp2CountReg[10]                                                  ;
; 32:1               ; 10 bits   ; 210 LEs       ; 200 LEs              ; 10 LEs                 ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|pMux:U0|QReg[8]                         ;
; 153:1              ; 12 bits   ; 1224 LEs      ; 48 LEs               ; 1176 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U5|runAddressReg[7]                                                 ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |opencoreNMR|interface:U3|aToHex:U4|QReg[3]                                                      ;
; 5:1                ; 14 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |opencoreNMR|receiver:U11|sigSReg[5]                                                             ;
; 5:1                ; 14 bits   ; 42 LEs        ; 0 LEs                ; 42 LEs                 ; Yes        ; |opencoreNMR|receiver:U11|sigCReg[5]                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |opencoreNMR|receiver:U11|sigCLatchReg                                                           ;
; 256:1              ; 10 bits   ; 1700 LEs      ; 0 LEs                ; 1700 LEs               ; Yes        ; |opencoreNMR|interface:U3|coAddressReg[1]                                                        ;
; 3:1                ; 57 bits   ; 114 LEs       ; 0 LEs                ; 114 LEs                ; Yes        ; |opencoreNMR|pulseProgrammer:U7|lineLatch:U4|Q[38]                                               ;
; 3:1                ; 62 bits   ; 124 LEs       ; 0 LEs                ; 124 LEs                ; Yes        ; |opencoreNMR|pulseProgrammer:U5|lineLatch:U4|Q[58]                                               ;
; 3:1                ; 57 bits   ; 114 LEs       ; 0 LEs                ; 114 LEs                ; Yes        ; |opencoreNMR|pulseProgrammer:U6|lineLatch:U4|Q[0]                                                ;
; 8:1                ; 112 bits  ; 560 LEs       ; 224 LEs              ; 336 LEs                ; Yes        ; |opencoreNMR|interface:U3|BD[23][3]                                                              ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U7|trigCReg[5]                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U7|trigCReg[4]                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U7|countReg[3]                                                      ;
; 128:1              ; 6 bits    ; 510 LEs       ; 0 LEs                ; 510 LEs                ; Yes        ; |opencoreNMR|pulseProgrammer:U7|trigWReg[0]                                                      ;
; 147:1              ; 40 bits   ; 3920 LEs      ; 0 LEs                ; 3920 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U7|lp0CountReg[37]                                                  ;
; 274:1              ; 32 bits   ; 5824 LEs      ; 0 LEs                ; 5824 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U7|dummyCountReg[0]                                                 ;
; 147:1              ; 40 bits   ; 3920 LEs      ; 0 LEs                ; 3920 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U7|lp2CountReg[21]                                                  ;
; 147:1              ; 40 bits   ; 3920 LEs      ; 0 LEs                ; 3920 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U7|lp1CountReg[0]                                                   ;
; 153:1              ; 12 bits   ; 1224 LEs      ; 48 LEs               ; 1176 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U7|runAddressReg[10]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |opencoreNMR|interface:U3|hexToA:U3|QReg[6]                                                      ;
; 3:1                ; 40 bits   ; 80 LEs        ; 40 LEs               ; 40 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U7|timer:U2|COUNT_TMP[15]                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |opencoreNMR|interface:U3|Tx:U1|TxBaudGen:U1|baudCnt[5]                                          ;
; 4:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |opencoreNMR|interface:U3|arReg[20]                                                              ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |opencoreNMR|receiver:U11|signalAccumulator:U2|cReg[2]                                           ;
; 33:1               ; 6 bits    ; 132 LEs       ; 6 LEs                ; 126 LEs                ; Yes        ; |opencoreNMR|receiver:U11|kReg[1]                                                                ;
; 65:1               ; 8 bits    ; 344 LEs       ; 0 LEs                ; 344 LEs                ; Yes        ; |opencoreNMR|interface:U3|Tx:U1|delayCNT[7]                                                      ;
; 34:1               ; 14 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |opencoreNMR|receiver:U11|add2Reg[7]                                                             ;
; 34:1               ; 32 bits   ; 704 LEs       ; 0 LEs                ; 704 LEs                ; Yes        ; |opencoreNMR|receiver:U11|signalAccumulator:U2|caReg[31]                                         ;
; 34:1               ; 14 bits   ; 308 LEs       ; 0 LEs                ; 308 LEs                ; Yes        ; |opencoreNMR|receiver:U11|signalAccumulator:U2|addressReg[12]                                    ;
; 65:1               ; 8 bits    ; 344 LEs       ; 32 LEs               ; 312 LEs                ; Yes        ; |opencoreNMR|receiver:U11|doReg[2]                                                               ;
; 35:1               ; 16 bits   ; 368 LEs       ; 0 LEs                ; 368 LEs                ; Yes        ; |opencoreNMR|receiver:U11|signalAccumulator:U2|cbReg[3]                                          ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |opencoreNMR|receiver:U11|signalAccumulator:U2|Mux23                                             ;
; 3:1                ; 40 bits   ; 80 LEs        ; 0 LEs                ; 80 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U6|timer:U2|COUNT_TMP[5]                                            ;
; 18:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U6|trigCReg[2]                                                      ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U6|trigCReg[1]                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |opencoreNMR|pulseProgrammer:U6|countReg[0]                                                      ;
; 128:1              ; 6 bits    ; 510 LEs       ; 0 LEs                ; 510 LEs                ; Yes        ; |opencoreNMR|pulseProgrammer:U6|trigWReg[1]                                                      ;
; 147:1              ; 40 bits   ; 3920 LEs      ; 0 LEs                ; 3920 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U6|lp0CountReg[31]                                                  ;
; 274:1              ; 32 bits   ; 5824 LEs      ; 0 LEs                ; 5824 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U6|dummyCountReg[27]                                                ;
; 147:1              ; 40 bits   ; 3920 LEs      ; 0 LEs                ; 3920 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U6|lp2CountReg[29]                                                  ;
; 147:1              ; 40 bits   ; 3920 LEs      ; 0 LEs                ; 3920 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U6|lp1CountReg[27]                                                  ;
; 153:1              ; 12 bits   ; 1224 LEs      ; 48 LEs               ; 1176 LEs               ; Yes        ; |opencoreNMR|pulseProgrammer:U6|runAddressReg[0]                                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|maxCountReg[1]  ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|maxCountReg[3]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|maxCountReg[6]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|maxCountReg[7]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|maxCountReg[2]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|maxCountReg[7]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|maxCountReg[2]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|maxCountReg[7]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|maxCountReg[7]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|maxCountReg[3]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|maxCountReg[6]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|maxCountReg[5]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|maxCountReg[6]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|maxCountReg[7]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|maxCountReg[3]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|maxCountReg[7]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|stateReg[1]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|stateReg[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|stateReg[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|stateReg[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|stateReg[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|stateReg[0]         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |opencoreNMR|phaseController:U8|phMem2Reg[8]                                                     ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |opencoreNMR|phaseController:U8|phMemReg[9]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|maxCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|currentCountReg ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|currentCountReg     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|maxCountReg[4]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|maxCountReg[7]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|maxCountReg[6]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|maxCountReg[7]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|maxCountReg[1]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|maxCountReg[4]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|maxCountReg[1]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|maxCountReg[5]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|maxCountReg[5]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|maxCountReg[4]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|maxCountReg[1]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|maxCountReg[6]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|maxCountReg[1]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|maxCountReg[2]      ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|maxCountReg[4]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|stateReg[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|stateReg[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|stateReg[1]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|stateReg[0]         ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |opencoreNMR|phaseController:U9|phMem2Reg[3]                                                     ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |opencoreNMR|phaseController:U9|phMemReg[3]                                                      ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|maxCountReg        ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|currentCountReg     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|currentCountReg     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|maxCountReg[4]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|maxCountReg[7]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|maxCountReg[6]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|maxCountReg[7]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|maxCountReg[1]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|maxCountReg[4]    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|maxCountReg[1]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|maxCountReg[5]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|maxCountReg[5]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|maxCountReg[4]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|maxCountReg[1]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|maxCountReg[6]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|maxCountReg[1]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|maxCountReg[2]     ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|maxCountReg[4]     ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|stateReg[1]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|stateReg[0]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|stateReg[1]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|stateReg[0]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|stateReg[1]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|stateReg[0]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|stateReg[0]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|stateReg[1]        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|stateReg[0]        ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |opencoreNMR|phaseController:U10|phMem2Reg[3]                                                    ;
; 6:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |opencoreNMR|phaseController:U10|phMemReg[3]                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|maxCountReg       ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|currentCountReg   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|currentCountReg   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|currentCountReg   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|currentCountReg   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|currentCountReg   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|currentCountReg   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|currentCountReg    ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |opencoreNMR|phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|currentCountReg    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_kfn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for receiver:U11|altsyncram:FID_real_rtl_0|altsyncram_0gn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for receiver:U11|altsyncram:FID_imag_rtl_0|altsyncram_0gn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_kfn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0|altsyncram_kfn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0|altsyncram_gji1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0|altsyncram_emi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |opencoreNMR ;
+-----------------+-------+---------------------------------------------------+
; Parameter Name  ; Value ; Type                                              ;
+-----------------+-------+---------------------------------------------------+
; bitLength       ; 112   ; Signed Integer                                    ;
; lineLength      ; 64    ; Signed Integer                                    ;
; ppgAddressBits  ; 12    ; Signed Integer                                    ;
; ppgAddressLines ; 4096  ; Signed Integer                                    ;
+-----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:U1|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------+
; Parameter Name                       ; Value                  ; Type                          ;
+--------------------------------------+------------------------+-------------------------------+
; reference_clock_frequency            ; 10.0 MHz               ; String                        ;
; fractional_vco_multiplier            ; false                  ; String                        ;
; pll_type                             ; General                ; String                        ;
; pll_subtype                          ; General                ; String                        ;
; number_of_clocks                     ; 3                      ; Signed Integer                ;
; operation_mode                       ; direct                 ; String                        ;
; deserialization_factor               ; 4                      ; Signed Integer                ;
; data_rate                            ; 0                      ; Signed Integer                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                ;
; output_clock_frequency0              ; 20.000000 MHz          ; String                        ;
; phase_shift0                         ; 0 ps                   ; String                        ;
; duty_cycle0                          ; 50                     ; Signed Integer                ;
; output_clock_frequency1              ; 80.000000 MHz          ; String                        ;
; phase_shift1                         ; 0 ps                   ; String                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                ;
; output_clock_frequency2              ; 160.000000 MHz         ; String                        ;
; phase_shift2                         ; 0 ps                   ; String                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                ;
; output_clock_frequency3              ; 0 MHz                  ; String                        ;
; phase_shift3                         ; 0 ps                   ; String                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                ;
; output_clock_frequency4              ; 0 MHz                  ; String                        ;
; phase_shift4                         ; 0 ps                   ; String                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                ;
; output_clock_frequency5              ; 0 MHz                  ; String                        ;
; phase_shift5                         ; 0 ps                   ; String                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                ;
; output_clock_frequency6              ; 0 MHz                  ; String                        ;
; phase_shift6                         ; 0 ps                   ; String                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                ;
; output_clock_frequency7              ; 0 MHz                  ; String                        ;
; phase_shift7                         ; 0 ps                   ; String                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                ;
; output_clock_frequency8              ; 0 MHz                  ; String                        ;
; phase_shift8                         ; 0 ps                   ; String                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                ;
; output_clock_frequency9              ; 0 MHz                  ; String                        ;
; phase_shift9                         ; 0 ps                   ; String                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                ;
; output_clock_frequency10             ; 0 MHz                  ; String                        ;
; phase_shift10                        ; 0 ps                   ; String                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                ;
; output_clock_frequency11             ; 0 MHz                  ; String                        ;
; phase_shift11                        ; 0 ps                   ; String                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                ;
; output_clock_frequency12             ; 0 MHz                  ; String                        ;
; phase_shift12                        ; 0 ps                   ; String                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                ;
; output_clock_frequency13             ; 0 MHz                  ; String                        ;
; phase_shift13                        ; 0 ps                   ; String                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                ;
; output_clock_frequency14             ; 0 MHz                  ; String                        ;
; phase_shift14                        ; 0 ps                   ; String                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                ;
; output_clock_frequency15             ; 0 MHz                  ; String                        ;
; phase_shift15                        ; 0 ps                   ; String                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                ;
; output_clock_frequency16             ; 0 MHz                  ; String                        ;
; phase_shift16                        ; 0 ps                   ; String                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                ;
; output_clock_frequency17             ; 0 MHz                  ; String                        ;
; phase_shift17                        ; 0 ps                   ; String                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                ;
; clock_name_0                         ;                        ; String                        ;
; clock_name_1                         ;                        ; String                        ;
; clock_name_2                         ;                        ; String                        ;
; clock_name_3                         ;                        ; String                        ;
; clock_name_4                         ;                        ; String                        ;
; clock_name_5                         ;                        ; String                        ;
; clock_name_6                         ;                        ; String                        ;
; clock_name_7                         ;                        ; String                        ;
; clock_name_8                         ;                        ; String                        ;
; clock_name_global_0                  ; false                  ; String                        ;
; clock_name_global_1                  ; false                  ; String                        ;
; clock_name_global_2                  ; false                  ; String                        ;
; clock_name_global_3                  ; false                  ; String                        ;
; clock_name_global_4                  ; false                  ; String                        ;
; clock_name_global_5                  ; false                  ; String                        ;
; clock_name_global_6                  ; false                  ; String                        ;
; clock_name_global_7                  ; false                  ; String                        ;
; clock_name_global_8                  ; false                  ; String                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                ;
; m_cnt_bypass_en                      ; false                  ; String                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                ;
; n_cnt_bypass_en                      ; false                  ; String                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en0                     ; false                  ; String                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en1                     ; false                  ; String                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en2                     ; false                  ; String                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en3                     ; false                  ; String                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en4                     ; false                  ; String                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en5                     ; false                  ; String                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en6                     ; false                  ; String                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en7                     ; false                  ; String                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en8                     ; false                  ; String                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en9                     ; false                  ; String                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en10                    ; false                  ; String                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en11                    ; false                  ; String                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en12                    ; false                  ; String                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en13                    ; false                  ; String                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en14                    ; false                  ; String                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en15                    ; false                  ; String                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en16                    ; false                  ; String                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                ;
; c_cnt_bypass_en17                    ; false                  ; String                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                ;
; pll_vco_div                          ; 1                      ; Signed Integer                ;
; pll_slf_rst                          ; false                  ; String                        ;
; pll_bw_sel                           ; low                    ; String                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                ;
; pll_fractional_division              ; 1                      ; Signed Integer                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                        ;
; mimic_fbclk_type                     ; gclk                   ; String                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                ;
; refclk1_frequency                    ; 0 MHz                  ; String                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                        ;
+--------------------------------------+------------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: interface:U3 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; bitlength      ; 112   ; Signed Integer                   ;
; ppgaddressbits ; 12    ; Signed Integer                   ;
; maxComLength   ; 1023  ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U5 ;
+-----------------+-------+---------------------------------------+
; Parameter Name  ; Value ; Type                                  ;
+-----------------+-------+---------------------------------------+
; bitlength       ; 112   ; Signed Integer                        ;
; linelength      ; 64    ; Signed Integer                        ;
; ppgaddressbits  ; 12    ; Signed Integer                        ;
; ppgaddresslines ; 4096  ; Signed Integer                        ;
+-----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U5|ram:U1 ;
+-----------------+-------+----------------------------------------------+
; Parameter Name  ; Value ; Type                                         ;
+-----------------+-------+----------------------------------------------+
; bitlength       ; 112   ; Signed Integer                               ;
; ppgaddressbits  ; 12    ; Signed Integer                               ;
; ppgaddresslines ; 4096  ; Signed Integer                               ;
+-----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U5|lineLatch:U4 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; linelength     ; 64    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U6 ;
+-----------------+-------+---------------------------------------+
; Parameter Name  ; Value ; Type                                  ;
+-----------------+-------+---------------------------------------+
; bitlength       ; 112   ; Signed Integer                        ;
; linelength      ; 64    ; Signed Integer                        ;
; ppgaddressbits  ; 12    ; Signed Integer                        ;
; ppgaddresslines ; 4096  ; Signed Integer                        ;
+-----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U6|ram:U1 ;
+-----------------+-------+----------------------------------------------+
; Parameter Name  ; Value ; Type                                         ;
+-----------------+-------+----------------------------------------------+
; bitlength       ; 112   ; Signed Integer                               ;
; ppgaddressbits  ; 12    ; Signed Integer                               ;
; ppgaddresslines ; 4096  ; Signed Integer                               ;
+-----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U6|lineLatch:U4 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; linelength     ; 64    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U7 ;
+-----------------+-------+---------------------------------------+
; Parameter Name  ; Value ; Type                                  ;
+-----------------+-------+---------------------------------------+
; bitlength       ; 112   ; Signed Integer                        ;
; linelength      ; 64    ; Signed Integer                        ;
; ppgaddressbits  ; 12    ; Signed Integer                        ;
; ppgaddresslines ; 4096  ; Signed Integer                        ;
+-----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U7|ram:U1 ;
+-----------------+-------+----------------------------------------------+
; Parameter Name  ; Value ; Type                                         ;
+-----------------+-------+----------------------------------------------+
; bitlength       ; 112   ; Signed Integer                               ;
; ppgaddressbits  ; 12    ; Signed Integer                               ;
; ppgaddresslines ; 4096  ; Signed Integer                               ;
+-----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulseProgrammer:U7|lineLatch:U4 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; linelength     ; 64    ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:U11 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; firLength      ; 51    ; Signed Integer                   ;
; maxALBits      ; 14    ; Signed Integer                   ;
; maxAL          ; 16384 ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: receiver:U11|signalAccumulator:U2 ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; maxalbits      ; 14    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 112                  ; Untyped                                   ;
; WIDTHAD_A                          ; 12                   ; Untyped                                   ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 112                  ; Untyped                                   ;
; WIDTHAD_B                          ; 12                   ; Untyped                                   ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_kfn1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|altsyncram:FID_real_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Untyped                     ;
; WIDTHAD_A                          ; 14                   ; Untyped                     ;
; NUMWORDS_A                         ; 16384                ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 32                   ; Untyped                     ;
; WIDTHAD_B                          ; 14                   ; Untyped                     ;
; NUMWORDS_B                         ; 16384                ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_0gn1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: receiver:U11|altsyncram:FID_imag_rtl_0 ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                     ;
; WIDTH_A                            ; 32                   ; Untyped                     ;
; WIDTHAD_A                          ; 14                   ; Untyped                     ;
; NUMWORDS_A                         ; 16384                ; Untyped                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 32                   ; Untyped                     ;
; WIDTHAD_B                          ; 14                   ; Untyped                     ;
; NUMWORDS_B                         ; 16384                ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_0gn1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 112                  ; Untyped                                   ;
; WIDTHAD_A                          ; 12                   ; Untyped                                   ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 112                  ; Untyped                                   ;
; WIDTHAD_B                          ; 12                   ; Untyped                                   ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_kfn1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 112                  ; Untyped                                   ;
; WIDTHAD_A                          ; 12                   ; Untyped                                   ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 112                  ; Untyped                                   ;
; WIDTHAD_B                          ; 12                   ; Untyped                                   ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_kfn1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                      ;
; WIDTH_A                            ; 2                    ; Untyped                                                                      ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                      ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 2                    ; Untyped                                                                      ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                      ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_gji1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 10                   ; Untyped                                                                  ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                  ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                    ;
; WIDTH_A                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_B                            ; 10                   ; Untyped                                                                    ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                    ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                   ;
; WIDTH_A                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_B                            ; 10                   ; Untyped                                                                   ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                   ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                   ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_emi1      ; Untyped                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                    ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+
; Number of entity instances                ; 51                                                                                      ;
; Entity Instance                           ; pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 112                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 112                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; receiver:U11|altsyncram:FID_real_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; receiver:U11|altsyncram:FID_imag_rtl_0                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                      ;
;     -- NUMWORDS_B                         ; 16384                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; pulseProgrammer:U7|ram:U1|altsyncram:ram_block_rtl_0                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 112                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 112                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; pulseProgrammer:U6|ram:U1|altsyncram:ram_block_rtl_0                                    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 112                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 112                                                                                     ;
;     -- NUMWORDS_B                         ; 4096                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 2                                                                                       ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 2                                                                                       ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|altsyncram:ph_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|altsyncram:ph_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|altsyncram:ph_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|altsyncram:ph_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|altsyncram:ph_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
; Entity Instance                           ; phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|altsyncram:ph_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                      ;
;     -- NUMWORDS_A                         ; 128                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                      ;
;     -- NUMWORDS_B                         ; 128                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                               ;
+-------------------------------------------+-----------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:U11|usbArbiter:U7"                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; tg_do ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "receiver:U11"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; acq_busy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phaseController:U10"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; acq_cs    ; Input  ; Info     ; Stuck at GND                                                                        ;
; acq_phase ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "phaseController:U9"                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; acq_cs    ; Input  ; Info     ; Stuck at GND                                                                        ;
; acq_phase ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "phaseController:U8|phaseCycleMemoryArray:U1|pMux:U0" ;
+------+-------+----------+-------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                               ;
+------+-------+----------+-------------------------------------------------------+
; d0   ; Input ; Info     ; Stuck at GND                                          ;
+------+-------+----------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulseProgrammer:U7"                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; trig0            ; Input  ; Info     ; Stuck at GND                                                                        ;
; trig3            ; Input  ; Info     ; Stuck at GND                                                                        ;
; line_out[63..59] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; line_out[56]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; line_out[44]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulseProgrammer:U6"                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; trig0            ; Input  ; Info     ; Stuck at GND                                                                        ;
; trig2            ; Input  ; Info     ; Stuck at GND                                                                        ;
; line_out[63..59] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; line_out[56]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; line_out[44]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pulseProgrammer:U5"                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; trig0        ; Input  ; Info     ; Stuck at GND                                                                        ;
; trig1        ; Input  ; Info     ; Stuck at GND                                                                        ;
; sync         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; line_out[61] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; line_out[44] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interface:U3|FIFO:U8"                                                               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ff   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "interface:U3"                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; do[31..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sr[31..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:U1"                                                                                                                                     ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 19876                       ;
;     CLR               ; 20                          ;
;     ENA               ; 7532                        ;
;     ENA CLR           ; 4                           ;
;     ENA SCLR          ; 505                         ;
;     ENA SCLR SLD      ; 502                         ;
;     ENA SLD           ; 126                         ;
;     SCLR              ; 227                         ;
;     SCLR SLD          ; 733                         ;
;     SLD               ; 221                         ;
;     plain             ; 10006                       ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 35371                       ;
;     arith             ; 5325                        ;
;         0 data inputs ; 48                          ;
;         1 data inputs ; 1697                        ;
;         2 data inputs ; 3580                        ;
;     extend            ; 92                          ;
;         7 data inputs ; 92                          ;
;     normal            ; 29940                       ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 1216                        ;
;         3 data inputs ; 5000                        ;
;         4 data inputs ; 675                         ;
;         5 data inputs ; 9365                        ;
;         6 data inputs ; 13655                       ;
;     shared            ; 14                          ;
;         2 data inputs ; 14                          ;
; arriav_mac            ; 102                         ;
; boundary_port         ; 202                         ;
; generic_pll           ; 3                           ;
; stratixv_ram_block    ; 916                         ;
;                       ;                             ;
; Max LUT depth         ; 10.90                       ;
; Average LUT depth     ; 5.03                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:02:26     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Feb 21 11:11:08 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off opencoreNMR -c opencoreNMR
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
    Info (16304): Mode behavior is affected by advanced setting Physical Synthesis Effort Level (default for this mode is Normal)
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/usbArbiter.vhd
    Info (12022): Found design unit 1: usbArbiter-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/usbArbiter.vhd Line: 24
    Info (12023): Found entity 1: usbArbiter File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/usbArbiter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/signalAccumulator.vhd
    Info (12022): Found design unit 1: signalAccumulator-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/signalAccumulator.vhd Line: 35
    Info (12023): Found entity 1: signalAccumulator File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/signalAccumulator.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/receiver.vhd
    Info (12022): Found design unit 1: receiver-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/receiver.vhd Line: 48
    Info (12023): Found entity 1: receiver File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/receiver.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/QuadDDS20MHz.vhd
    Info (12022): Found design unit 1: QuadDDS20MHz-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/QuadDDS20MHz.vhd Line: 15
    Info (12023): Found entity 1: QuadDDS20MHz File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/QuadDDS20MHz.vhd Line: 8
Info (12021): Found 8 design units, including 4 entities, in source file /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pulseProgrammer.vhd
    Info (12022): Found design unit 1: ram-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pulseProgrammer.vhd Line: 23
    Info (12022): Found design unit 2: timer-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pulseProgrammer.vhd Line: 51
    Info (12022): Found design unit 3: lineLatch-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pulseProgrammer.vhd Line: 96
    Info (12022): Found design unit 4: pulseProgrammer-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pulseProgrammer.vhd Line: 142
    Info (12023): Found entity 1: ram File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pulseProgrammer.vhd Line: 8
    Info (12023): Found entity 2: timer File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pulseProgrammer.vhd Line: 44
    Info (12023): Found entity 3: lineLatch File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pulseProgrammer.vhd Line: 84
    Info (12023): Found entity 4: pulseProgrammer File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pulseProgrammer.vhd Line: 116
Info (12021): Found 8 design units, including 4 entities, in source file /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd
    Info (12022): Found design unit 1: acqPhaseCycleMemory-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 20
    Info (12022): Found design unit 2: phaseCycleMemory-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 108
    Info (12022): Found design unit 3: pMux-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 189
    Info (12022): Found design unit 4: phaseCycleMemoryArray-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 240
    Info (12023): Found entity 1: acqPhaseCycleMemory File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 8
    Info (12023): Found entity 2: phaseCycleMemory File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 96
    Info (12023): Found entity 3: pMux File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 181
    Info (12023): Found entity 4: phaseCycleMemoryArray File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 226
Info (12021): Found 2 design units, including 1 entities, in source file /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseController.vhd
    Info (12022): Found design unit 1: phaseController-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseController.vhd Line: 27
    Info (12023): Found entity 1: phaseController File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseController.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd
    Info (12022): Found design unit 1: opencoreNMR-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 97
    Info (12023): Found entity 1: opencoreNMR File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 8
Info (12021): Found 16 design units, including 8 entities, in source file /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd
    Info (12022): Found design unit 1: TxBaudGen-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 14
    Info (12022): Found design unit 2: Tx-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 57
    Info (12022): Found design unit 3: FIFO-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 191
    Info (12022): Found design unit 4: RxBaudGen-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 275
    Info (12022): Found design unit 5: Rx-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 345
    Info (12022): Found design unit 6: hexToA-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 443
    Info (12022): Found design unit 7: aToHex-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 492
    Info (12022): Found design unit 8: interface-RTL File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 582
    Info (12023): Found entity 1: TxBaudGen File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 8
    Info (12023): Found entity 2: Tx File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 50
    Info (12023): Found entity 3: FIFO File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 179
    Info (12023): Found entity 4: RxBaudGen File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 269
    Info (12023): Found entity 5: Rx File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 338
    Info (12023): Found entity 6: hexToA File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 436
    Info (12023): Found entity 7: aToHex File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 485
    Info (12023): Found entity 8: interface File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 547
Info (12021): Found 2 design units, including 1 entities, in source file /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pll_cyclone5/pll.vhd
    Info (12022): Found design unit 1: pll-rtl File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pll_cyclone5/pll.vhd Line: 21
    Info (12023): Found entity 1: pll File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pll_cyclone5/pll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pll_cyclone5/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pll_cyclone5/pll/pll_0002.v Line: 2
Info (12127): Elaborating entity "opencoreNMR" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at opencoreNMR.vhd(241): object "acqBusyReg" assigned a value but never read File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 241
Info (12128): Elaborating entity "pll" for hierarchy "pll:U1" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 284
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:U1|pll_0002:pll_inst" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pll_cyclone5/pll.vhd Line: 35
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:U1|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pll_cyclone5/pll/pll_0002.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:U1|pll_0002:pll_inst|altera_pll:altera_pll_i" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pll_cyclone5/pll/pll_0002.v Line: 91
Info (12133): Instantiated megafunction "pll:U1|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pll_cyclone5/pll/pll_0002.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "10.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "20.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "80.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "160.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "interface" for hierarchy "interface:U3" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 292
Info (12128): Elaborating entity "Tx" for hierarchy "interface:U3|Tx:U1" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 890
Info (12128): Elaborating entity "TxBaudGen" for hierarchy "interface:U3|Tx:U1|TxBaudGen:U1" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 87
Info (12128): Elaborating entity "Rx" for hierarchy "interface:U3|Rx:U2" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 898
Info (12128): Elaborating entity "RxBaudGen" for hierarchy "interface:U3|Rx:U2|RxBaudGen:U1" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 372
Info (12128): Elaborating entity "hexToA" for hierarchy "interface:U3|hexToA:U3" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 905
Info (12128): Elaborating entity "aToHex" for hierarchy "interface:U3|aToHex:U4" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 912
Info (12128): Elaborating entity "FIFO" for hierarchy "interface:U3|FIFO:U8" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 936
Info (12128): Elaborating entity "pulseProgrammer" for hierarchy "pulseProgrammer:U5" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 380
Info (12128): Elaborating entity "ram" for hierarchy "pulseProgrammer:U5|ram:U1" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pulseProgrammer.vhd Line: 249
Info (12128): Elaborating entity "timer" for hierarchy "pulseProgrammer:U5|timer:U2" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pulseProgrammer.vhd Line: 259
Info (12128): Elaborating entity "lineLatch" for hierarchy "pulseProgrammer:U5|lineLatch:U4" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/pulseProgrammer.vhd Line: 276
Info (12128): Elaborating entity "phaseController" for hierarchy "phaseController:U8" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 486
Info (12128): Elaborating entity "phaseCycleMemoryArray" for hierarchy "phaseController:U8|phaseCycleMemoryArray:U1" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseController.vhd Line: 101
Info (10041): Inferred latch for "selReg[1]" at phaseCycle.vhd(287) File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 287
Info (10041): Inferred latch for "selReg[2]" at phaseCycle.vhd(287) File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 287
Info (10041): Inferred latch for "selReg[3]" at phaseCycle.vhd(287) File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 287
Info (10041): Inferred latch for "selReg[4]" at phaseCycle.vhd(287) File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 287
Info (10041): Inferred latch for "selReg[5]" at phaseCycle.vhd(287) File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 287
Info (10041): Inferred latch for "selReg[6]" at phaseCycle.vhd(287) File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 287
Info (10041): Inferred latch for "selReg[7]" at phaseCycle.vhd(287) File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 287
Info (10041): Inferred latch for "selReg[8]" at phaseCycle.vhd(287) File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 287
Info (10041): Inferred latch for "selReg[9]" at phaseCycle.vhd(287) File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 287
Info (10041): Inferred latch for "selReg[10]" at phaseCycle.vhd(287) File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 287
Info (10041): Inferred latch for "selReg[11]" at phaseCycle.vhd(287) File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 287
Info (10041): Inferred latch for "selReg[12]" at phaseCycle.vhd(287) File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 287
Info (10041): Inferred latch for "selReg[13]" at phaseCycle.vhd(287) File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 287
Info (10041): Inferred latch for "selReg[14]" at phaseCycle.vhd(287) File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 287
Info (10041): Inferred latch for "selReg[15]" at phaseCycle.vhd(287) File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 287
Info (12128): Elaborating entity "pMux" for hierarchy "phaseController:U8|phaseCycleMemoryArray:U1|pMux:U0" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 305
Info (12128): Elaborating entity "phaseCycleMemory" for hierarchy "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 317
Info (12128): Elaborating entity "acqPhaseCycleMemory" for hierarchy "phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseCycle.vhd Line: 467
Info (12128): Elaborating entity "QuadDDS20MHz" for hierarchy "phaseController:U8|QuadDDS20MHz:U2" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/phaseController.vhd Line: 128
Info (12128): Elaborating entity "receiver" for hierarchy "receiver:U11" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 583
Warning (10036): Verilog HDL or VHDL warning at receiver.vhd(157): object "diReg" assigned a value but never read File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/receiver.vhd Line: 157
Info (12128): Elaborating entity "signalAccumulator" for hierarchy "receiver:U11|signalAccumulator:U2" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/receiver.vhd Line: 497
Info (12128): Elaborating entity "usbArbiter" for hierarchy "receiver:U11|usbArbiter:U7" File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/receiver.vhd Line: 533
Info (286030): Timing-Driven Synthesis is running
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "interface:U3|FIFO:U8|ramReg" is uninferred due to asynchronous read logic File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/interface.vhd Line: 195
Info (19000): Inferred 51 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "receiver:U11|FID_real_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "receiver:U11|FID_imag_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 14
        Info (286033): Parameter NUMWORDS_A set to 16384
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 14
        Info (286033): Parameter NUMWORDS_B set to 16384
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U10|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U9|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 2
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 2
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U14|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U13|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U12|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U11|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U10|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U9|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U8|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U7|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U6|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U5|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U4|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U3|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U2|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U1|ph_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 10
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 10
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pulseProgrammer:U7|ram:U1|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 112
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 112
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pulseProgrammer:U6|ram:U1|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 112
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 112
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "pulseProgrammer:U5|ram:U1|ram_block_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 112
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 112
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0"
Info (12133): Instantiated megafunction "pulseProgrammer:U5|ram:U1|altsyncram:ram_block_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "112"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "112"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kfn1.tdf
    Info (12023): Found entity 1: altsyncram_kfn1 File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/cyclone5/db/altsyncram_kfn1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "receiver:U11|altsyncram:FID_real_rtl_0"
Info (12133): Instantiated megafunction "receiver:U11|altsyncram:FID_real_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "14"
    Info (12134): Parameter "NUMWORDS_A" = "16384"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "14"
    Info (12134): Parameter "NUMWORDS_B" = "16384"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0gn1.tdf
    Info (12023): Found entity 1: altsyncram_0gn1 File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/cyclone5/db/altsyncram_0gn1.tdf Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/cyclone5/db/decode_5la.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/cyclone5/db/mux_2hb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0"
Info (12133): Instantiated megafunction "phaseController:U8|phaseCycleMemoryArray:U1|acqPhaseCycleMemory:U16|altsyncram:ph_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "2"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "2"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gji1.tdf
    Info (12023): Found entity 1: altsyncram_gji1 File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/cyclone5/db/altsyncram_gji1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0"
Info (12133): Instantiated megafunction "phaseController:U8|phaseCycleMemoryArray:U1|phaseCycleMemory:U15|altsyncram:ph_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "10"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "10"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_emi1.tdf
    Info (12023): Found entity 1: altsyncram_emi1 File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/cyclone5/db/altsyncram_emi1.tdf Line: 28
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "F1FREQ_RD" is stuck at VCC File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 50
    Warning (13410): Pin "F2FREQ_RD" is stuck at VCC File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 52
    Warning (13410): Pin "F3FREQ_RD" is stuck at VCC File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 54
    Warning (13410): Pin "RCVR_PWDN" is stuck at GND File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 83
    Warning (13410): Pin "TTL_GND[0]" is stuck at GND File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 91
    Warning (13410): Pin "TTL_GND[1]" is stuck at GND File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 91
    Warning (13410): Pin "TTL_GND[2]" is stuck at GND File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 91
    Warning (13410): Pin "TTL_GND[3]" is stuck at GND File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 91
    Warning (13410): Pin "TTL_GND[4]" is stuck at GND File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 91
    Warning (13410): Pin "TTL_GND[5]" is stuck at GND File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 91
    Warning (13410): Pin "TTL_GND[6]" is stuck at GND File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 91
    Warning (13410): Pin "TTL_GND[7]" is stuck at GND File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 91
    Warning (13410): Pin "TTL_GND[8]" is stuck at GND File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 91
    Warning (13410): Pin "TTL_GND[9]" is stuck at GND File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 91
    Warning (13410): Pin "TTL_GND[10]" is stuck at GND File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 91
    Warning (13410): Pin "TTL_GND[11]" is stuck at GND File: /home/takezo/opencoreNMR/opencorenmr-fpga-2018/src/opencoreNMR.vhd Line: 91
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:U1|pll_0002:pll_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/takezo/dev/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll:U1|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/takezo/dev/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll:U1|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: /home/takezo/dev/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 42730 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 171 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 41507 logic cells
    Info (21064): Implemented 916 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 102 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 2376 megabytes
    Info: Processing ended: Wed Feb 21 11:14:10 2018
    Info: Elapsed time: 00:03:02
    Info: Total CPU time (on all processors): 00:03:58


