-- Copyright (C) 2021  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition"

-- DATE "03/13/2024 16:04:02"

-- 
-- Device: Altera 10M50DAF484C7G Package FBGA484
-- 

-- 
-- This VHDL file should be used for Questa Intel FPGA (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY FIFTYFIVENM;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE FIFTYFIVENM.FIFTYFIVENM_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DE10_LITE IS
    PORT (
	ADC_CLK_10 : IN std_logic;
	MAX10_CLK1_50 : IN std_logic;
	MAX10_CLK2_50 : IN std_logic;
	KEY : IN std_logic_vector(1 DOWNTO 0);
	SW : IN std_logic_vector(9 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(7 DOWNTO 0);
	HEX1 : OUT std_logic_vector(7 DOWNTO 0);
	HEX2 : OUT std_logic_vector(7 DOWNTO 0);
	HEX3 : OUT std_logic_vector(7 DOWNTO 0);
	HEX4 : OUT std_logic_vector(7 DOWNTO 0);
	HEX5 : OUT std_logic_vector(7 DOWNTO 0);
	DRAM_CLK : OUT std_logic;
	DRAM_CKE : OUT std_logic;
	DRAM_ADDR : OUT std_logic_vector(12 DOWNTO 0);
	DRAM_BA : OUT std_logic_vector(1 DOWNTO 0);
	DRAM_DQ : OUT std_logic_vector(15 DOWNTO 0);
	DRAM_LDQM : OUT std_logic;
	DRAM_UDQM : OUT std_logic;
	DRAM_CS_N : OUT std_logic;
	DRAM_WE_N : OUT std_logic;
	DRAM_CAS_N : OUT std_logic;
	DRAM_RAS_N : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_R : OUT std_logic_vector(3 DOWNTO 0);
	VGA_G : OUT std_logic_vector(3 DOWNTO 0);
	VGA_B : OUT std_logic_vector(3 DOWNTO 0);
	CLK_I2C_SCL : OUT std_logic;
	CLK_I2C_SDA : INOUT std_logic;
	GSENSOR_SCLK : OUT std_logic;
	GSENSOR_SDO : INOUT std_logic;
	GSENSOR_SDI : IN std_logic;
	GSENSOR_INT : OUT std_logic_vector(2 DOWNTO 1);
	GSENSOR_CS_N : OUT std_logic;
	GPIO : INOUT std_logic_vector(35 DOWNTO 0);
	ARDUINO_IO : INOUT std_logic_vector(15 DOWNTO 0);
	ARDUINO_RESET_N : INOUT std_logic
	);
END DE10_LITE;

-- Design Ports Information
-- ADC_CLK_10	=>  Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MAX10_CLK2_50	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[1]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[3]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[5]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[6]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[8]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LEDR[9]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0[0]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0[1]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0[2]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0[4]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0[5]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0[6]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX0[7]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[1]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[2]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[3]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[4]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[5]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[6]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX1[7]	=>  Location: PIN_A16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2[0]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2[1]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2[2]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2[3]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2[4]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2[5]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2[6]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX2[7]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[0]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[1]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[2]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[3]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[4]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[5]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[6]	=>  Location: PIN_E17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX3[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[0]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[1]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[2]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[3]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[4]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[5]	=>  Location: PIN_F19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[6]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX4[7]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[0]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[1]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[2]	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[4]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[5]	=>  Location: PIN_N19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[6]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- HEX5[7]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CLK	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CKE	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[0]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[1]	=>  Location: PIN_W19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[2]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[3]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[4]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[5]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[6]	=>  Location: PIN_T19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[7]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[8]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[9]	=>  Location: PIN_P19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[10]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[11]	=>  Location: PIN_P20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_ADDR[12]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_BA[0]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_BA[1]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[0]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[1]	=>  Location: PIN_Y20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[2]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[3]	=>  Location: PIN_AA21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[5]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[6]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[7]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[8]	=>  Location: PIN_P21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[9]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[10]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[11]	=>  Location: PIN_H22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[12]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[13]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[14]	=>  Location: PIN_G19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_DQ[15]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_LDQM	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_UDQM	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CS_N	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_WE_N	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_CAS_N	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- DRAM_RAS_N	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_HS	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_VS	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[0]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[1]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[2]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_R[3]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[0]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[1]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[2]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_G[3]	=>  Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[1]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[2]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- VGA_B[3]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CLK_I2C_SCL	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GSENSOR_SCLK	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GSENSOR_SDI	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- GSENSOR_INT[1]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GSENSOR_INT[2]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GSENSOR_CS_N	=>  Location: PIN_AB16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CLK_I2C_SDA	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GSENSOR_SDO	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[4]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[5]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[6]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[7]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[8]	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[9]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[10]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[11]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[12]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[13]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[14]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[15]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[16]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[17]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[18]	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[19]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[20]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[21]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[22]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[23]	=>  Location: PIN_Y8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[24]	=>  Location: PIN_AA8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[25]	=>  Location: PIN_Y7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[26]	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[27]	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[28]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[29]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[30]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[31]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[32]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[33]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[34]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[35]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[0]	=>  Location: PIN_AB5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[1]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[2]	=>  Location: PIN_AB7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[3]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[4]	=>  Location: PIN_AB9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[5]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[6]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[7]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[8]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[9]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[10]	=>  Location: PIN_AB19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[11]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[12]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[13]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_RESET_N	=>  Location: PIN_F16,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: 8mA
-- GPIO[0]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[1]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[2]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO[3]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[14]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- ARDUINO_IO[15]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- MAX10_CLK1_50	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3 V Schmitt Trigger,	 Current Strength: Default


ARCHITECTURE structure OF DE10_LITE IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_ADC_CLK_10 : std_logic;
SIGNAL ww_MAX10_CLK1_50 : std_logic;
SIGNAL ww_MAX10_CLK2_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_DRAM_CLK : std_logic;
SIGNAL ww_DRAM_CKE : std_logic;
SIGNAL ww_DRAM_ADDR : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_DRAM_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_DRAM_DQ : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_DRAM_LDQM : std_logic;
SIGNAL ww_DRAM_UDQM : std_logic;
SIGNAL ww_DRAM_CS_N : std_logic;
SIGNAL ww_DRAM_WE_N : std_logic;
SIGNAL ww_DRAM_CAS_N : std_logic;
SIGNAL ww_DRAM_RAS_N : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_R : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_CLK_I2C_SCL : std_logic;
SIGNAL ww_GSENSOR_SCLK : std_logic;
SIGNAL ww_GSENSOR_SDI : std_logic;
SIGNAL ww_GSENSOR_INT : std_logic_vector(2 DOWNTO 1);
SIGNAL ww_GSENSOR_CS_N : std_logic;
SIGNAL \u0|altpll_sys|sd1|pll7_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|altpll_sys|sd1|pll7_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(35 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_ADC2~_CHSEL_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \interface_DAC|data_clk~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \MAX10_CLK1_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ADC_CLK_10~input_o\ : std_logic;
SIGNAL \MAX10_CLK2_50~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \GSENSOR_SDI~input_o\ : std_logic;
SIGNAL \CLK_I2C_SDA~input_o\ : std_logic;
SIGNAL \GSENSOR_SDO~input_o\ : std_logic;
SIGNAL \GPIO[4]~input_o\ : std_logic;
SIGNAL \GPIO[5]~input_o\ : std_logic;
SIGNAL \GPIO[6]~input_o\ : std_logic;
SIGNAL \GPIO[7]~input_o\ : std_logic;
SIGNAL \GPIO[8]~input_o\ : std_logic;
SIGNAL \GPIO[9]~input_o\ : std_logic;
SIGNAL \GPIO[10]~input_o\ : std_logic;
SIGNAL \GPIO[11]~input_o\ : std_logic;
SIGNAL \GPIO[12]~input_o\ : std_logic;
SIGNAL \GPIO[13]~input_o\ : std_logic;
SIGNAL \GPIO[14]~input_o\ : std_logic;
SIGNAL \GPIO[15]~input_o\ : std_logic;
SIGNAL \GPIO[16]~input_o\ : std_logic;
SIGNAL \GPIO[17]~input_o\ : std_logic;
SIGNAL \GPIO[18]~input_o\ : std_logic;
SIGNAL \GPIO[19]~input_o\ : std_logic;
SIGNAL \GPIO[20]~input_o\ : std_logic;
SIGNAL \GPIO[21]~input_o\ : std_logic;
SIGNAL \GPIO[22]~input_o\ : std_logic;
SIGNAL \GPIO[23]~input_o\ : std_logic;
SIGNAL \GPIO[24]~input_o\ : std_logic;
SIGNAL \GPIO[25]~input_o\ : std_logic;
SIGNAL \GPIO[26]~input_o\ : std_logic;
SIGNAL \GPIO[27]~input_o\ : std_logic;
SIGNAL \GPIO[28]~input_o\ : std_logic;
SIGNAL \GPIO[29]~input_o\ : std_logic;
SIGNAL \GPIO[30]~input_o\ : std_logic;
SIGNAL \GPIO[31]~input_o\ : std_logic;
SIGNAL \GPIO[32]~input_o\ : std_logic;
SIGNAL \GPIO[33]~input_o\ : std_logic;
SIGNAL \GPIO[34]~input_o\ : std_logic;
SIGNAL \GPIO[35]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[0]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[1]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[2]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[3]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[4]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[5]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[6]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[7]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[8]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[9]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[10]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[11]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[12]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[13]~input_o\ : std_logic;
SIGNAL \ARDUINO_RESET_N~input_o\ : std_logic;
SIGNAL \GPIO[0]~input_o\ : std_logic;
SIGNAL \GPIO[1]~input_o\ : std_logic;
SIGNAL \GPIO[2]~input_o\ : std_logic;
SIGNAL \GPIO[3]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_UNVM~~busy\ : std_logic;
SIGNAL \~ALTERA_TMS~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TMS~~padout\ : std_logic;
SIGNAL \~ALTERA_TCK~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TCK~~padout\ : std_logic;
SIGNAL \~ALTERA_TDI~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_TDI~~padout\ : std_logic;
SIGNAL \~ALTERA_TDO~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC1IN1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC1IN1~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC2IN1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC2IN1~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC1IN2~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC1IN2~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC2IN8~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC2IN8~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC1IN3~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC1IN3~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC2IN3~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC2IN3~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC1IN4~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC1IN4~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC2IN4~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC2IN4~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC1IN5~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC1IN5~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC2IN5~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC2IN5~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC1IN6~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC1IN6~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC2IN6~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC2IN6~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC1IN7~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC1IN7~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC2IN7~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC2IN7~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC1IN8~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC1IN8~~padout\ : std_logic;
SIGNAL \~ALTERA_ADC2IN2~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ADC2IN2~~padout\ : std_logic;
SIGNAL \~QUARTUS_CREATED_ADC2~~eoc\ : std_logic;
SIGNAL \~ALTERA_TDO~~obuf_o\ : std_logic;
SIGNAL \ARDUINO_IO[15]~input_o\ : std_logic;
SIGNAL \ARDUINO_IO[14]~input_o\ : std_logic;
SIGNAL \MAX10_CLK1_50~input_o\ : std_logic;
SIGNAL \u0|altpll_sys|sd1|wire_pll7_fbout\ : std_logic;
SIGNAL \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \Add0~0_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0_combout\ : std_logic;
SIGNAL \Add0~1_combout\ : std_logic;
SIGNAL \Add0~2_combout\ : std_logic;
SIGNAL \Add0~3_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q\ : std_logic;
SIGNAL \u0|altpll_sys|sd1|wire_pll7_locked\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector19~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|tsen~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~3_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1_combout\ : std_logic;
SIGNAL \Add0~4_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|clkout_adccore\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|always12~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|always12~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|soc~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|eoc\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|pend~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|pend~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~feeder_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\ : std_logic;
SIGNAL \MAX10_CLK1_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \frequencesortie|Add0~0_RTM043_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \frequencesortie|Add0~0_OTERM41\ : std_logic;
SIGNAL \frequencesortie|Add0~1\ : std_logic;
SIGNAL \frequencesortie|Add0~2_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~2_OTERM39\ : std_logic;
SIGNAL \frequencesortie|Add0~3\ : std_logic;
SIGNAL \frequencesortie|Add0~4_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~4_OTERM37\ : std_logic;
SIGNAL \frequencesortie|Add0~5\ : std_logic;
SIGNAL \frequencesortie|Add0~6_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~6_OTERM35\ : std_logic;
SIGNAL \frequencesortie|compteur~1_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~7\ : std_logic;
SIGNAL \frequencesortie|Add0~8_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~8_OTERM33\ : std_logic;
SIGNAL \frequencesortie|Add0~9\ : std_logic;
SIGNAL \frequencesortie|Add0~10_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~10_OTERM31\ : std_logic;
SIGNAL \frequencesortie|Add0~11\ : std_logic;
SIGNAL \frequencesortie|Add0~12_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~12_OTERM29\ : std_logic;
SIGNAL \frequencesortie|Add0~13\ : std_logic;
SIGNAL \frequencesortie|Add0~14_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~14_OTERM27\ : std_logic;
SIGNAL \frequencesortie|compteur~3_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~15\ : std_logic;
SIGNAL \frequencesortie|Add0~16_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~16_OTERM25\ : std_logic;
SIGNAL \frequencesortie|compteur~2_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~17\ : std_logic;
SIGNAL \frequencesortie|Add0~18_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~18_OTERM23\ : std_logic;
SIGNAL \frequencesortie|compteur~0_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~19\ : std_logic;
SIGNAL \frequencesortie|Add0~20_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~20_OTERM21\ : std_logic;
SIGNAL \frequencesortie|Equal0~1_combout\ : std_logic;
SIGNAL \frequencesortie|Equal0~1_OTERM53\ : std_logic;
SIGNAL \frequencesortie|Equal0~2_RTM051_combout\ : std_logic;
SIGNAL \frequencesortie|Equal0~2_OTERM49\ : std_logic;
SIGNAL \frequencesortie|cpt_fs:compteur[2]~q\ : std_logic;
SIGNAL \frequencesortie|Add0~21\ : std_logic;
SIGNAL \frequencesortie|Add0~22_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~22_OTERM19\ : std_logic;
SIGNAL \frequencesortie|Equal0~0_combout\ : std_logic;
SIGNAL \frequencesortie|Equal0~0_OTERM45\ : std_logic;
SIGNAL \frequencesortie|Equal0~3_combout\ : std_logic;
SIGNAL \frequencesortie|compteur~4_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~23\ : std_logic;
SIGNAL \frequencesortie|Add0~24_combout\ : std_logic;
SIGNAL \frequencesortie|Add0~24_OTERM17\ : std_logic;
SIGNAL \frequencesortie|Equal1~2_combout\ : std_logic;
SIGNAL \frequencesortie|Equal1~3_combout\ : std_logic;
SIGNAL \frequencesortie|sena~0_combout\ : std_logic;
SIGNAL \frequencesortie|sena~1_combout\ : std_logic;
SIGNAL \frequencesortie|Equal1~4_combout\ : std_logic;
SIGNAL \frequencesortie|Equal1~6_combout\ : std_logic;
SIGNAL \frequencesortie|Equal1~5_combout\ : std_logic;
SIGNAL \frequencesortie|sena~2_combout\ : std_logic;
SIGNAL \frequencesortie|sena~q\ : std_logic;
SIGNAL \interface_DAC|Add0~1\ : std_logic;
SIGNAL \interface_DAC|Add0~3\ : std_logic;
SIGNAL \interface_DAC|Add0~4_combout\ : std_logic;
SIGNAL \interface_DAC|Add0~4_OTERM9\ : std_logic;
SIGNAL \interface_DAC|count~0_combout\ : std_logic;
SIGNAL \interface_DAC|Add0~5\ : std_logic;
SIGNAL \interface_DAC|Add0~6_combout\ : std_logic;
SIGNAL \interface_DAC|Add0~6_OTERM7\ : std_logic;
SIGNAL \interface_DAC|count~3_combout\ : std_logic;
SIGNAL \interface_DAC|Add0~7\ : std_logic;
SIGNAL \interface_DAC|Add0~8_combout\ : std_logic;
SIGNAL \interface_DAC|Add0~8_OTERM5\ : std_logic;
SIGNAL \interface_DAC|count~2_combout\ : std_logic;
SIGNAL \interface_DAC|Add0~9\ : std_logic;
SIGNAL \interface_DAC|Add0~11\ : std_logic;
SIGNAL \interface_DAC|Add0~12_combout\ : std_logic;
SIGNAL \interface_DAC|Add0~12_OTERM1\ : std_logic;
SIGNAL \interface_DAC|count~1_combout\ : std_logic;
SIGNAL \interface_DAC|Equal0~0_combout\ : std_logic;
SIGNAL \interface_DAC|Equal0~0_OTERM47\ : std_logic;
SIGNAL \interface_DAC|Equal0~1_combout\ : std_logic;
SIGNAL \interface_DAC|count~4_combout\ : std_logic;
SIGNAL \interface_DAC|Add0~10_combout\ : std_logic;
SIGNAL \interface_DAC|Add0~10_OTERM3\ : std_logic;
SIGNAL \interface_DAC|Add0~2_combout\ : std_logic;
SIGNAL \interface_DAC|Add0~2_OTERM11\ : std_logic;
SIGNAL \interface_DAC|LessThan2~0_combout\ : std_logic;
SIGNAL \interface_DAC|Add0~0_RTM015_combout\ : std_logic;
SIGNAL \interface_DAC|Add0~0_OTERM13\ : std_logic;
SIGNAL \interface_DAC|LessThan1~0_combout\ : std_logic;
SIGNAL \interface_DAC|data_clk~4_combout\ : std_logic;
SIGNAL \interface_DAC|data_clk~5_combout\ : std_logic;
SIGNAL \interface_DAC|data_clk~6_combout\ : std_logic;
SIGNAL \interface_DAC|data_clk~2_combout\ : std_logic;
SIGNAL \interface_DAC|data_clk~0_combout\ : std_logic;
SIGNAL \interface_DAC|data_clk~1_combout\ : std_logic;
SIGNAL \interface_DAC|data_clk~3_combout\ : std_logic;
SIGNAL \interface_DAC|data_clk~7_combout\ : std_logic;
SIGNAL \interface_DAC|data_clk~q\ : std_logic;
SIGNAL \interface_DAC|data_clk~clkctrl_outclk\ : std_logic;
SIGNAL \interface_DAC|bit_cnt[0]~1_combout\ : std_logic;
SIGNAL \interface_DAC|bit_cnt~0_combout\ : std_logic;
SIGNAL \interface_DAC|Equal1~0_combout\ : std_logic;
SIGNAL \interface_DAC|Selector8~0_combout\ : std_logic;
SIGNAL \interface_DAC|state.ready~q\ : std_logic;
SIGNAL \interface_DAC|Selector9~0_combout\ : std_logic;
SIGNAL \interface_DAC|state.start~q\ : std_logic;
SIGNAL \interface_DAC|Selector10~0_combout\ : std_logic;
SIGNAL \interface_DAC|state.command~q\ : std_logic;
SIGNAL \interface_DAC|state~16_combout\ : std_logic;
SIGNAL \interface_DAC|state.slv_ack1~q\ : std_logic;
SIGNAL \interface_DAC|Selector11~0_combout\ : std_logic;
SIGNAL \interface_DAC|state.wr1~q\ : std_logic;
SIGNAL \interface_DAC|state~15_combout\ : std_logic;
SIGNAL \interface_DAC|state.slv_ack2~q\ : std_logic;
SIGNAL \interface_DAC|Selector12~0_combout\ : std_logic;
SIGNAL \interface_DAC|Selector12~1_combout\ : std_logic;
SIGNAL \interface_DAC|state.wr2~q\ : std_logic;
SIGNAL \interface_DAC|WideOr8~0_combout\ : std_logic;
SIGNAL \interface_DAC|Add1~0_combout\ : std_logic;
SIGNAL \interface_DAC|state~14_combout\ : std_logic;
SIGNAL \interface_DAC|state.slv_ack3~q\ : std_logic;
SIGNAL \interface_DAC|Selector13~0_combout\ : std_logic;
SIGNAL \interface_DAC|state.stop~q\ : std_logic;
SIGNAL \interface_DAC|Selector15~8_combout\ : std_logic;
SIGNAL \interface_DAC|Selector15~9_combout\ : std_logic;
SIGNAL \interface_DAC|Selector15~6_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~3_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~18_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~53_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~1\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~20_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~1\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~2_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~52_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~3\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~4_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~21\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~22_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~3\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~4_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~51_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~5\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~24_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~5\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~6_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~50_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~7\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~8_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~25\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~26_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~7\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~8_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~49_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~9\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~28_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~9\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~10_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~48_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~11\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~12_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~29\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~30_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~11\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~12_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~47_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~13\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~32_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~13\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~14_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~46_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~15\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~16_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~33\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~34_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~15\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~16_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~45_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~17\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~36_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~17\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~18_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~20_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~19\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~20_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~37\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~38_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~19\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~21_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~23_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~21\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~40_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~22\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~24_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~26_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~23\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~24_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~41\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~42_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~25\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~27_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~29_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~25\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~26_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~43\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~44_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~28\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~30_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~32_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~27\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~28_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~45\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~46_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~31\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~33_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~35_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~29\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~30_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~47\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~48_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~34\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~36_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~38_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout\ : std_logic;
SIGNAL \coeur|sdataDAC_1Mhz[9]~feeder_combout\ : std_logic;
SIGNAL \coeur|Add0~0_combout\ : std_logic;
SIGNAL \coeur|Add0~1\ : std_logic;
SIGNAL \coeur|Add0~2_combout\ : std_logic;
SIGNAL \coeur|Equal0~1_combout\ : std_logic;
SIGNAL \coeur|Add0~3\ : std_logic;
SIGNAL \coeur|Add0~4_combout\ : std_logic;
SIGNAL \coeur|cpt~2_combout\ : std_logic;
SIGNAL \coeur|Add0~5\ : std_logic;
SIGNAL \coeur|Add0~6_combout\ : std_logic;
SIGNAL \coeur|Add0~7\ : std_logic;
SIGNAL \coeur|Add0~8_combout\ : std_logic;
SIGNAL \coeur|Add0~9\ : std_logic;
SIGNAL \coeur|Add0~10_combout\ : std_logic;
SIGNAL \coeur|cpt~1_combout\ : std_logic;
SIGNAL \coeur|Add0~11\ : std_logic;
SIGNAL \coeur|Add0~12_combout\ : std_logic;
SIGNAL \coeur|cpt~0_combout\ : std_logic;
SIGNAL \coeur|Add0~13\ : std_logic;
SIGNAL \coeur|Add0~14_combout\ : std_logic;
SIGNAL \coeur|Equal0~0_combout\ : std_logic;
SIGNAL \coeur|process_2~0_combout\ : std_logic;
SIGNAL \coeur|sechant~q\ : std_logic;
SIGNAL \interface_DAC|data_tx[9]~33_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[9]~35_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[9]~_emulated_q\ : std_logic;
SIGNAL \interface_DAC|data_tx[9]~34_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~31\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~32_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~49\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~50_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~37\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~39_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~41_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~33\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add1~34_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~51\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17]~52_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~40\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~42_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|Add3~44_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout\ : std_logic;
SIGNAL \coeur|sdataDAC_1Mhz[11]~feeder_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[11]~37_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[11]~39_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[11]~_emulated_q\ : std_logic;
SIGNAL \interface_DAC|data_tx[11]~38_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout\ : std_logic;
SIGNAL \coeur|sdataDAC_1Mhz[10]~feeder_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[10]~41_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[10]~43_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[10]~_emulated_q\ : std_logic;
SIGNAL \interface_DAC|data_tx[10]~42_combout\ : std_logic;
SIGNAL \interface_DAC|Mux3~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[8]~45_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[8]~47_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[8]~_emulated_q\ : std_logic;
SIGNAL \interface_DAC|data_tx[8]~46_combout\ : std_logic;
SIGNAL \interface_DAC|Mux3~1_combout\ : std_logic;
SIGNAL \interface_DAC|Selector15~4_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout\ : std_logic;
SIGNAL \coeur|sdataDAC_1Mhz[6]~feeder_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[6]~1_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[6]~3_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[6]~_emulated_q\ : std_logic;
SIGNAL \interface_DAC|data_tx[6]~2_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout\ : std_logic;
SIGNAL \coeur|sdataDAC[7]~feeder_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[7]~29_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[7]~31_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[7]~_emulated_q\ : std_logic;
SIGNAL \interface_DAC|data_tx[7]~30_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[5]~5_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[5]~7_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[5]~_emulated_q\ : std_logic;
SIGNAL \interface_DAC|data_tx[5]~6_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[4]~9_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[4]~11_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[4]~_emulated_q\ : std_logic;
SIGNAL \interface_DAC|data_tx[4]~10_combout\ : std_logic;
SIGNAL \interface_DAC|Mux4~2_combout\ : std_logic;
SIGNAL \interface_DAC|Mux4~3_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout\ : std_logic;
SIGNAL \coeur|sdataDAC_1Mhz[1]~feeder_combout\ : std_logic;
SIGNAL \coeur|sdataDAC[1]~feeder_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[1]~13_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[1]~15_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[1]~_emulated_q\ : std_logic;
SIGNAL \interface_DAC|data_tx[1]~14_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout\ : std_logic;
SIGNAL \coeur|sdataDAC_1Mhz[0]~feeder_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[0]~25_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[0]~27_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[0]~_emulated_q\ : std_logic;
SIGNAL \interface_DAC|data_tx[0]~26_combout\ : std_logic;
SIGNAL \interface_DAC|Mux4~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout\ : std_logic;
SIGNAL \coeur|sdataDAC_1Mhz[3]~feeder_combout\ : std_logic;
SIGNAL \coeur|sdataDAC[3]~feeder_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[3]~17_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[3]~19_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[3]~_emulated_q\ : std_logic;
SIGNAL \interface_DAC|data_tx[3]~18_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[2]~21_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[2]~23_combout\ : std_logic;
SIGNAL \interface_DAC|data_tx[2]~_emulated_q\ : std_logic;
SIGNAL \interface_DAC|data_tx[2]~22_combout\ : std_logic;
SIGNAL \interface_DAC|Mux4~1_combout\ : std_logic;
SIGNAL \interface_DAC|Selector15~5_combout\ : std_logic;
SIGNAL \interface_DAC|Selector15~7_combout\ : std_logic;
SIGNAL \interface_DAC|Selector15~10_combout\ : std_logic;
SIGNAL \interface_DAC|Mux2~0_combout\ : std_logic;
SIGNAL \interface_DAC|Mux2~1_combout\ : std_logic;
SIGNAL \interface_DAC|Selector15~11_combout\ : std_logic;
SIGNAL \interface_DAC|Mux5~0_combout\ : std_logic;
SIGNAL \interface_DAC|Mux5~1_combout\ : std_logic;
SIGNAL \interface_DAC|Selector15~2_combout\ : std_logic;
SIGNAL \interface_DAC|Selector15~13_combout\ : std_logic;
SIGNAL \interface_DAC|Selector15~3_combout\ : std_logic;
SIGNAL \interface_DAC|Selector15~12_combout\ : std_logic;
SIGNAL \interface_DAC|sda_int~q\ : std_logic;
SIGNAL \interface_DAC|Selector19~0_combout\ : std_logic;
SIGNAL \interface_DAC|Selector14~0_combout\ : std_logic;
SIGNAL \interface_DAC|Selector14~1_combout\ : std_logic;
SIGNAL \interface_DAC|scl_ena~q\ : std_logic;
SIGNAL \interface_DAC|scl_clk~2_combout\ : std_logic;
SIGNAL \interface_DAC|scl_clk~q\ : std_logic;
SIGNAL \interface_DAC|scl~1_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[1][12]~17_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[1][11]~18_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|_~2_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[0][14]~combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[1][10]~19_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[0][13]~6_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[1][9]~5_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[1][8]~0_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[0][12]~combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[1][7]~1_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[0][11]~combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[0][10]~2_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[0][9]~3_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[0][8]~4_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[2][8]~13_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \afficher|volt[0]~13_cout\ : std_logic;
SIGNAL \afficher|volt[0]~15_cout\ : std_logic;
SIGNAL \afficher|volt[0]~17\ : std_logic;
SIGNAL \afficher|volt[1]~19\ : std_logic;
SIGNAL \afficher|volt[2]~21\ : std_logic;
SIGNAL \afficher|volt[3]~23\ : std_logic;
SIGNAL \afficher|volt[4]~24_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[2][14]~7_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[2][13]~8_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[2][12]~9_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[2][11]~10_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[2][10]~11_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[2][9]~12_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|_~0_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|_~1_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[1][14]~15_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[1][13]~16_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ : std_logic;
SIGNAL \afficher|volt[4]~25\ : std_logic;
SIGNAL \afficher|volt[5]~27\ : std_logic;
SIGNAL \afficher|volt[6]~29\ : std_logic;
SIGNAL \afficher|volt[7]~31\ : std_logic;
SIGNAL \afficher|volt[8]~33\ : std_logic;
SIGNAL \afficher|volt[9]~35\ : std_logic;
SIGNAL \afficher|volt[10]~36_combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|romout[2][15]~combout\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ : std_logic;
SIGNAL \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ : std_logic;
SIGNAL \afficher|volt[10]~37\ : std_logic;
SIGNAL \afficher|volt[11]~38_combout\ : std_logic;
SIGNAL \afficher|volt[9]~34_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[17]~78_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[17]~79_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[16]~81_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[16]~80_combout\ : std_logic;
SIGNAL \afficher|volt[8]~32_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[18]~76_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[18]~77_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[23]~84_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[23]~131_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[22]~85_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[21]~86_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[21]~87_combout\ : std_logic;
SIGNAL \afficher|volt[7]~30_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[28]~90_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[28]~125_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[27]~91_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[26]~93_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[26]~92_combout\ : std_logic;
SIGNAL \afficher|volt[6]~28_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[32]~97_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[31]~99_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[31]~98_combout\ : std_logic;
SIGNAL \afficher|volt[5]~26_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[33]~96_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[33]~126_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[38]~102_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[38]~127_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[37]~103_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[36]~104_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[36]~105_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[41]~110_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[41]~111_combout\ : std_logic;
SIGNAL \afficher|volt[3]~22_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[43]~128_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[43]~108_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[42]~109_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[47]~115_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[46]~117_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[46]~116_combout\ : std_logic;
SIGNAL \afficher|volt[2]~20_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[45]~119_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[45]~118_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[48]~129_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[48]~114_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[53]~120_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[53]~130_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[52]~138_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[52]~121_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[51]~122_combout\ : std_logic;
SIGNAL \afficher|Add5~0_combout\ : std_logic;
SIGNAL \afficher|volt[1]~18_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[50]~123_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|StageOut[50]~124_combout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ : std_logic;
SIGNAL \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ : std_logic;
SIGNAL \afficher|Add5~1_combout\ : std_logic;
SIGNAL \afficher|Add5~2_combout\ : std_logic;
SIGNAL \afficher|volt[0]~16_combout\ : std_logic;
SIGNAL \afficher|Add5~3_combout\ : std_logic;
SIGNAL \afficher|Add5~4_combout\ : std_logic;
SIGNAL \afficher|Affichemillieme|Mux6~0_combout\ : std_logic;
SIGNAL \afficher|Affichemillieme|Mux5~0_combout\ : std_logic;
SIGNAL \afficher|Affichemillieme|Mux4~0_combout\ : std_logic;
SIGNAL \afficher|Affichemillieme|Mux3~0_combout\ : std_logic;
SIGNAL \afficher|Affichemillieme|Mux2~0_combout\ : std_logic;
SIGNAL \afficher|Affichemillieme|Mux1~0_combout\ : std_logic;
SIGNAL \afficher|Affichemillieme|Mux0~0_wirecell_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[54]~87_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[54]~86_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[53]~89_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[53]~88_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[52]~91_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[52]~90_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[51]~93_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[51]~92_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[50]~95_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[50]~94_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[62]~146_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[62]~98_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[61]~99_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[60]~100_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[59]~101_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[58]~102_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[58]~103_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[70]~135_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[70]~108_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[69]~109_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[68]~110_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[67]~111_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[66]~112_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[78]~117_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[78]~138_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[77]~118_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[76]~119_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[75]~120_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[74]~121_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[73]~125_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[73]~122_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[86]~142_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[86]~126_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[85]~143_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[85]~127_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[84]~128_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[84]~144_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[83]~145_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[83]~129_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[82]~153_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[82]~130_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[81]~134_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|StageOut[81]~131_combout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ : std_logic;
SIGNAL \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ : std_logic;
SIGNAL \afficher|Add3~2_combout\ : std_logic;
SIGNAL \afficher|Add3~3_combout\ : std_logic;
SIGNAL \afficher|Add3~0_combout\ : std_logic;
SIGNAL \afficher|Add3~1_combout\ : std_logic;
SIGNAL \afficher|Affichecentieme|Mux6~0_combout\ : std_logic;
SIGNAL \afficher|Affichecentieme|Mux5~0_combout\ : std_logic;
SIGNAL \afficher|Affichecentieme|Mux4~0_combout\ : std_logic;
SIGNAL \afficher|Affichecentieme|Mux3~0_combout\ : std_logic;
SIGNAL \afficher|Affichecentieme|Mux2~0_combout\ : std_logic;
SIGNAL \afficher|Affichecentieme|Mux1~0_combout\ : std_logic;
SIGNAL \afficher|Affichecentieme|Mux0~0_wirecell_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[107]~51_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[107]~50_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[106]~52_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[106]~53_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[105]~55_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[105]~54_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[104]~56_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[104]~57_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[103]~59_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[103]~58_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[102]~61_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[102]~60_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[101]~63_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[101]~62_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[108]~48_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[108]~49_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[119]~64_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[119]~76_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[118]~77_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[118]~65_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[117]~66_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[117]~78_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[116]~79_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[116]~67_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[115]~80_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[115]~68_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[114]~81_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[114]~69_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[113]~71_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[113]~70_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[112]~75_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|StageOut[112]~72_combout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1_cout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3_cout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5_cout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7_cout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9_cout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11_cout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13_cout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ : std_logic;
SIGNAL \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ : std_logic;
SIGNAL \afficher|Add1~0_combout\ : std_logic;
SIGNAL \afficher|Add1~2_combout\ : std_logic;
SIGNAL \afficher|Add1~3_combout\ : std_logic;
SIGNAL \afficher|Add1~1_combout\ : std_logic;
SIGNAL \afficher|Affichedizieme|Mux6~0_combout\ : std_logic;
SIGNAL \afficher|Affichedizieme|Mux5~0_combout\ : std_logic;
SIGNAL \afficher|Affichedizieme|Mux4~0_combout\ : std_logic;
SIGNAL \afficher|Affichedizieme|Mux3~0_combout\ : std_logic;
SIGNAL \afficher|Affichedizieme|Mux2~0_combout\ : std_logic;
SIGNAL \afficher|Affichedizieme|Mux1~0_combout\ : std_logic;
SIGNAL \afficher|Affichedizieme|Mux0~0_wirecell_combout\ : std_logic;
SIGNAL \afficher|Afficheunite|Mux6~0_combout\ : std_logic;
SIGNAL \afficher|Afficheunite|Mux5~0_combout\ : std_logic;
SIGNAL \afficher|Afficheunite|Mux4~0_combout\ : std_logic;
SIGNAL \afficher|Afficheunite|Mux3~0_combout\ : std_logic;
SIGNAL \afficher|Afficheunite|Mux2~0_combout\ : std_logic;
SIGNAL \afficher|Afficheunite|Mux1~0_combout\ : std_logic;
SIGNAL \afficher|Afficheunite|Mux0~0_wirecell_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3_combout\ : std_logic;
SIGNAL \afficher|cur_adc_chanel[3]~feeder_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0_combout\ : std_logic;
SIGNAL \afficher|cur_adc_chanel[0]~feeder_combout\ : std_logic;
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2_combout\ : std_logic;
SIGNAL \afficher|cur_adc_chanel[2]~feeder_combout\ : std_logic;
SIGNAL \afficher|Affichecanal|Mux6~0_combout\ : std_logic;
SIGNAL \afficher|Affichecanal|Mux5~0_combout\ : std_logic;
SIGNAL \afficher|Affichecanal|Mux4~0_combout\ : std_logic;
SIGNAL \afficher|Affichecanal|Mux3~0_combout\ : std_logic;
SIGNAL \afficher|Affichecanal|Mux2~0_combout\ : std_logic;
SIGNAL \afficher|Affichecanal|Mux1~0_combout\ : std_logic;
SIGNAL \afficher|Affichecanal|Mux0~0_wirecell_combout\ : std_logic;
SIGNAL \afficher|volt\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|altpll_sys|sd1|wire_pll7_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \afficher|cur_adc_chanel\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \coeur|sdataDAC\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \interface_DAC|bit_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \coeur|sdataDAC_1Mhz\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|modular_adc_0|control_internal|u_control_fsm|chsel\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \coeur|cpt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \interface_DAC|count\ : std_logic_vector(6 DOWNTO 0);

BEGIN

ww_ADC_CLK_10 <= ADC_CLK_10;
ww_MAX10_CLK1_50 <= MAX10_CLK1_50;
ww_MAX10_CLK2_50 <= MAX10_CLK2_50;
ww_KEY <= KEY;
ww_SW <= SW;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
DRAM_CLK <= ww_DRAM_CLK;
DRAM_CKE <= ww_DRAM_CKE;
DRAM_ADDR <= ww_DRAM_ADDR;
DRAM_BA <= ww_DRAM_BA;
DRAM_DQ <= ww_DRAM_DQ;
DRAM_LDQM <= ww_DRAM_LDQM;
DRAM_UDQM <= ww_DRAM_UDQM;
DRAM_CS_N <= ww_DRAM_CS_N;
DRAM_WE_N <= ww_DRAM_WE_N;
DRAM_CAS_N <= ww_DRAM_CAS_N;
DRAM_RAS_N <= ww_DRAM_RAS_N;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_R <= ww_VGA_R;
VGA_G <= ww_VGA_G;
VGA_B <= ww_VGA_B;
CLK_I2C_SCL <= ww_CLK_I2C_SCL;
GSENSOR_SCLK <= ww_GSENSOR_SCLK;
ww_GSENSOR_SDI <= GSENSOR_SDI;
GSENSOR_INT <= ww_GSENSOR_INT;
GSENSOR_CS_N <= ww_GSENSOR_CS_N;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|altpll_sys|sd1|pll7_INCLK_bus\ <= (gnd & \MAX10_CLK1_50~input_o\);

\u0|altpll_sys|sd1|wire_pll7_clk\(0) <= \u0|altpll_sys|sd1|pll7_CLK_bus\(0);
\u0|altpll_sys|sd1|wire_pll7_clk\(1) <= \u0|altpll_sys|sd1|pll7_CLK_bus\(1);
\u0|altpll_sys|sd1|wire_pll7_clk\(2) <= \u0|altpll_sys|sd1|pll7_CLK_bus\(2);
\u0|altpll_sys|sd1|wire_pll7_clk\(3) <= \u0|altpll_sys|sd1|pll7_CLK_bus\(3);
\u0|altpll_sys|sd1|wire_pll7_clk\(4) <= \u0|altpll_sys|sd1|pll7_CLK_bus\(4);

\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & gnd & gnd & gnd & \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11) & \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(10) & \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(9) & 
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(8) & \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(7) & \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(6) & 
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5) & \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(4) & \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3) & 
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(2) & \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1) & \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(0));

\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\ <= (
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) & 
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\ <= (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\
& \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ & \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ & 
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ & \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ & 
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\);

\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) <= \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) <= \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) <= \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) <= \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) <= \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) <= \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) <= \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) <= \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) <= \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) <= \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) <= \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) <= \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\(11);

\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_CHSEL_bus\ <= (\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1_combout\ & \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1_combout\ & 
\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1_combout\ & \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1_combout\ & \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2_combout\);

\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(0) <= \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus\(0);
\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(1) <= \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus\(1);
\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(2) <= \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus\(2);
\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(3) <= \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus\(3);
\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(4) <= \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus\(4);
\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(5) <= \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus\(5);
\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(6) <= \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus\(6);
\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(7) <= \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus\(7);
\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(8) <= \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus\(8);
\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(9) <= \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus\(9);
\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(10) <= \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus\(10);
\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(11) <= \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus\(11);

\~QUARTUS_CREATED_ADC2~_CHSEL_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\interface_DAC|data_clk~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \interface_DAC|data_clk~q\);

\MAX10_CLK1_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \MAX10_CLK1_50~input_o\);

\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u0|altpll_sys|sd1|wire_pll7_clk\(0));

-- Location: IOOBUF_X46_Y54_N2
\LEDR[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X46_Y54_N23
\LEDR[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(3),
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X51_Y54_N16
\LEDR[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(4),
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X46_Y54_N9
\LEDR[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(5),
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X56_Y54_N30
\LEDR[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(6),
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X58_Y54_N23
\LEDR[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(7),
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X66_Y54_N23
\LEDR[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(8),
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X56_Y54_N9
\LEDR[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(9),
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X51_Y54_N9
\LEDR[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(10),
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X49_Y54_N9
\LEDR[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(11),
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X58_Y54_N16
\HEX0[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichemillieme|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X74_Y54_N9
\HEX0[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichemillieme|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X60_Y54_N2
\HEX0[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichemillieme|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X62_Y54_N30
\HEX0[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichemillieme|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X74_Y54_N2
\HEX0[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichemillieme|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X74_Y54_N16
\HEX0[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichemillieme|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X74_Y54_N23
\HEX0[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichemillieme|Mux0~0_wirecell_combout\,
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X66_Y54_N16
\HEX0[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX0(7));

-- Location: IOOBUF_X69_Y54_N23
\HEX1[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichecentieme|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X78_Y49_N9
\HEX1[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichecentieme|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X78_Y49_N2
\HEX1[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichecentieme|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X60_Y54_N9
\HEX1[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichecentieme|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X64_Y54_N2
\HEX1[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichecentieme|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X66_Y54_N30
\HEX1[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichecentieme|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X69_Y54_N30
\HEX1[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichecentieme|Mux0~0_wirecell_combout\,
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X60_Y54_N16
\HEX1[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX1(7));

-- Location: IOOBUF_X78_Y44_N9
\HEX2[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichedizieme|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X66_Y54_N2
\HEX2[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichedizieme|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X69_Y54_N16
\HEX2[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichedizieme|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X78_Y44_N2
\HEX2[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichedizieme|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X78_Y43_N2
\HEX2[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichedizieme|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X78_Y35_N2
\HEX2[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichedizieme|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X78_Y43_N9
\HEX2[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichedizieme|Mux0~0_wirecell_combout\,
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X66_Y54_N9
\HEX2[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX2(7));

-- Location: IOOBUF_X78_Y35_N23
\HEX3[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Afficheunite|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X78_Y33_N9
\HEX3[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Afficheunite|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X78_Y33_N2
\HEX3[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Afficheunite|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X69_Y54_N9
\HEX3[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Afficheunite|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X78_Y41_N9
\HEX3[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Afficheunite|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X78_Y41_N2
\HEX3[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Afficheunite|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X78_Y43_N16
\HEX3[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Afficheunite|Mux0~0_wirecell_combout\,
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X78_Y35_N9
\HEX3[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_HEX3(7));

-- Location: IOOBUF_X78_Y40_N16
\HEX4[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X78_Y40_N2
\HEX4[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X78_Y40_N23
\HEX4[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X78_Y42_N16
\HEX4[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X78_Y45_N23
\HEX4[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(4));

-- Location: IOOBUF_X78_Y40_N9
\HEX4[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(5));

-- Location: IOOBUF_X78_Y35_N16
\HEX4[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(6));

-- Location: IOOBUF_X78_Y43_N23
\HEX4[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX4(7));

-- Location: IOOBUF_X78_Y45_N9
\HEX5[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichecanal|Mux6~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(0));

-- Location: IOOBUF_X78_Y42_N2
\HEX5[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichecanal|Mux5~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(1));

-- Location: IOOBUF_X78_Y37_N16
\HEX5[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichecanal|Mux4~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(2));

-- Location: IOOBUF_X78_Y34_N24
\HEX5[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichecanal|Mux3~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(3));

-- Location: IOOBUF_X78_Y34_N9
\HEX5[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichecanal|Mux2~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(4));

-- Location: IOOBUF_X78_Y34_N16
\HEX5[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichecanal|Mux1~0_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(5));

-- Location: IOOBUF_X78_Y34_N2
\HEX5[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \afficher|Affichecanal|Mux0~0_wirecell_combout\,
	devoe => ww_devoe,
	o => ww_HEX5(6));

-- Location: IOOBUF_X78_Y37_N9
\HEX5[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_HEX5(7));

-- Location: IOOBUF_X78_Y36_N24
\DRAM_CLK~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CLK);

-- Location: IOOBUF_X78_Y23_N2
\DRAM_CKE~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CKE);

-- Location: IOOBUF_X78_Y3_N16
\DRAM_ADDR[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(0));

-- Location: IOOBUF_X78_Y16_N24
\DRAM_ADDR[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(1));

-- Location: IOOBUF_X78_Y15_N23
\DRAM_ADDR[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(2));

-- Location: IOOBUF_X78_Y3_N23
\DRAM_ADDR[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(3));

-- Location: IOOBUF_X78_Y15_N16
\DRAM_ADDR[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(4));

-- Location: IOOBUF_X78_Y20_N16
\DRAM_ADDR[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(5));

-- Location: IOOBUF_X78_Y20_N24
\DRAM_ADDR[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(6));

-- Location: IOOBUF_X78_Y24_N24
\DRAM_ADDR[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(7));

-- Location: IOOBUF_X78_Y24_N16
\DRAM_ADDR[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(8));

-- Location: IOOBUF_X78_Y24_N9
\DRAM_ADDR[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(9));

-- Location: IOOBUF_X78_Y20_N9
\DRAM_ADDR[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(10));

-- Location: IOOBUF_X78_Y24_N2
\DRAM_ADDR[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(11));

-- Location: IOOBUF_X78_Y20_N2
\DRAM_ADDR[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(12));

-- Location: IOOBUF_X78_Y18_N9
\DRAM_BA[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_BA(0));

-- Location: IOOBUF_X78_Y18_N2
\DRAM_BA[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_BA(1));

-- Location: IOOBUF_X78_Y16_N2
\DRAM_DQ[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(0));

-- Location: IOOBUF_X78_Y16_N9
\DRAM_DQ[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(1));

-- Location: IOOBUF_X78_Y3_N2
\DRAM_DQ[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(2));

-- Location: IOOBUF_X78_Y3_N9
\DRAM_DQ[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(3));

-- Location: IOOBUF_X78_Y15_N9
\DRAM_DQ[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(4));

-- Location: IOOBUF_X78_Y15_N2
\DRAM_DQ[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(5));

-- Location: IOOBUF_X78_Y16_N16
\DRAM_DQ[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(6));

-- Location: IOOBUF_X78_Y17_N9
\DRAM_DQ[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(7));

-- Location: IOOBUF_X78_Y23_N9
\DRAM_DQ[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(8));

-- Location: IOOBUF_X78_Y30_N9
\DRAM_DQ[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(9));

-- Location: IOOBUF_X78_Y29_N2
\DRAM_DQ[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(10));

-- Location: IOOBUF_X78_Y29_N9
\DRAM_DQ[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(11));

-- Location: IOOBUF_X78_Y31_N9
\DRAM_DQ[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(12));

-- Location: IOOBUF_X78_Y31_N23
\DRAM_DQ[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(13));

-- Location: IOOBUF_X78_Y31_N16
\DRAM_DQ[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(14));

-- Location: IOOBUF_X78_Y31_N2
\DRAM_DQ[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_DQ(15));

-- Location: IOOBUF_X78_Y17_N2
\DRAM_LDQM~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_LDQM);

-- Location: IOOBUF_X78_Y30_N2
\DRAM_UDQM~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_UDQM);

-- Location: IOOBUF_X78_Y17_N16
\DRAM_CS_N~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CS_N);

-- Location: IOOBUF_X78_Y17_N23
\DRAM_WE_N~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_WE_N);

-- Location: IOOBUF_X78_Y21_N23
\DRAM_CAS_N~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_CAS_N);

-- Location: IOOBUF_X78_Y21_N16
\DRAM_RAS_N~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_RAS_N);

-- Location: IOOBUF_X0_Y18_N2
\VGA_HS~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X0_Y13_N9
\VGA_VS~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X18_Y0_N30
\VGA_R[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X0_Y12_N9
\VGA_R[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X16_Y0_N16
\VGA_R[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X16_Y0_N23
\VGA_R[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X0_Y9_N2
\VGA_G[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X0_Y15_N9
\VGA_G[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X0_Y3_N9
\VGA_G[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X0_Y3_N2
\VGA_G[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X0_Y13_N2
\VGA_B[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X0_Y15_N2
\VGA_B[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X0_Y23_N2
\VGA_B[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X0_Y18_N9
\VGA_B[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X0_Y16_N23
\CLK_I2C_SCL~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_CLK_I2C_SCL);

-- Location: IOOBUF_X51_Y0_N16
\GSENSOR_SCLK~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GSENSOR_SCLK);

-- Location: IOOBUF_X51_Y0_N2
\GSENSOR_INT[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GSENSOR_INT(1));

-- Location: IOOBUF_X51_Y0_N9
\GSENSOR_INT[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GSENSOR_INT(2));

-- Location: IOOBUF_X54_Y0_N2
\GSENSOR_CS_N~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_GSENSOR_CS_N);

-- Location: IOOBUF_X0_Y16_N16
\CLK_I2C_SDA~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => CLK_I2C_SDA);

-- Location: IOOBUF_X38_Y0_N23
\GSENSOR_SDO~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GSENSOR_SDO);

-- Location: IOOBUF_X20_Y0_N16
\GPIO[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(4));

-- Location: IOOBUF_X24_Y0_N2
\GPIO[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(5));

-- Location: IOOBUF_X20_Y0_N23
\GPIO[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(6));

-- Location: IOOBUF_X24_Y0_N9
\GPIO[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(7));

-- Location: IOOBUF_X16_Y0_N30
\GPIO[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(8));

-- Location: IOOBUF_X14_Y0_N9
\GPIO[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(9));

-- Location: IOOBUF_X14_Y0_N2
\GPIO[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(10));

-- Location: IOOBUF_X54_Y0_N30
\GPIO[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(11));

-- Location: IOOBUF_X51_Y0_N23
\GPIO[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(12));

-- Location: IOOBUF_X46_Y0_N2
\GPIO[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(13));

-- Location: IOOBUF_X46_Y0_N9
\GPIO[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(14));

-- Location: IOOBUF_X40_Y0_N16
\GPIO[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(15));

-- Location: IOOBUF_X40_Y0_N23
\GPIO[16]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(16));

-- Location: IOOBUF_X36_Y0_N2
\GPIO[17]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(17));

-- Location: IOOBUF_X38_Y0_N9
\GPIO[18]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(18));

-- Location: IOOBUF_X36_Y0_N9
\GPIO[19]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(19));

-- Location: IOOBUF_X38_Y0_N16
\GPIO[20]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(20));

-- Location: IOOBUF_X34_Y0_N2
\GPIO[21]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(21));

-- Location: IOOBUF_X34_Y0_N23
\GPIO[22]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(22));

-- Location: IOOBUF_X20_Y0_N2
\GPIO[23]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(23));

-- Location: IOOBUF_X31_Y0_N16
\GPIO[24]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(24));

-- Location: IOOBUF_X20_Y0_N9
\GPIO[25]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(25));

-- Location: IOOBUF_X29_Y0_N16
\GPIO[26]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(26));

-- Location: IOOBUF_X20_Y0_N30
\GPIO[27]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(27));

-- Location: IOOBUF_X29_Y0_N23
\GPIO[28]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(28));

-- Location: IOOBUF_X18_Y0_N2
\GPIO[29]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(29));

-- Location: IOOBUF_X26_Y0_N2
\GPIO[30]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(30));

-- Location: IOOBUF_X24_Y0_N16
\GPIO[31]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(31));

-- Location: IOOBUF_X22_Y0_N9
\GPIO[32]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(32));

-- Location: IOOBUF_X24_Y0_N23
\GPIO[33]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(33));

-- Location: IOOBUF_X22_Y0_N16
\GPIO[34]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(34));

-- Location: IOOBUF_X18_Y0_N23
\GPIO[35]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => GPIO(35));

-- Location: IOOBUF_X29_Y0_N30
\ARDUINO_IO[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(0));

-- Location: IOOBUF_X29_Y0_N9
\ARDUINO_IO[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(1));

-- Location: IOOBUF_X29_Y0_N2
\ARDUINO_IO[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(2));

-- Location: IOOBUF_X31_Y0_N9
\ARDUINO_IO[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(3));

-- Location: IOOBUF_X34_Y0_N16
\ARDUINO_IO[4]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(4));

-- Location: IOOBUF_X34_Y0_N9
\ARDUINO_IO[5]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(5));

-- Location: IOOBUF_X40_Y0_N9
\ARDUINO_IO[6]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(6));

-- Location: IOOBUF_X40_Y0_N2
\ARDUINO_IO[7]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(7));

-- Location: IOOBUF_X69_Y0_N23
\ARDUINO_IO[8]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(8));

-- Location: IOOBUF_X58_Y0_N30
\ARDUINO_IO[9]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(9));

-- Location: IOOBUF_X56_Y0_N9
\ARDUINO_IO[10]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(10));

-- Location: IOOBUF_X58_Y0_N16
\ARDUINO_IO[11]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(11));

-- Location: IOOBUF_X62_Y0_N16
\ARDUINO_IO[12]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(12));

-- Location: IOOBUF_X56_Y0_N2
\ARDUINO_IO[13]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(13));

-- Location: IOOBUF_X71_Y54_N30
\ARDUINO_RESET_N~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ARDUINO_RESET_N);

-- Location: IOOBUF_X31_Y0_N23
\GPIO[0]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ARDUINO_IO[15]~input_o\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(0));

-- Location: IOOBUF_X24_Y0_N30
\GPIO[1]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \ARDUINO_IO[14]~input_o\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(1));

-- Location: IOOBUF_X31_Y0_N30
\GPIO[2]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(2));

-- Location: IOOBUF_X22_Y0_N2
\GPIO[3]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \frequencesortie|sena~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => GPIO(3));

-- Location: IOOBUF_X62_Y0_N30
\ARDUINO_IO[14]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \interface_DAC|Selector19~0_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(14));

-- Location: IOOBUF_X62_Y0_N23
\ARDUINO_IO[15]~output\ : fiftyfivenm_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => \interface_DAC|scl~1_combout\,
	oe => VCC,
	devoe => ww_devoe,
	o => ARDUINO_IO(15));

-- Location: IOIBUF_X62_Y0_N22
\ARDUINO_IO[15]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(15),
	o => \ARDUINO_IO[15]~input_o\);

-- Location: IOIBUF_X62_Y0_N29
\ARDUINO_IO[14]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(14),
	o => \ARDUINO_IO[14]~input_o\);

-- Location: IOIBUF_X34_Y0_N29
\MAX10_CLK1_50~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MAX10_CLK1_50,
	o => \MAX10_CLK1_50~input_o\);

-- Location: PLL_1
\u0|altpll_sys|sd1|pll7\ : fiftyfivenm_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 30,
	c0_initial => 1,
	c0_low => 30,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 12,
	c1_initial => 1,
	c1_low => 12,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 0,
	c2_initial => 0,
	c2_low => 0,
	c2_mode => "bypass",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 0,
	c3_initial => 0,
	c3_low => 0,
	c3_mode => "bypass",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c1",
	clk0_divide_by => 2,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 1,
	clk0_phase_shift => "0",
	clk1_counter => "c0",
	clk1_divide_by => 5,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 1,
	clk1_phase_shift => "0",
	clk2_counter => "unused",
	clk2_divide_by => 0,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 0,
	clk2_phase_shift => "0",
	clk3_counter => "unused",
	clk3_divide_by => 0,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 0,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 12,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	self_reset_on_loss_lock => "off",
	simulation_type => "functional",
	switch_over_type => "auto",
	vco_center => 1538,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 3333,
	vco_min => 1538,
	vco_multiply_by => 0,
	vco_phase_shift_step => 208,
	vco_post_scale => 2)
-- pragma translate_on
PORT MAP (
	areset => GND,
	fbin => \u0|altpll_sys|sd1|wire_pll7_fbout\,
	inclk => \u0|altpll_sys|sd1|pll7_INCLK_bus\,
	locked => \u0|altpll_sys|sd1|wire_pll7_locked\,
	fbout => \u0|altpll_sys|sd1|wire_pll7_fbout\,
	clk => \u0|altpll_sys|sd1|pll7_CLK_bus\);

-- Location: CLKCTRL_G19
\u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\);

-- Location: IOIBUF_X51_Y54_N22
\SW[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X51_Y54_N1
\SW[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X51_Y54_N29
\SW[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: LCCOMB_X54_Y52_N10
\Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~0_combout\ = (\SW[1]~input_o\ & (\SW[2]~input_o\ & \SW[0]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \Add0~0_combout\);

-- Location: IOIBUF_X54_Y54_N22
\SW[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X54_Y54_N29
\SW[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: LCCOMB_X54_Y52_N16
\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0_combout\ = (!\SW[0]~input_o\ & (\SW[4]~input_o\ $ (((\Add0~0_combout\ & \SW[3]~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \SW[4]~input_o\,
	datad => \SW[3]~input_o\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0_combout\);

-- Location: LCCOMB_X54_Y52_N14
\Add0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~1_combout\ = \SW[3]~input_o\ $ (((\SW[1]~input_o\ & (\SW[0]~input_o\ & \SW[2]~input_o\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datab => \SW[0]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[3]~input_o\,
	combout => \Add0~1_combout\);

-- Location: LCCOMB_X54_Y52_N26
\Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~2_combout\ = \SW[1]~input_o\ $ (\SW[0]~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SW[1]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \Add0~2_combout\);

-- Location: LCCOMB_X54_Y52_N30
\Add0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~3_combout\ = \SW[2]~input_o\ $ (((\SW[1]~input_o\ & \SW[0]~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SW[1]~input_o\,
	datac => \SW[2]~input_o\,
	datad => \SW[0]~input_o\,
	combout => \Add0~3_combout\);

-- Location: LCCOMB_X52_Y52_N6
\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0_combout\ & (!\Add0~1_combout\ & (!\Add0~2_combout\ & !\Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0_combout\,
	datab => \Add0~1_combout\,
	datac => \Add0~2_combout\,
	datad => \Add0~3_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\);

-- Location: LCCOMB_X50_Y53_N26
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(6) & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19\ $ (GND))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(6) & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19\ & VCC))
-- \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(6) & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(6),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21\);

-- Location: LCCOMB_X50_Y53_N28
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21\ $ (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(7),
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~21\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22_combout\);

-- Location: LCCOMB_X44_Y52_N4
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X44_Y52_N5
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X44_Y52_N15
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: LCCOMB_X47_Y52_N28
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X47_Y52_N29
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LCCOMB_X52_Y52_N28
\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0_combout\ & (\Add0~1_combout\ & (\Add0~2_combout\ & \Add0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~0_combout\,
	datab => \Add0~1_combout\,
	datac => \Add0~2_combout\,
	datad => \Add0~3_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\);

-- Location: LCCOMB_X51_Y52_N30
\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg\(0)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg\(0),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout\);

-- Location: LCCOMB_X47_Y52_N2
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder_combout\);

-- Location: FF_X47_Y52_N3
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q\);

-- Location: FF_X50_Y52_N27
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q\);

-- Location: FF_X50_Y52_N13
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q\);

-- Location: FF_X49_Y52_N31
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q\);

-- Location: FF_X49_Y52_N23
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q\);

-- Location: LCCOMB_X49_Y52_N22
\u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0_combout\ = (\u0|altpll_sys|sd1|wire_pll7_locked\) # (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|altpll_sys|sd1|wire_pll7_locked\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0_combout\);

-- Location: FF_X49_Y52_N27
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q\);

-- Location: LCCOMB_X49_Y52_N10
\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(6) & (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q\ & (\u0|altpll_sys|sd1|wire_pll7_locked\))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(6) & ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q\) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q\ & \u0|altpll_sys|sd1|wire_pll7_locked\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(6),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~q\,
	datac => \u0|altpll_sys|sd1|wire_pll7_locked\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1_combout\);

-- Location: LCCOMB_X49_Y52_N26
\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1_combout\) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|pend~q\ & 
-- \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|pend~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~1_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout\);

-- Location: LCCOMB_X50_Y52_N26
\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout\ = (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q\ & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout\);

-- Location: LCCOMB_X50_Y52_N2
\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q\ & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout\ & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~0_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1_combout\);

-- Location: FF_X50_Y52_N1
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q\);

-- Location: LCCOMB_X50_Y52_N28
\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout\ = (!\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg\(0) & \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg\(0),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout\);

-- Location: LCCOMB_X50_Y52_N0
\u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout\) # 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q\ & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout\)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|pend~q\ & 
-- (((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q\ & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|pend~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout\);

-- Location: LCCOMB_X51_Y52_N24
\u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0_combout\ = (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\ & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0_combout\);

-- Location: LCCOMB_X49_Y52_N16
\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout\ & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1_combout\ & \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout\);

-- Location: LCCOMB_X49_Y52_N2
\u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout\ = (!\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout\);

-- Location: LCCOMB_X49_Y52_N28
\u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout\ & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout\ & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Selector0~0_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout\);

-- Location: FF_X49_Y52_N29
\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q\);

-- Location: LCCOMB_X49_Y52_N0
\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout\ = !\u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout\);

-- Location: LCCOMB_X47_Y52_N20
\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|tsen~q\ & 
-- \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|tsen~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0_combout\);

-- Location: LCCOMB_X50_Y52_N18
\u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1_combout\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q\ & 
-- ((!\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0_combout\);

-- Location: FF_X50_Y52_N19
\u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q\);

-- Location: LCCOMB_X47_Y52_N0
\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout\ & 
-- \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout\);

-- Location: LCCOMB_X49_Y52_N14
\u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0_combout\ = (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout\ & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout\ & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~2_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0_combout\);

-- Location: LCCOMB_X49_Y52_N4
\u0|modular_adc_0|control_internal|u_control_fsm|Selector19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector19~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|tsen~q\ & 
-- ((!\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|tsen~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector19~0_combout\);

-- Location: FF_X49_Y52_N5
\u0|modular_adc_0|control_internal|u_control_fsm|tsen\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector19~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|tsen~q\);

-- Location: LCCOMB_X51_Y52_N4
\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2_combout\ = (!\SW[0]~input_o\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\) 
-- # (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\,
	datab => \SW[0]~input_o\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2_combout\);

-- Location: LCCOMB_X50_Y52_N24
\u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q\ & (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q\ & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg\(0) & \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg\(0),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout\);

-- Location: LCCOMB_X50_Y52_N22
\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3_combout\ = (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q\ & (\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1_combout\ & 
-- ((!\u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3_combout\);

-- Location: LCCOMB_X50_Y52_N14
\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0_combout\ & 
-- ((!\u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|tsen~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|tsen~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Selector11~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~3_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr18~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout\);

-- Location: LCCOMB_X51_Y52_N16
\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~3_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2_combout\) # 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~2_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~3_combout\);

-- Location: FF_X51_Y52_N17
\u0|modular_adc_0|control_internal|u_control_fsm|chsel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0));

-- Location: LCCOMB_X51_Y52_N22
\u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0_combout\ = (\Add0~3_combout\) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\ & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\ & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~3_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0_combout\);

-- Location: LCCOMB_X50_Y52_N10
\u0|modular_adc_0|control_internal|u_control_fsm|Selector14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout\) # (((\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~1_combout\);

-- Location: FF_X50_Y52_N11
\u0|modular_adc_0|control_internal|u_control_fsm|chsel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector14~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2));

-- Location: LCCOMB_X51_Y52_N28
\u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0_combout\ = (\Add0~1_combout\) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\ 
-- & !\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\,
	datab => \Add0~1_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0_combout\);

-- Location: LCCOMB_X51_Y52_N6
\u0|modular_adc_0|control_internal|u_control_fsm|Selector13~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout\) # (((\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~1_combout\);

-- Location: FF_X51_Y52_N7
\u0|modular_adc_0|control_internal|u_control_fsm|chsel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector13~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3));

-- Location: LCCOMB_X51_Y52_N18
\u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout\ = (\Add0~2_combout\) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\ & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\ & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~2_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout\);

-- Location: LCCOMB_X51_Y52_N0
\u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout\) # (((\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Selector16~1_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1_combout\);

-- Location: FF_X51_Y52_N1
\u0|modular_adc_0|control_internal|u_control_fsm|chsel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1));

-- Location: LCCOMB_X54_Y52_N20
\Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \Add0~4_combout\ = \SW[4]~input_o\ $ (((\SW[3]~input_o\ & \Add0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SW[3]~input_o\,
	datac => \SW[4]~input_o\,
	datad => \Add0~0_combout\,
	combout => \Add0~4_combout\);

-- Location: LCCOMB_X51_Y52_N2
\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~1_combout\ = (\Add0~4_combout\ & (((\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4) & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout\)))) # (!\Add0~4_combout\ & 
-- (((\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4) & !\u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Add0~4_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr13~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~1_combout\);

-- Location: FF_X51_Y52_N3
\u0|modular_adc_0|control_internal|u_control_fsm|chsel[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector12~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4));

-- Location: LCCOMB_X52_Y52_N24
\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2) & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1) & !\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4),
	combout => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout\);

-- Location: LCCOMB_X52_Y52_N8
\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3) & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1)) # (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2))))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3) $ 
-- (((\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1) & \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2),
	combout => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout\);

-- Location: LCCOMB_X52_Y52_N0
\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout\ & 
-- ((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4)) # (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout\)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & 
-- (((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4)) # (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0),
	datab => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout\,
	datac => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~1_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4),
	combout => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~2_combout\);

-- Location: LCCOMB_X52_Y52_N14
\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2) & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2) & (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4) & ((\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0)) # 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4),
	combout => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0_combout\);

-- Location: LCCOMB_X52_Y52_N22
\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1_combout\ = (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3)) # (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3),
	combout => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr3~1_combout\);

-- Location: LCCOMB_X52_Y52_N30
\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & ((\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1) $ 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & 
-- (((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2),
	combout => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout\);

-- Location: LCCOMB_X52_Y52_N20
\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout\ & 
-- ((\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4))))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & 
-- (((\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0),
	datab => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout\,
	datac => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4),
	combout => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~1_combout\);

-- Location: LCCOMB_X52_Y52_N4
\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & (((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & (((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3) & !\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1))) 
-- # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2),
	combout => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout\);

-- Location: LCCOMB_X52_Y52_N2
\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout\ & 
-- ((\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4))))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & 
-- (((\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0),
	datab => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout\,
	datac => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4),
	combout => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr1~1_combout\);

-- Location: LCCOMB_X52_Y52_N26
\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & (((\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3) & 
-- ((!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(3),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(1),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(2),
	combout => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout\);

-- Location: LCCOMB_X52_Y52_N16
\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & (!\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout\ & 
-- ((\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4))))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0) & 
-- (((\u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(0),
	datab => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0_combout\,
	datac => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|chsel\(4),
	combout => \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr0~1_combout\);

-- Location: ADCBLOCK_X43_Y52_N0
\u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 64,
	clkdiv => 2,
	device_partname_fivechar_prefix => "10m50",
	is_this_first_or_second_adc => 1,
	prescalar => 0,
	pwd => 0,
	refsel => 0,
	reserve_block => "false",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 1)
-- pragma translate_on
PORT MAP (
	soc => \u0|modular_adc_0|control_internal|u_control_fsm|soc~q\,
	usr_pwd => \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell_combout\,
	tsen => \u0|modular_adc_0|control_internal|u_control_fsm|tsen~q\,
	clkin_from_pll_c0 => \u0|altpll_sys|sd1|wire_pll7_clk\(1),
	chsel => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_CHSEL_bus\,
	eoc => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|eoc\,
	dout => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance_DOUT_bus\);

-- Location: LCCOMB_X44_Y52_N2
\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder_combout\ = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|clkout_adccore\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|clkout_adccore\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder_combout\);

-- Location: FF_X44_Y52_N3
\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~q\);

-- Location: LCCOMB_X49_Y52_N6
\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder_combout\);

-- Location: FF_X49_Y52_N7
\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg\(0));

-- Location: LCCOMB_X49_Y52_N24
\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg\(0),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder_combout\);

-- Location: FF_X49_Y52_N25
\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q\);

-- Location: LCCOMB_X50_Y52_N20
\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg\(0)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg\(0),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout\);

-- Location: LCCOMB_X49_Y52_N8
\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q\ & !\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg\(0),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout\);

-- Location: FF_X49_Y52_N9
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q\);

-- Location: LCCOMB_X50_Y52_N4
\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg\(0) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q\))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg\(0),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_fetched~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1_combout\);

-- Location: LCCOMB_X47_Y52_N14
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder_combout\);

-- Location: FF_X47_Y52_N15
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\);

-- Location: LCCOMB_X50_Y52_N16
\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q\) # 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q\) # (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~1_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2_combout\);

-- Location: FF_X50_Y52_N17
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q\);

-- Location: LCCOMB_X51_Y52_N20
\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\ $ (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout\);

-- Location: LCCOMB_X51_Y52_N14
\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout\) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\ & 
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\);

-- Location: FF_X51_Y52_N15
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q\);

-- Location: LCCOMB_X51_Y52_N26
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q\ & (\u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\);

-- Location: FF_X51_Y52_N27
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q\);

-- Location: LCCOMB_X50_Y52_N12
\u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\ & 
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1_combout\);

-- Location: FF_X50_Y52_N21
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Selector10~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q\);

-- Location: LCCOMB_X52_Y52_N10
\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\))))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q\ & (((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~0_combout\);

-- Location: FF_X52_Y52_N11
\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\);

-- Location: LCCOMB_X50_Y52_N6
\u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\) # 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ $ (\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout\);

-- Location: LCCOMB_X49_Y52_N12
\u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1_combout\ = (!\u0|modular_adc_0|control_internal|u_control_fsm|pend~q\ & \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|pend~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1_combout\);

-- Location: LCCOMB_X50_Y53_N0
\u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1_combout\) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q\ & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q\ & \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|load_cmd_fetched~1_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~2_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout\);

-- Location: FF_X50_Y53_N29
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(7));

-- Location: LCCOMB_X50_Y53_N14
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(0) $ (VCC))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(0) & VCC))
-- \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0_combout\ & \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(0),
	datad => VCC,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9\);

-- Location: FF_X50_Y53_N15
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(0));

-- Location: LCCOMB_X50_Y53_N6
\u0|modular_adc_0|control_internal|u_control_fsm|always12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|always12~0_combout\ = (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(6) & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(7) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(0) & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(6),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(7),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(0),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|always12~0_combout\);

-- Location: LCCOMB_X50_Y53_N2
\u0|modular_adc_0|control_internal|u_control_fsm|always12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|always12~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(2) & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(1) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(4) & \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(2),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(1),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(4),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(3),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|always12~1_combout\);

-- Location: LCCOMB_X50_Y53_N12
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|always12~0_combout\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(5) & \u0|modular_adc_0|control_internal|u_control_fsm|always12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|always12~0_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(5),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|always12~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~0_combout\);

-- Location: FF_X50_Y53_N13
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\);

-- Location: LCCOMB_X51_Y52_N10
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q\ & \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\);

-- Location: FF_X51_Y52_N11
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q\);

-- Location: LCCOMB_X50_Y53_N10
\u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q\) # 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|incr_int_timer~0_combout\);

-- Location: LCCOMB_X50_Y53_N16
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(1) & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(1) & ((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9\) # (GND)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11\ = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(1),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~9\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11\);

-- Location: FF_X50_Y53_N17
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(1));

-- Location: LCCOMB_X50_Y53_N18
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(2) & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11\ $ (GND))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(2) & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11\ & VCC))
-- \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(2) & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(2),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~11\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13\);

-- Location: FF_X50_Y53_N19
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(2));

-- Location: LCCOMB_X50_Y53_N20
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(3) & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(3) & ((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13\) # (GND)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15\ = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(3),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~13\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15\);

-- Location: FF_X50_Y53_N21
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(3));

-- Location: LCCOMB_X50_Y53_N22
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(4) & (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15\ $ (GND))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(4) & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15\ & VCC))
-- \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(4) & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(4),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~15\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17\);

-- Location: FF_X50_Y53_N23
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(4));

-- Location: LCCOMB_X50_Y53_N24
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(5) & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(5) & ((\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17\) # (GND)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19\ = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(5),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~17\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~19\);

-- Location: FF_X50_Y53_N25
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(5));

-- Location: FF_X50_Y53_N27
\u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|load_int_timer~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(6));

-- Location: LCCOMB_X50_Y53_N8
\u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(6) & ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q\) # 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q\ & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(7))))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(6) & 
-- (((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q\ & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(6),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(7),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout\);

-- Location: FF_X50_Y53_N9
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q\);

-- Location: LCCOMB_X49_Y53_N30
\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q\ & \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(7),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout\);

-- Location: LCCOMB_X49_Y52_N20
\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg\(0),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout\);

-- Location: FF_X49_Y52_N21
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q\);

-- Location: LCCOMB_X49_Y52_N30
\u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q\ & (((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q\ & 
-- \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg\(0))))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q\) # 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q\ & \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg\(0),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout\);

-- Location: LCCOMB_X49_Y52_N18
\u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|soc~q\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|soc~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|WideOr15~2_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout\);

-- Location: FF_X49_Y52_N19
\u0|modular_adc_0|control_internal|u_control_fsm|soc\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|soc~q\);

-- Location: FF_X50_Y52_N9
\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|eoc\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~q\);

-- Location: FF_X50_Y52_N5
\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~q\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg\(0));

-- Location: FF_X50_Y52_N29
\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg\(0),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q\);

-- Location: LCCOMB_X50_Y52_N30
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q\ & (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q\ & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg\(0),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout\);

-- Location: FF_X50_Y52_N31
\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q\);

-- Location: FF_X47_Y52_N13
\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q\);

-- Location: LCCOMB_X47_Y52_N22
\u0|modular_adc_0|control_internal|u_control_fsm|pend~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|pend~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q\) # ((!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q\ & 
-- \u0|modular_adc_0|control_internal|u_control_fsm|pend~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|pend~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|pend~0_combout\);

-- Location: FF_X47_Y52_N23
\u0|modular_adc_0|control_internal|u_control_fsm|pend\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|pend~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|pend~q\);

-- Location: LCCOMB_X47_Y52_N16
\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|pend~q\ & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\ & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|pend~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\);

-- Location: LCCOMB_X54_Y52_N24
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~feeder_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~feeder_combout\);

-- Location: FF_X54_Y52_N25
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\);

-- Location: CLKCTRL_G18
\MAX10_CLK1_50~inputclkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \MAX10_CLK1_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \MAX10_CLK1_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X49_Y49_N6
\frequencesortie|Add0~0_RTM043\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Add0~0_RTM043_combout\ = !\frequencesortie|Add0~0_OTERM41\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \frequencesortie|Add0~0_OTERM41\,
	combout => \frequencesortie|Add0~0_RTM043_combout\);

-- Location: IOIBUF_X46_Y54_N29
\KEY[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X49_Y49_N7
\frequencesortie|Add0~0_NEW_REG40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Add0~0_RTM043_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Add0~0_OTERM41\);

-- Location: LCCOMB_X50_Y49_N6
\frequencesortie|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Add0~1\ = CARRY(!\frequencesortie|Add0~0_OTERM41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \frequencesortie|Add0~0_OTERM41\,
	datad => VCC,
	cout => \frequencesortie|Add0~1\);

-- Location: LCCOMB_X50_Y49_N8
\frequencesortie|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Add0~2_combout\ = (\frequencesortie|Add0~2_OTERM39\ & (!\frequencesortie|Add0~1\)) # (!\frequencesortie|Add0~2_OTERM39\ & ((\frequencesortie|Add0~1\) # (GND)))
-- \frequencesortie|Add0~3\ = CARRY((!\frequencesortie|Add0~1\) # (!\frequencesortie|Add0~2_OTERM39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \frequencesortie|Add0~2_OTERM39\,
	datad => VCC,
	cin => \frequencesortie|Add0~1\,
	combout => \frequencesortie|Add0~2_combout\,
	cout => \frequencesortie|Add0~3\);

-- Location: FF_X50_Y49_N9
\frequencesortie|Add0~2_NEW_REG38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Add0~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Add0~2_OTERM39\);

-- Location: LCCOMB_X50_Y49_N10
\frequencesortie|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Add0~4_combout\ = (\frequencesortie|Add0~4_OTERM37\ & (\frequencesortie|Add0~3\ $ (GND))) # (!\frequencesortie|Add0~4_OTERM37\ & (!\frequencesortie|Add0~3\ & VCC))
-- \frequencesortie|Add0~5\ = CARRY((\frequencesortie|Add0~4_OTERM37\ & !\frequencesortie|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|Add0~4_OTERM37\,
	datad => VCC,
	cin => \frequencesortie|Add0~3\,
	combout => \frequencesortie|Add0~4_combout\,
	cout => \frequencesortie|Add0~5\);

-- Location: FF_X50_Y49_N11
\frequencesortie|Add0~4_NEW_REG36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Add0~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Add0~4_OTERM37\);

-- Location: LCCOMB_X50_Y49_N12
\frequencesortie|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Add0~6_combout\ = (\frequencesortie|compteur~1_combout\ & (!\frequencesortie|Add0~5\)) # (!\frequencesortie|compteur~1_combout\ & ((\frequencesortie|Add0~5\) # (GND)))
-- \frequencesortie|Add0~7\ = CARRY((!\frequencesortie|Add0~5\) # (!\frequencesortie|compteur~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \frequencesortie|compteur~1_combout\,
	datad => VCC,
	cin => \frequencesortie|Add0~5\,
	combout => \frequencesortie|Add0~6_combout\,
	cout => \frequencesortie|Add0~7\);

-- Location: FF_X50_Y49_N13
\frequencesortie|Add0~6_NEW_REG34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Add0~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Add0~6_OTERM35\);

-- Location: LCCOMB_X49_Y49_N18
\frequencesortie|compteur~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|compteur~1_combout\ = (!\frequencesortie|Equal0~3_combout\ & \frequencesortie|Add0~6_OTERM35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|Equal0~3_combout\,
	datac => \frequencesortie|Add0~6_OTERM35\,
	combout => \frequencesortie|compteur~1_combout\);

-- Location: LCCOMB_X50_Y49_N14
\frequencesortie|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Add0~8_combout\ = (\frequencesortie|Add0~8_OTERM33\ & (\frequencesortie|Add0~7\ $ (GND))) # (!\frequencesortie|Add0~8_OTERM33\ & (!\frequencesortie|Add0~7\ & VCC))
-- \frequencesortie|Add0~9\ = CARRY((\frequencesortie|Add0~8_OTERM33\ & !\frequencesortie|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \frequencesortie|Add0~8_OTERM33\,
	datad => VCC,
	cin => \frequencesortie|Add0~7\,
	combout => \frequencesortie|Add0~8_combout\,
	cout => \frequencesortie|Add0~9\);

-- Location: FF_X50_Y49_N15
\frequencesortie|Add0~8_NEW_REG32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Add0~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Add0~8_OTERM33\);

-- Location: LCCOMB_X50_Y49_N16
\frequencesortie|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Add0~10_combout\ = (\frequencesortie|Add0~10_OTERM31\ & (!\frequencesortie|Add0~9\)) # (!\frequencesortie|Add0~10_OTERM31\ & ((\frequencesortie|Add0~9\) # (GND)))
-- \frequencesortie|Add0~11\ = CARRY((!\frequencesortie|Add0~9\) # (!\frequencesortie|Add0~10_OTERM31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \frequencesortie|Add0~10_OTERM31\,
	datad => VCC,
	cin => \frequencesortie|Add0~9\,
	combout => \frequencesortie|Add0~10_combout\,
	cout => \frequencesortie|Add0~11\);

-- Location: FF_X50_Y49_N17
\frequencesortie|Add0~10_NEW_REG30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Add0~10_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Add0~10_OTERM31\);

-- Location: LCCOMB_X50_Y49_N18
\frequencesortie|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Add0~12_combout\ = (\frequencesortie|Add0~12_OTERM29\ & (\frequencesortie|Add0~11\ $ (GND))) # (!\frequencesortie|Add0~12_OTERM29\ & (!\frequencesortie|Add0~11\ & VCC))
-- \frequencesortie|Add0~13\ = CARRY((\frequencesortie|Add0~12_OTERM29\ & !\frequencesortie|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \frequencesortie|Add0~12_OTERM29\,
	datad => VCC,
	cin => \frequencesortie|Add0~11\,
	combout => \frequencesortie|Add0~12_combout\,
	cout => \frequencesortie|Add0~13\);

-- Location: FF_X50_Y49_N19
\frequencesortie|Add0~12_NEW_REG28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Add0~12_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Add0~12_OTERM29\);

-- Location: LCCOMB_X50_Y49_N20
\frequencesortie|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Add0~14_combout\ = (\frequencesortie|compteur~3_combout\ & (!\frequencesortie|Add0~13\)) # (!\frequencesortie|compteur~3_combout\ & ((\frequencesortie|Add0~13\) # (GND)))
-- \frequencesortie|Add0~15\ = CARRY((!\frequencesortie|Add0~13\) # (!\frequencesortie|compteur~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \frequencesortie|compteur~3_combout\,
	datad => VCC,
	cin => \frequencesortie|Add0~13\,
	combout => \frequencesortie|Add0~14_combout\,
	cout => \frequencesortie|Add0~15\);

-- Location: FF_X50_Y49_N21
\frequencesortie|Add0~14_NEW_REG26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Add0~14_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Add0~14_OTERM27\);

-- Location: LCCOMB_X50_Y49_N2
\frequencesortie|compteur~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|compteur~3_combout\ = (!\frequencesortie|Equal0~3_combout\ & \frequencesortie|Add0~14_OTERM27\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \frequencesortie|Equal0~3_combout\,
	datad => \frequencesortie|Add0~14_OTERM27\,
	combout => \frequencesortie|compteur~3_combout\);

-- Location: LCCOMB_X50_Y49_N22
\frequencesortie|Add0~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Add0~16_combout\ = (\frequencesortie|compteur~2_combout\ & (\frequencesortie|Add0~15\ $ (GND))) # (!\frequencesortie|compteur~2_combout\ & (!\frequencesortie|Add0~15\ & VCC))
-- \frequencesortie|Add0~17\ = CARRY((\frequencesortie|compteur~2_combout\ & !\frequencesortie|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \frequencesortie|compteur~2_combout\,
	datad => VCC,
	cin => \frequencesortie|Add0~15\,
	combout => \frequencesortie|Add0~16_combout\,
	cout => \frequencesortie|Add0~17\);

-- Location: FF_X50_Y49_N23
\frequencesortie|Add0~16_NEW_REG24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Add0~16_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Add0~16_OTERM25\);

-- Location: LCCOMB_X50_Y49_N0
\frequencesortie|compteur~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|compteur~2_combout\ = (!\frequencesortie|Equal0~3_combout\ & \frequencesortie|Add0~16_OTERM25\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|Equal0~3_combout\,
	datac => \frequencesortie|Add0~16_OTERM25\,
	combout => \frequencesortie|compteur~2_combout\);

-- Location: LCCOMB_X50_Y49_N24
\frequencesortie|Add0~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Add0~18_combout\ = (\frequencesortie|compteur~0_combout\ & (!\frequencesortie|Add0~17\)) # (!\frequencesortie|compteur~0_combout\ & ((\frequencesortie|Add0~17\) # (GND)))
-- \frequencesortie|Add0~19\ = CARRY((!\frequencesortie|Add0~17\) # (!\frequencesortie|compteur~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|compteur~0_combout\,
	datad => VCC,
	cin => \frequencesortie|Add0~17\,
	combout => \frequencesortie|Add0~18_combout\,
	cout => \frequencesortie|Add0~19\);

-- Location: FF_X50_Y49_N25
\frequencesortie|Add0~18_NEW_REG22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Add0~18_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Add0~18_OTERM23\);

-- Location: LCCOMB_X49_Y49_N14
\frequencesortie|compteur~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|compteur~0_combout\ = (!\frequencesortie|Equal0~3_combout\ & \frequencesortie|Add0~18_OTERM23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \frequencesortie|Equal0~3_combout\,
	datad => \frequencesortie|Add0~18_OTERM23\,
	combout => \frequencesortie|compteur~0_combout\);

-- Location: LCCOMB_X50_Y49_N26
\frequencesortie|Add0~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Add0~20_combout\ = (\frequencesortie|Add0~20_OTERM21\ & (\frequencesortie|Add0~19\ $ (GND))) # (!\frequencesortie|Add0~20_OTERM21\ & (!\frequencesortie|Add0~19\ & VCC))
-- \frequencesortie|Add0~21\ = CARRY((\frequencesortie|Add0~20_OTERM21\ & !\frequencesortie|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|Add0~20_OTERM21\,
	datad => VCC,
	cin => \frequencesortie|Add0~19\,
	combout => \frequencesortie|Add0~20_combout\,
	cout => \frequencesortie|Add0~21\);

-- Location: FF_X50_Y49_N27
\frequencesortie|Add0~20_NEW_REG20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Add0~20_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Add0~20_OTERM21\);

-- Location: LCCOMB_X50_Y49_N4
\frequencesortie|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Equal0~1_combout\ = (\frequencesortie|compteur~0_combout\ & (\frequencesortie|compteur~2_combout\ & (!\frequencesortie|Add0~20_OTERM21\ & \frequencesortie|compteur~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|compteur~0_combout\,
	datab => \frequencesortie|compteur~2_combout\,
	datac => \frequencesortie|Add0~20_OTERM21\,
	datad => \frequencesortie|compteur~3_combout\,
	combout => \frequencesortie|Equal0~1_combout\);

-- Location: FF_X50_Y49_N5
\frequencesortie|Equal0~1_NEW_REG52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Equal0~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Equal0~1_OTERM53\);

-- Location: LCCOMB_X49_Y49_N20
\frequencesortie|Equal0~2_RTM051\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Equal0~2_RTM051_combout\ = (\frequencesortie|compteur~1_combout\) # ((\frequencesortie|Add0~10_OTERM31\) # ((\frequencesortie|Add0~8_OTERM33\) # (\frequencesortie|Add0~12_OTERM29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|compteur~1_combout\,
	datab => \frequencesortie|Add0~10_OTERM31\,
	datac => \frequencesortie|Add0~8_OTERM33\,
	datad => \frequencesortie|Add0~12_OTERM29\,
	combout => \frequencesortie|Equal0~2_RTM051_combout\);

-- Location: FF_X49_Y49_N21
\frequencesortie|Equal0~2_NEW_REG48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Equal0~2_RTM051_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Equal0~2_OTERM49\);

-- Location: FF_X49_Y49_N27
\frequencesortie|cpt_fs:compteur[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \frequencesortie|Add0~4_OTERM37\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|cpt_fs:compteur[2]~q\);

-- Location: LCCOMB_X50_Y49_N28
\frequencesortie|Add0~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Add0~22_combout\ = (\frequencesortie|Add0~22_OTERM19\ & (!\frequencesortie|Add0~21\)) # (!\frequencesortie|Add0~22_OTERM19\ & ((\frequencesortie|Add0~21\) # (GND)))
-- \frequencesortie|Add0~23\ = CARRY((!\frequencesortie|Add0~21\) # (!\frequencesortie|Add0~22_OTERM19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \frequencesortie|Add0~22_OTERM19\,
	datad => VCC,
	cin => \frequencesortie|Add0~21\,
	combout => \frequencesortie|Add0~22_combout\,
	cout => \frequencesortie|Add0~23\);

-- Location: FF_X50_Y49_N29
\frequencesortie|Add0~22_NEW_REG18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Add0~22_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Add0~22_OTERM19\);

-- Location: LCCOMB_X49_Y49_N24
\frequencesortie|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Equal0~0_combout\ = (\frequencesortie|compteur~4_combout\ & (!\frequencesortie|Add0~22_OTERM19\ & (\frequencesortie|Add0~2_OTERM39\ & !\frequencesortie|Add0~0_OTERM41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|compteur~4_combout\,
	datab => \frequencesortie|Add0~22_OTERM19\,
	datac => \frequencesortie|Add0~2_OTERM39\,
	datad => \frequencesortie|Add0~0_OTERM41\,
	combout => \frequencesortie|Equal0~0_combout\);

-- Location: FF_X49_Y49_N25
\frequencesortie|Equal0~0_NEW_REG44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Equal0~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Equal0~0_OTERM45\);

-- Location: LCCOMB_X49_Y49_N26
\frequencesortie|Equal0~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Equal0~3_combout\ = (\frequencesortie|Equal0~1_OTERM53\ & (!\frequencesortie|Equal0~2_OTERM49\ & (\frequencesortie|cpt_fs:compteur[2]~q\ & \frequencesortie|Equal0~0_OTERM45\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|Equal0~1_OTERM53\,
	datab => \frequencesortie|Equal0~2_OTERM49\,
	datac => \frequencesortie|cpt_fs:compteur[2]~q\,
	datad => \frequencesortie|Equal0~0_OTERM45\,
	combout => \frequencesortie|Equal0~3_combout\);

-- Location: LCCOMB_X49_Y49_N22
\frequencesortie|compteur~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|compteur~4_combout\ = (!\frequencesortie|Equal0~3_combout\ & \frequencesortie|Add0~24_OTERM17\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|Equal0~3_combout\,
	datac => \frequencesortie|Add0~24_OTERM17\,
	combout => \frequencesortie|compteur~4_combout\);

-- Location: LCCOMB_X50_Y49_N30
\frequencesortie|Add0~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Add0~24_combout\ = \frequencesortie|Add0~23\ $ (!\frequencesortie|compteur~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \frequencesortie|compteur~4_combout\,
	cin => \frequencesortie|Add0~23\,
	combout => \frequencesortie|Add0~24_combout\);

-- Location: FF_X50_Y49_N31
\frequencesortie|Add0~24_NEW_REG16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|Add0~24_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|Add0~24_OTERM17\);

-- Location: LCCOMB_X49_Y49_N10
\frequencesortie|Equal1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Equal1~2_combout\ = (!\frequencesortie|Equal0~3_combout\ & ((\frequencesortie|Add0~24_OTERM17\) # ((\frequencesortie|Add0~14_OTERM27\) # (\frequencesortie|Add0~16_OTERM25\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|Add0~24_OTERM17\,
	datab => \frequencesortie|Add0~14_OTERM27\,
	datac => \frequencesortie|Equal0~3_combout\,
	datad => \frequencesortie|Add0~16_OTERM25\,
	combout => \frequencesortie|Equal1~2_combout\);

-- Location: LCCOMB_X49_Y49_N12
\frequencesortie|Equal1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Equal1~3_combout\ = (!\frequencesortie|Equal1~2_combout\ & (!\frequencesortie|Add0~8_OTERM33\ & (!\frequencesortie|Add0~4_OTERM37\ & !\frequencesortie|Add0~12_OTERM29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|Equal1~2_combout\,
	datab => \frequencesortie|Add0~8_OTERM33\,
	datac => \frequencesortie|Add0~4_OTERM37\,
	datad => \frequencesortie|Add0~12_OTERM29\,
	combout => \frequencesortie|Equal1~3_combout\);

-- Location: LCCOMB_X49_Y49_N8
\frequencesortie|sena~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|sena~0_combout\ = (!\frequencesortie|compteur~1_combout\ & (!\frequencesortie|Add0~10_OTERM31\ & (\frequencesortie|Add0~2_OTERM39\ & \frequencesortie|Add0~0_OTERM41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|compteur~1_combout\,
	datab => \frequencesortie|Add0~10_OTERM31\,
	datac => \frequencesortie|Add0~2_OTERM39\,
	datad => \frequencesortie|Add0~0_OTERM41\,
	combout => \frequencesortie|sena~0_combout\);

-- Location: LCCOMB_X49_Y49_N16
\frequencesortie|sena~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|sena~1_combout\ = (!\frequencesortie|Add0~20_OTERM21\ & (!\frequencesortie|compteur~0_combout\ & (\frequencesortie|sena~0_combout\ & !\frequencesortie|Add0~22_OTERM19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|Add0~20_OTERM21\,
	datab => \frequencesortie|compteur~0_combout\,
	datac => \frequencesortie|sena~0_combout\,
	datad => \frequencesortie|Add0~22_OTERM19\,
	combout => \frequencesortie|sena~1_combout\);

-- Location: LCCOMB_X49_Y49_N0
\frequencesortie|Equal1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Equal1~4_combout\ = (!\frequencesortie|Equal0~3_combout\ & (\frequencesortie|Add0~10_OTERM31\ & (!\frequencesortie|Add0~2_OTERM39\ & !\frequencesortie|Add0~0_OTERM41\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|Equal0~3_combout\,
	datab => \frequencesortie|Add0~10_OTERM31\,
	datac => \frequencesortie|Add0~2_OTERM39\,
	datad => \frequencesortie|Add0~0_OTERM41\,
	combout => \frequencesortie|Equal1~4_combout\);

-- Location: LCCOMB_X49_Y49_N4
\frequencesortie|Equal1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Equal1~6_combout\ = (\frequencesortie|Add0~6_OTERM35\ & (!\frequencesortie|Equal0~3_combout\ & \frequencesortie|Equal1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \frequencesortie|Add0~6_OTERM35\,
	datac => \frequencesortie|Equal0~3_combout\,
	datad => \frequencesortie|Equal1~4_combout\,
	combout => \frequencesortie|Equal1~6_combout\);

-- Location: LCCOMB_X49_Y49_N2
\frequencesortie|Equal1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|Equal1~5_combout\ = (\frequencesortie|Add0~20_OTERM21\ & (\frequencesortie|Add0~18_OTERM23\ & (\frequencesortie|Equal1~6_combout\ & \frequencesortie|Add0~22_OTERM19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|Add0~20_OTERM21\,
	datab => \frequencesortie|Add0~18_OTERM23\,
	datac => \frequencesortie|Equal1~6_combout\,
	datad => \frequencesortie|Add0~22_OTERM19\,
	combout => \frequencesortie|Equal1~5_combout\);

-- Location: LCCOMB_X49_Y49_N30
\frequencesortie|sena~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \frequencesortie|sena~2_combout\ = (\frequencesortie|Equal1~3_combout\ & (!\frequencesortie|Equal1~5_combout\ & ((\frequencesortie|sena~1_combout\) # (\frequencesortie|sena~q\)))) # (!\frequencesortie|Equal1~3_combout\ & (((\frequencesortie|sena~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|Equal1~3_combout\,
	datab => \frequencesortie|sena~1_combout\,
	datac => \frequencesortie|sena~q\,
	datad => \frequencesortie|Equal1~5_combout\,
	combout => \frequencesortie|sena~2_combout\);

-- Location: FF_X49_Y49_N31
\frequencesortie|sena\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \frequencesortie|sena~2_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \frequencesortie|sena~q\);

-- Location: LCCOMB_X51_Y49_N14
\interface_DAC|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Add0~1\ = CARRY(!\frequencesortie|Add0~0_OTERM41\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \frequencesortie|Add0~0_OTERM41\,
	datad => VCC,
	cout => \interface_DAC|Add0~1\);

-- Location: LCCOMB_X51_Y49_N16
\interface_DAC|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Add0~2_combout\ = (\frequencesortie|Add0~2_OTERM39\ & (!\interface_DAC|Add0~1\)) # (!\frequencesortie|Add0~2_OTERM39\ & ((\interface_DAC|Add0~1\) # (GND)))
-- \interface_DAC|Add0~3\ = CARRY((!\interface_DAC|Add0~1\) # (!\frequencesortie|Add0~2_OTERM39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|Add0~2_OTERM39\,
	datad => VCC,
	cin => \interface_DAC|Add0~1\,
	combout => \interface_DAC|Add0~2_combout\,
	cout => \interface_DAC|Add0~3\);

-- Location: LCCOMB_X51_Y49_N18
\interface_DAC|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Add0~4_combout\ = (\interface_DAC|count~0_combout\ & (\interface_DAC|Add0~3\ $ (GND))) # (!\interface_DAC|count~0_combout\ & (!\interface_DAC|Add0~3\ & VCC))
-- \interface_DAC|Add0~5\ = CARRY((\interface_DAC|count~0_combout\ & !\interface_DAC|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|count~0_combout\,
	datad => VCC,
	cin => \interface_DAC|Add0~3\,
	combout => \interface_DAC|Add0~4_combout\,
	cout => \interface_DAC|Add0~5\);

-- Location: FF_X51_Y49_N19
\interface_DAC|Add0~4_NEW_REG8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \interface_DAC|Add0~4_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|Add0~4_OTERM9\);

-- Location: LCCOMB_X52_Y49_N20
\interface_DAC|count~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|count~0_combout\ = (!\interface_DAC|Equal0~1_combout\ & \interface_DAC|Add0~4_OTERM9\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \interface_DAC|Equal0~1_combout\,
	datad => \interface_DAC|Add0~4_OTERM9\,
	combout => \interface_DAC|count~0_combout\);

-- Location: LCCOMB_X51_Y49_N20
\interface_DAC|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Add0~6_combout\ = (\interface_DAC|count~3_combout\ & (!\interface_DAC|Add0~5\)) # (!\interface_DAC|count~3_combout\ & ((\interface_DAC|Add0~5\) # (GND)))
-- \interface_DAC|Add0~7\ = CARRY((!\interface_DAC|Add0~5\) # (!\interface_DAC|count~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|count~3_combout\,
	datad => VCC,
	cin => \interface_DAC|Add0~5\,
	combout => \interface_DAC|Add0~6_combout\,
	cout => \interface_DAC|Add0~7\);

-- Location: FF_X51_Y49_N21
\interface_DAC|Add0~6_NEW_REG6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \interface_DAC|Add0~6_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|Add0~6_OTERM7\);

-- Location: LCCOMB_X51_Y49_N12
\interface_DAC|count~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|count~3_combout\ = (!\interface_DAC|Equal0~1_combout\ & \interface_DAC|Add0~6_OTERM7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|Equal0~1_combout\,
	datad => \interface_DAC|Add0~6_OTERM7\,
	combout => \interface_DAC|count~3_combout\);

-- Location: FF_X51_Y49_N13
\interface_DAC|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \interface_DAC|count~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|count\(3));

-- Location: LCCOMB_X51_Y49_N22
\interface_DAC|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Add0~8_combout\ = (\interface_DAC|count~2_combout\ & (\interface_DAC|Add0~7\ $ (GND))) # (!\interface_DAC|count~2_combout\ & (!\interface_DAC|Add0~7\ & VCC))
-- \interface_DAC|Add0~9\ = CARRY((\interface_DAC|count~2_combout\ & !\interface_DAC|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|count~2_combout\,
	datad => VCC,
	cin => \interface_DAC|Add0~7\,
	combout => \interface_DAC|Add0~8_combout\,
	cout => \interface_DAC|Add0~9\);

-- Location: FF_X51_Y49_N23
\interface_DAC|Add0~8_NEW_REG4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \interface_DAC|Add0~8_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|Add0~8_OTERM5\);

-- Location: LCCOMB_X51_Y49_N10
\interface_DAC|count~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|count~2_combout\ = (\interface_DAC|Add0~8_OTERM5\ & !\interface_DAC|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \interface_DAC|Add0~8_OTERM5\,
	datad => \interface_DAC|Equal0~1_combout\,
	combout => \interface_DAC|count~2_combout\);

-- Location: LCCOMB_X51_Y49_N24
\interface_DAC|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Add0~10_combout\ = (\interface_DAC|count~4_combout\ & (!\interface_DAC|Add0~9\)) # (!\interface_DAC|count~4_combout\ & ((\interface_DAC|Add0~9\) # (GND)))
-- \interface_DAC|Add0~11\ = CARRY((!\interface_DAC|Add0~9\) # (!\interface_DAC|count~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|count~4_combout\,
	datad => VCC,
	cin => \interface_DAC|Add0~9\,
	combout => \interface_DAC|Add0~10_combout\,
	cout => \interface_DAC|Add0~11\);

-- Location: LCCOMB_X51_Y49_N26
\interface_DAC|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Add0~12_combout\ = \interface_DAC|Add0~11\ $ (!\interface_DAC|count~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \interface_DAC|count~1_combout\,
	cin => \interface_DAC|Add0~11\,
	combout => \interface_DAC|Add0~12_combout\);

-- Location: FF_X51_Y49_N27
\interface_DAC|Add0~12_NEW_REG0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \interface_DAC|Add0~12_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|Add0~12_OTERM1\);

-- Location: LCCOMB_X52_Y50_N30
\interface_DAC|count~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|count~1_combout\ = (\interface_DAC|Add0~12_OTERM1\ & !\interface_DAC|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \interface_DAC|Add0~12_OTERM1\,
	datad => \interface_DAC|Equal0~1_combout\,
	combout => \interface_DAC|count~1_combout\);

-- Location: LCCOMB_X51_Y49_N8
\interface_DAC|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Equal0~0_combout\ = (\interface_DAC|count~4_combout\ & (\interface_DAC|count~1_combout\ & (!\frequencesortie|Add0~0_OTERM41\ & \frequencesortie|Add0~2_OTERM39\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|count~4_combout\,
	datab => \interface_DAC|count~1_combout\,
	datac => \frequencesortie|Add0~0_OTERM41\,
	datad => \frequencesortie|Add0~2_OTERM39\,
	combout => \interface_DAC|Equal0~0_combout\);

-- Location: FF_X51_Y49_N9
\interface_DAC|Equal0~0_NEW_REG46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \interface_DAC|Equal0~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|Equal0~0_OTERM47\);

-- Location: FF_X51_Y49_N5
\interface_DAC|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	asdata => \interface_DAC|count~0_combout\,
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|count\(2));

-- Location: FF_X51_Y49_N11
\interface_DAC|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \interface_DAC|count~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|count\(4));

-- Location: LCCOMB_X51_Y49_N4
\interface_DAC|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Equal0~1_combout\ = (\interface_DAC|count\(3) & (\interface_DAC|Equal0~0_OTERM47\ & (!\interface_DAC|count\(2) & \interface_DAC|count\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|count\(3),
	datab => \interface_DAC|Equal0~0_OTERM47\,
	datac => \interface_DAC|count\(2),
	datad => \interface_DAC|count\(4),
	combout => \interface_DAC|Equal0~1_combout\);

-- Location: LCCOMB_X52_Y49_N4
\interface_DAC|count~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|count~4_combout\ = (!\interface_DAC|Equal0~1_combout\ & \interface_DAC|Add0~10_OTERM3\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \interface_DAC|Equal0~1_combout\,
	datad => \interface_DAC|Add0~10_OTERM3\,
	combout => \interface_DAC|count~4_combout\);

-- Location: FF_X51_Y49_N25
\interface_DAC|Add0~10_NEW_REG2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \interface_DAC|Add0~10_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|Add0~10_OTERM3\);

-- Location: FF_X51_Y49_N17
\interface_DAC|Add0~2_NEW_REG10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \interface_DAC|Add0~2_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|Add0~2_OTERM11\);

-- Location: LCCOMB_X52_Y49_N14
\interface_DAC|LessThan2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|LessThan2~0_combout\ = (((!\interface_DAC|Add0~4_OTERM9\) # (!\interface_DAC|Add0~2_OTERM11\)) # (!\interface_DAC|Add0~6_OTERM7\)) # (!\interface_DAC|Add0~8_OTERM5\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|Add0~8_OTERM5\,
	datab => \interface_DAC|Add0~6_OTERM7\,
	datac => \interface_DAC|Add0~2_OTERM11\,
	datad => \interface_DAC|Add0~4_OTERM9\,
	combout => \interface_DAC|LessThan2~0_combout\);

-- Location: LCCOMB_X51_Y49_N30
\interface_DAC|Add0~0_RTM015\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Add0~0_RTM015_combout\ = !\frequencesortie|Add0~0_OTERM41\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \frequencesortie|Add0~0_OTERM41\,
	combout => \interface_DAC|Add0~0_RTM015_combout\);

-- Location: FF_X51_Y49_N31
\interface_DAC|Add0~0_NEW_REG12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \interface_DAC|Add0~0_RTM015_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|Add0~0_OTERM13\);

-- Location: LCCOMB_X52_Y49_N0
\interface_DAC|LessThan1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|LessThan1~0_combout\ = (!\interface_DAC|Equal0~1_combout\ & ((\interface_DAC|Add0~10_OTERM3\) # ((!\interface_DAC|LessThan2~0_combout\ & !\interface_DAC|Add0~0_OTERM13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|Add0~10_OTERM3\,
	datab => \interface_DAC|Equal0~1_combout\,
	datac => \interface_DAC|LessThan2~0_combout\,
	datad => \interface_DAC|Add0~0_OTERM13\,
	combout => \interface_DAC|LessThan1~0_combout\);

-- Location: LCCOMB_X52_Y49_N10
\interface_DAC|data_clk~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_clk~4_combout\ = (\interface_DAC|Add0~8_OTERM5\ & (\interface_DAC|Add0~6_OTERM7\ & ((\interface_DAC|Add0~2_OTERM11\) # (!\interface_DAC|Add0~0_OTERM13\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|Add0~8_OTERM5\,
	datab => \interface_DAC|Add0~6_OTERM7\,
	datac => \interface_DAC|Add0~2_OTERM11\,
	datad => \interface_DAC|Add0~0_OTERM13\,
	combout => \interface_DAC|data_clk~4_combout\);

-- Location: LCCOMB_X51_Y49_N28
\interface_DAC|data_clk~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_clk~5_combout\ = (\interface_DAC|data_clk~4_combout\ & ((\interface_DAC|Add0~10_OTERM3\ & ((\interface_DAC|Add0~2_OTERM11\))) # (!\interface_DAC|Add0~10_OTERM3\ & (\interface_DAC|Add0~4_OTERM9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|Add0~10_OTERM3\,
	datab => \interface_DAC|Add0~4_OTERM9\,
	datac => \interface_DAC|data_clk~4_combout\,
	datad => \interface_DAC|Add0~2_OTERM11\,
	combout => \interface_DAC|data_clk~5_combout\);

-- Location: LCCOMB_X51_Y49_N0
\interface_DAC|data_clk~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_clk~6_combout\ = (\interface_DAC|data_clk~5_combout\ & ((\interface_DAC|count~1_combout\) # ((\interface_DAC|count~0_combout\ & \interface_DAC|Add0~10_OTERM3\)))) # (!\interface_DAC|data_clk~5_combout\ & 
-- (((\interface_DAC|Add0~10_OTERM3\ & \interface_DAC|count~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|count~0_combout\,
	datab => \interface_DAC|data_clk~5_combout\,
	datac => \interface_DAC|Add0~10_OTERM3\,
	datad => \interface_DAC|count~1_combout\,
	combout => \interface_DAC|data_clk~6_combout\);

-- Location: LCCOMB_X52_Y49_N8
\interface_DAC|data_clk~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_clk~2_combout\ = (\interface_DAC|Add0~10_OTERM3\ & (\interface_DAC|Add0~6_OTERM7\ & (!\interface_DAC|Equal0~1_combout\ & \interface_DAC|Add0~8_OTERM5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|Add0~10_OTERM3\,
	datab => \interface_DAC|Add0~6_OTERM7\,
	datac => \interface_DAC|Equal0~1_combout\,
	datad => \interface_DAC|Add0~8_OTERM5\,
	combout => \interface_DAC|data_clk~2_combout\);

-- Location: LCCOMB_X52_Y49_N26
\interface_DAC|data_clk~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_clk~0_combout\ = (((\interface_DAC|Add0~0_OTERM13\) # (!\interface_DAC|Add0~2_OTERM11\)) # (!\interface_DAC|Add0~4_OTERM9\)) # (!\interface_DAC|Add0~6_OTERM7\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|Add0~6_OTERM7\,
	datab => \interface_DAC|Add0~4_OTERM9\,
	datac => \interface_DAC|Add0~2_OTERM11\,
	datad => \interface_DAC|Add0~0_OTERM13\,
	combout => \interface_DAC|data_clk~0_combout\);

-- Location: LCCOMB_X52_Y49_N18
\interface_DAC|data_clk~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_clk~1_combout\ = (\interface_DAC|data_clk~0_combout\ & (((\interface_DAC|Equal0~1_combout\)) # (!\interface_DAC|Add0~10_OTERM3\))) # (!\interface_DAC|data_clk~0_combout\ & (!\interface_DAC|Add0~8_OTERM5\ & 
-- ((\interface_DAC|Equal0~1_combout\) # (!\interface_DAC|Add0~10_OTERM3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_clk~0_combout\,
	datab => \interface_DAC|Add0~10_OTERM3\,
	datac => \interface_DAC|Equal0~1_combout\,
	datad => \interface_DAC|Add0~8_OTERM5\,
	combout => \interface_DAC|data_clk~1_combout\);

-- Location: LCCOMB_X51_Y49_N2
\interface_DAC|data_clk~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_clk~3_combout\ = (\interface_DAC|data_clk~1_combout\) # ((\interface_DAC|count~0_combout\ & (\interface_DAC|Add0~2_OTERM11\ & \interface_DAC|data_clk~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|count~0_combout\,
	datab => \interface_DAC|Add0~2_OTERM11\,
	datac => \interface_DAC|data_clk~2_combout\,
	datad => \interface_DAC|data_clk~1_combout\,
	combout => \interface_DAC|data_clk~3_combout\);

-- Location: LCCOMB_X45_Y50_N2
\interface_DAC|data_clk~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_clk~7_combout\ = (\interface_DAC|count~1_combout\ & (((!\interface_DAC|data_clk~6_combout\)))) # (!\interface_DAC|count~1_combout\ & (\interface_DAC|LessThan1~0_combout\ & ((\interface_DAC|data_clk~6_combout\) # 
-- (!\interface_DAC|data_clk~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|LessThan1~0_combout\,
	datab => \interface_DAC|data_clk~6_combout\,
	datac => \interface_DAC|data_clk~3_combout\,
	datad => \interface_DAC|count~1_combout\,
	combout => \interface_DAC|data_clk~7_combout\);

-- Location: FF_X45_Y50_N3
\interface_DAC|data_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~input_o\,
	d => \interface_DAC|data_clk~7_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|data_clk~q\);

-- Location: CLKCTRL_G10
\interface_DAC|data_clk~clkctrl\ : fiftyfivenm_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \interface_DAC|data_clk~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \interface_DAC|data_clk~clkctrl_outclk\);

-- Location: LCCOMB_X52_Y48_N20
\interface_DAC|bit_cnt[0]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|bit_cnt[0]~1_combout\ = !\interface_DAC|bit_cnt\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \interface_DAC|bit_cnt\(0),
	combout => \interface_DAC|bit_cnt[0]~1_combout\);

-- Location: LCCOMB_X52_Y48_N22
\interface_DAC|bit_cnt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|bit_cnt~0_combout\ = \interface_DAC|bit_cnt\(1) $ (\interface_DAC|bit_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \interface_DAC|bit_cnt\(1),
	datad => \interface_DAC|bit_cnt\(0),
	combout => \interface_DAC|bit_cnt~0_combout\);

-- Location: FF_X52_Y48_N23
\interface_DAC|bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|bit_cnt~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \interface_DAC|WideOr8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|bit_cnt\(1));

-- Location: LCCOMB_X52_Y49_N16
\interface_DAC|Equal1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Equal1~0_combout\ = (\interface_DAC|bit_cnt\(1) & (\interface_DAC|bit_cnt\(0) & \interface_DAC|bit_cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \interface_DAC|bit_cnt\(1),
	datac => \interface_DAC|bit_cnt\(0),
	datad => \interface_DAC|bit_cnt\(2),
	combout => \interface_DAC|Equal1~0_combout\);

-- Location: LCCOMB_X51_Y48_N16
\interface_DAC|Selector8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector8~0_combout\ = (!\interface_DAC|state.stop~q\ & ((\interface_DAC|state.ready~q\) # (\frequencesortie|sena~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|state.stop~q\,
	datac => \interface_DAC|state.ready~q\,
	datad => \frequencesortie|sena~q\,
	combout => \interface_DAC|Selector8~0_combout\);

-- Location: FF_X51_Y48_N17
\interface_DAC|state.ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|Selector8~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|state.ready~q\);

-- Location: LCCOMB_X51_Y48_N24
\interface_DAC|Selector9~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector9~0_combout\ = (\frequencesortie|sena~q\ & !\interface_DAC|state.ready~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \frequencesortie|sena~q\,
	datad => \interface_DAC|state.ready~q\,
	combout => \interface_DAC|Selector9~0_combout\);

-- Location: FF_X51_Y48_N25
\interface_DAC|state.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|Selector9~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|state.start~q\);

-- Location: LCCOMB_X52_Y49_N24
\interface_DAC|Selector10~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector10~0_combout\ = (\interface_DAC|state.start~q\) # ((\interface_DAC|state.command~q\ & !\interface_DAC|Equal1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \interface_DAC|state.start~q\,
	datac => \interface_DAC|state.command~q\,
	datad => \interface_DAC|Equal1~0_combout\,
	combout => \interface_DAC|Selector10~0_combout\);

-- Location: FF_X52_Y49_N25
\interface_DAC|state.command\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|Selector10~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|state.command~q\);

-- Location: LCCOMB_X52_Y49_N12
\interface_DAC|state~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|state~16_combout\ = (\interface_DAC|bit_cnt\(2) & (\interface_DAC|bit_cnt\(0) & (\interface_DAC|bit_cnt\(1) & \interface_DAC|state.command~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|bit_cnt\(2),
	datab => \interface_DAC|bit_cnt\(0),
	datac => \interface_DAC|bit_cnt\(1),
	datad => \interface_DAC|state.command~q\,
	combout => \interface_DAC|state~16_combout\);

-- Location: FF_X52_Y49_N13
\interface_DAC|state.slv_ack1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|state~16_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|state.slv_ack1~q\);

-- Location: LCCOMB_X52_Y49_N30
\interface_DAC|Selector11~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector11~0_combout\ = (\interface_DAC|state.slv_ack1~q\) # ((!\interface_DAC|Equal1~0_combout\ & \interface_DAC|state.wr1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \interface_DAC|Equal1~0_combout\,
	datac => \interface_DAC|state.wr1~q\,
	datad => \interface_DAC|state.slv_ack1~q\,
	combout => \interface_DAC|Selector11~0_combout\);

-- Location: FF_X52_Y49_N31
\interface_DAC|state.wr1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|Selector11~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|state.wr1~q\);

-- Location: LCCOMB_X51_Y48_N4
\interface_DAC|state~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|state~15_combout\ = (\interface_DAC|bit_cnt\(0) & (\interface_DAC|bit_cnt\(1) & (\interface_DAC|bit_cnt\(2) & \interface_DAC|state.wr1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|bit_cnt\(0),
	datab => \interface_DAC|bit_cnt\(1),
	datac => \interface_DAC|bit_cnt\(2),
	datad => \interface_DAC|state.wr1~q\,
	combout => \interface_DAC|state~15_combout\);

-- Location: FF_X51_Y48_N5
\interface_DAC|state.slv_ack2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|state~15_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|state.slv_ack2~q\);

-- Location: LCCOMB_X51_Y48_N10
\interface_DAC|Selector12~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector12~0_combout\ = (\interface_DAC|state.wr2~q\ & (((!\interface_DAC|bit_cnt\(0)) # (!\interface_DAC|bit_cnt\(1))) # (!\interface_DAC|bit_cnt\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|bit_cnt\(2),
	datab => \interface_DAC|bit_cnt\(1),
	datac => \interface_DAC|bit_cnt\(0),
	datad => \interface_DAC|state.wr2~q\,
	combout => \interface_DAC|Selector12~0_combout\);

-- Location: LCCOMB_X51_Y48_N18
\interface_DAC|Selector12~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector12~1_combout\ = (\interface_DAC|Selector12~0_combout\) # ((\interface_DAC|state.slv_ack2~q\ & \frequencesortie|sena~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \interface_DAC|state.slv_ack2~q\,
	datac => \frequencesortie|sena~q\,
	datad => \interface_DAC|Selector12~0_combout\,
	combout => \interface_DAC|Selector12~1_combout\);

-- Location: FF_X51_Y48_N19
\interface_DAC|state.wr2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|Selector12~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|state.wr2~q\);

-- Location: LCCOMB_X51_Y48_N2
\interface_DAC|WideOr8~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|WideOr8~0_combout\ = (\interface_DAC|state.wr2~q\) # ((\interface_DAC|state.command~q\) # (\interface_DAC|state.wr1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \interface_DAC|state.wr2~q\,
	datac => \interface_DAC|state.command~q\,
	datad => \interface_DAC|state.wr1~q\,
	combout => \interface_DAC|WideOr8~0_combout\);

-- Location: FF_X52_Y48_N21
\interface_DAC|bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|bit_cnt[0]~1_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \interface_DAC|WideOr8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|bit_cnt\(0));

-- Location: LCCOMB_X52_Y48_N30
\interface_DAC|Add1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Add1~0_combout\ = \interface_DAC|bit_cnt\(2) $ (((\interface_DAC|bit_cnt\(0) & \interface_DAC|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \interface_DAC|bit_cnt\(0),
	datac => \interface_DAC|bit_cnt\(2),
	datad => \interface_DAC|bit_cnt\(1),
	combout => \interface_DAC|Add1~0_combout\);

-- Location: FF_X52_Y48_N31
\interface_DAC|bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|Add1~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \interface_DAC|WideOr8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|bit_cnt\(2));

-- Location: LCCOMB_X51_Y48_N30
\interface_DAC|state~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|state~14_combout\ = (\interface_DAC|bit_cnt\(2) & (\interface_DAC|bit_cnt\(1) & (\interface_DAC|bit_cnt\(0) & \interface_DAC|state.wr2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|bit_cnt\(2),
	datab => \interface_DAC|bit_cnt\(1),
	datac => \interface_DAC|bit_cnt\(0),
	datad => \interface_DAC|state.wr2~q\,
	combout => \interface_DAC|state~14_combout\);

-- Location: FF_X51_Y48_N31
\interface_DAC|state.slv_ack3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|state~14_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|state.slv_ack3~q\);

-- Location: LCCOMB_X51_Y48_N26
\interface_DAC|Selector13~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector13~0_combout\ = (\interface_DAC|state.slv_ack3~q\) # ((\interface_DAC|state.slv_ack2~q\ & !\frequencesortie|sena~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|state.slv_ack3~q\,
	datab => \interface_DAC|state.slv_ack2~q\,
	datac => \frequencesortie|sena~q\,
	combout => \interface_DAC|Selector13~0_combout\);

-- Location: FF_X51_Y48_N27
\interface_DAC|state.stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|Selector13~0_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|state.stop~q\);

-- Location: LCCOMB_X51_Y48_N12
\interface_DAC|Selector15~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector15~8_combout\ = ((!\interface_DAC|state.stop~q\ & (!\interface_DAC|state.slv_ack3~q\ & \interface_DAC|state.ready~q\))) # (!\interface_DAC|sda_int~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|state.stop~q\,
	datab => \interface_DAC|sda_int~q\,
	datac => \interface_DAC|state.slv_ack3~q\,
	datad => \interface_DAC|state.ready~q\,
	combout => \interface_DAC|Selector15~8_combout\);

-- Location: LCCOMB_X52_Y48_N24
\interface_DAC|Selector15~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector15~9_combout\ = (\interface_DAC|Selector15~8_combout\ & (((!\interface_DAC|bit_cnt~0_combout\ & !\interface_DAC|Add1~0_combout\)) # (!\interface_DAC|state.command~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|bit_cnt~0_combout\,
	datab => \interface_DAC|state.command~q\,
	datac => \interface_DAC|Add1~0_combout\,
	datad => \interface_DAC|Selector15~8_combout\,
	combout => \interface_DAC|Selector15~9_combout\);

-- Location: LCCOMB_X51_Y47_N12
\interface_DAC|Selector15~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector15~6_combout\ = ((!\frequencesortie|sena~q\ & !\interface_DAC|sda_int~q\)) # (!\interface_DAC|state.slv_ack2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \frequencesortie|sena~q\,
	datac => \interface_DAC|state.slv_ack2~q\,
	datad => \interface_DAC|sda_int~q\,
	combout => \interface_DAC|Selector15~6_combout\);

-- Location: LCCOMB_X44_Y52_N10
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder_combout\ = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(9),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder_combout\);

-- Location: LCCOMB_X50_Y53_N4
\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0_combout\ = (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(6) & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(1) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(0) & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(6),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(1),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(0),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(7),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0_combout\);

-- Location: LCCOMB_X50_Y53_N30
\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1_combout\ = (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(5) & (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(3) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(4) & !\u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(5),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(3),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(4),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|int_timer\(2),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1_combout\);

-- Location: LCCOMB_X50_Y52_N8
\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0_combout\ & \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout\);

-- Location: LCCOMB_X51_Y52_N12
\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\ & 
-- \u0|modular_adc_0|control_internal|u_control_fsm|pend~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Equal1~1_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|pend~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout\);

-- Location: LCCOMB_X44_Y52_N8
\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout\) # 
-- ((!\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout\ & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.AVRG_CNT~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout\);

-- Location: FF_X44_Y52_N11
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(9));

-- Location: LCCOMB_X47_Y52_N24
\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\ & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout\);

-- Location: LCCOMB_X47_Y52_N18
\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q\ & 
-- ((!\u0|modular_adc_0|control_internal|u_control_fsm|pend~q\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout\)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & 
-- (((!\u0|modular_adc_0|control_internal|u_control_fsm|pend~q\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|pend~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2_combout\);

-- Location: LCCOMB_X47_Y52_N26
\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~3_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~3_combout\);

-- Location: FF_X47_Y52_N27
\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q\);

-- Location: LCCOMB_X47_Y52_N10
\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\) # 
-- ((!\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout\ & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q\)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q\ & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.WAIT_PEND_DLY1~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Equal0~2_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.AVRG_CNT~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0_combout\);

-- Location: LCCOMB_X47_Y52_N30
\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0_combout\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|pend~q\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|pend~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum~0_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\);

-- Location: LCCOMB_X50_Y51_N18
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\ = 
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) $ (((VCC) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = 
-- CARRY(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110011001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X51_Y51_N18
\~GND\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X47_Y52_N6
\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\ = (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\ & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\);

-- Location: LCCOMB_X50_Y51_N20
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) $ 
-- (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ & 
-- (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # (GND))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = 
-- CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X50_Y51_N21
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LCCOMB_X50_Y51_N22
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & VCC)))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) $ (((VCC) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = 
-- CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X50_Y51_N23
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LCCOMB_X50_Y51_N24
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\) # (VCC))))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # ((GND))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = 
-- CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) $ 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X50_Y51_N25
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LCCOMB_X50_Y51_N26
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & VCC)))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) $ (((VCC) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\)))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = 
-- CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X50_Y51_N27
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LCCOMB_X50_Y51_N28
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\ = 
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ $ 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\);

-- Location: FF_X50_Y51_N29
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: LCCOMB_X50_Y51_N10
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4)) # 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) # 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) # 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LCCOMB_X51_Y51_N28
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LCCOMB_X51_Y52_N8
\u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|pend~q\ & 
-- \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Equal2~0_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|pend~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.CONV_DLY1~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0_combout\);

-- Location: LCCOMB_X50_Y51_N2
\u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0_combout\) # 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state_nxt.WAIT_PEND_DLY1~0_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~0_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout\);

-- Location: LCCOMB_X50_Y51_N12
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: LCCOMB_X50_Y51_N30
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout\ = (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\) # ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout\);

-- Location: FF_X50_Y51_N31
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LCCOMB_X50_Y51_N14
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\) # 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ $ (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & 
-- \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\);

-- Location: FF_X50_Y51_N19
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LCCOMB_X50_Y51_N16
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout\);

-- Location: LCCOMB_X50_Y51_N8
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\);

-- Location: LCCOMB_X50_Y51_N4
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\) 
-- # ((\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout\ & 
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~3_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~2_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout\);

-- Location: LCCOMB_X50_Y51_N0
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~4_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout\);

-- Location: FF_X50_Y51_N1
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LCCOMB_X52_Y51_N16
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\);

-- Location: LCCOMB_X50_Y51_N6
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\ & 
-- (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\ & 
-- (((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_rdreq~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\);

-- Location: LCCOMB_X44_Y52_N6
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder_combout\ = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(0),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder_combout\);

-- Location: FF_X44_Y52_N7
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(0));

-- Location: LCCOMB_X52_Y51_N18
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\ = 
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) $ (VCC)
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = 
-- CARRY(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: LCCOMB_X52_Y51_N8
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\ & 
-- (((\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & !\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\ & (((\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout\);

-- Location: FF_X52_Y51_N19
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y51_N20
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # (GND)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = 
-- CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X52_Y51_N21
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y51_N22
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ & VCC))
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = 
-- CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X52_Y51_N23
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y51_N24
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # (GND)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = 
-- CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X52_Y51_N25
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: LCCOMB_X52_Y51_N26
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ $ (GND))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ & VCC))
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = 
-- CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X52_Y51_N27
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y51_N28
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\ = 
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ $ 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5),
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\);

-- Location: FF_X52_Y51_N29
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: LCCOMB_X51_Y51_N6
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\ = 
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) $ (VCC)
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = 
-- CARRY(\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => VCC,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X51_Y51_N7
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: LCCOMB_X52_Y51_N10
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~2_combout\);

-- Location: LCCOMB_X51_Y51_N8
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # (GND)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = 
-- CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X51_Y51_N9
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: LCCOMB_X52_Y51_N4
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~3_combout\);

-- Location: LCCOMB_X51_Y51_N10
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ $ (GND))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ & VCC))
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = 
-- CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X51_Y51_N11
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: LCCOMB_X52_Y51_N12
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~4_combout\);

-- Location: LCCOMB_X51_Y51_N12
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # (GND)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = 
-- CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X51_Y51_N13
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: LCCOMB_X52_Y51_N14
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~5_combout\);

-- Location: LCCOMB_X51_Y51_N14
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\ = 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ $ (GND))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ & VCC))
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = 
-- CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X51_Y51_N15
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: LCCOMB_X52_Y51_N30
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~6_combout\);

-- Location: LCCOMB_X51_Y51_N16
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\ = 
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ $ 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\);

-- Location: FF_X51_Y51_N17
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~combout\,
	asdata => \~GND~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: LCCOMB_X52_Y51_N0
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_PEND~q\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_cnt_done~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~7_combout\);

-- Location: FF_X44_Y52_N1
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(1),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1));

-- Location: FF_X44_Y52_N19
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(2),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(2));

-- Location: FF_X44_Y52_N21
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(3),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3));

-- Location: FF_X44_Y52_N23
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(4),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(4));

-- Location: FF_X44_Y52_N25
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(5),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5));

-- Location: FF_X44_Y52_N27
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(6),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(6));

-- Location: FF_X44_Y52_N29
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(7),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(7));

-- Location: FF_X44_Y52_N31
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(8),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(8));

-- Location: FF_X44_Y52_N17
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(10),
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(10));

-- Location: LCCOMB_X44_Y52_N12
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout\ = \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|wire_from_adc_dout\(11),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout\);

-- Location: FF_X44_Y52_N13
\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]~feeder_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11));

-- Location: M9K_X53_Y51_N0
\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0\ : fiftyfivenm_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "adc_qsys:u0|adc_qsys_modular_adc_0:modular_adc_0|altera_modular_adc_control:control_internal|altera_modular_adc_control_fsm:u_control_fsm|altera_modular_adc_control_avrg_fifo:ts_avrg_fifo|scfifo:scfifo_component|scfifo_ds61:auto_generated|a_dpfifo_3o41:dpfifo|altsyncram_rqn1:FIFOram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 36,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 12,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 36,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 12,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	portbre => VCC,
	clk0 => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	clk1 => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	ena0 => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|valid_wreq~combout\,
	ena1 => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|_~8_combout\,
	portadatain => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X46_Y52_N14
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(0) & ((GND) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(0) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0) $ (GND)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~1\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(0)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(0),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(0),
	datad => VCC,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~0_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~1\);

-- Location: LCCOMB_X45_Y52_N14
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~18_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(0) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~0_combout\ $ (VCC))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(0) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~0_combout\ & VCC))
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(0) & \u0|modular_adc_0|control_internal|u_control_fsm|Add1~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(0),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~0_combout\,
	datad => VCC,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~18_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19\);

-- Location: LCCOMB_X45_Y52_N0
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~53_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(0) $ (((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(0) & 
-- \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(0),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(0),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~53_combout\);

-- Location: LCCOMB_X47_Y52_N8
\u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2_combout\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|frst_64_ptr_done~2_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\);

-- Location: FF_X45_Y52_N15
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~18_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~53_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(0));

-- Location: LCCOMB_X46_Y52_N16
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(1) & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~1\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~1\ & VCC)))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(1) & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~1\) # 
-- (GND))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~1\))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~3\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(1) & (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~1\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(1) & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~1\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(1),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(1),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~1\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~3\);

-- Location: LCCOMB_X45_Y52_N16
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~20_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19\ & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19\)))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19\) # (GND)))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~21\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout\ & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1) & ((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~2_combout\,
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[0]~19\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~20_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~21\);

-- Location: LCCOMB_X44_Y52_N14
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~1\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(0) & \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(0),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(0),
	datad => VCC,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~1\);

-- Location: LCCOMB_X44_Y52_N16
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~2_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(1) & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~1\ 
-- & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~1\)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(1) & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~1\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~1\) 
-- # (GND)))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~3\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(1) & (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1) & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~1\)) 
-- # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(1) & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~1\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(1),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~1\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~2_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~3\);

-- Location: LCCOMB_X45_Y52_N8
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~52_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~2_combout\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~2_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(1),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~52_combout\);

-- Location: FF_X45_Y52_N17
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~20_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~52_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(1));

-- Location: LCCOMB_X46_Y52_N18
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~4_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(2) $ 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~3\)))) # (GND)
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~5\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(2) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~3\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(2)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~3\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(2),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(2),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~3\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~4_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~5\);

-- Location: LCCOMB_X45_Y52_N18
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~22_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(2) $ (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~4_combout\ $ 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~21\)))) # (GND)
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(2) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~4_combout\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~21\))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(2) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~4_combout\ & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(2),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~4_combout\,
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[1]~21\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~22_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23\);

-- Location: LCCOMB_X44_Y52_N18
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~4_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(2) $ (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(2) $ 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~3\)))) # (GND)
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~5\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(2) & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(2)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~3\))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(2) & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(2) & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(2),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(2),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~3\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~4_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~5\);

-- Location: LCCOMB_X45_Y52_N2
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~51_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~4_combout\))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(2),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~4_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~51_combout\);

-- Location: FF_X45_Y52_N19
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~22_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~51_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(2));

-- Location: LCCOMB_X46_Y52_N20
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~5\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~5\) # (GND))))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~5\ & VCC)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~5\))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~7\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~5\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3) & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(3),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~5\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~7\);

-- Location: LCCOMB_X45_Y52_N20
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~24_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23\ & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3) & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23\)))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3) & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23\) # (GND)))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~25\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout\ & ((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~6_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[2]~23\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~24_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~25\);

-- Location: LCCOMB_X44_Y52_N20
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~6_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~5\ 
-- & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~5\)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3) & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~5\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~5\) 
-- # (GND)))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~7\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3) & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3) & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~5\)) 
-- # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3) & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~5\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~5\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~6_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~7\);

-- Location: LCCOMB_X45_Y52_N4
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~50_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~6_combout\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~6_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~50_combout\);

-- Location: FF_X45_Y52_N21
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~24_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~50_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(3));

-- Location: LCCOMB_X46_Y52_N22
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~8_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(4) $ 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~7\)))) # (GND)
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~9\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(4) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~7\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(4)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~7\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(4),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(4),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~7\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~8_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~9\);

-- Location: LCCOMB_X45_Y52_N22
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~26_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(4) $ (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~8_combout\ $ 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~25\)))) # (GND)
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(4) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~8_combout\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~25\))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(4) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~8_combout\ & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(4),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~8_combout\,
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[3]~25\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~26_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27\);

-- Location: LCCOMB_X44_Y52_N22
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~8_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(4) $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(4) $ 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~7\)))) # (GND)
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~9\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(4) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(4)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~7\))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(4) & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(4) & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(4),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(4),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~7\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~8_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~9\);

-- Location: LCCOMB_X45_Y52_N12
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~49_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~8_combout\))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(4),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~8_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~49_combout\);

-- Location: FF_X45_Y52_N23
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~26_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~49_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(4));

-- Location: LCCOMB_X46_Y52_N24
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(5) & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~9\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~9\ & VCC)))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(5) & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~9\) # 
-- (GND))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~9\))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~11\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(5) & (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~9\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(5) & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~9\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(5),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(5),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~9\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~11\);

-- Location: LCCOMB_X45_Y52_N24
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~28_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27\ & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27\)))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27\) # (GND)))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~29\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout\ & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5) & ((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~10_combout\,
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[4]~27\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~28_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~29\);

-- Location: LCCOMB_X44_Y52_N24
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~10_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(5) & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~9\ & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~9\)))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(5) & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~9\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~9\) # (GND)))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~11\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(5) & (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~9\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(5) & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~9\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(5),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~9\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~10_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~11\);

-- Location: LCCOMB_X45_Y52_N10
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~48_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~10_combout\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~10_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(5),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~48_combout\);

-- Location: FF_X45_Y52_N25
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~28_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~48_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(5));

-- Location: LCCOMB_X46_Y52_N26
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~12_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(6) $ (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) $ 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~11\)))) # (GND)
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~13\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(6) & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~11\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(6) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6) & !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(6),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(6),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~11\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~12_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~13\);

-- Location: LCCOMB_X45_Y52_N26
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~30_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~12_combout\ $ (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(6) $ 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~29\)))) # (GND)
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~12_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(6)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~29\))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~12_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(6) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~12_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(6),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[5]~29\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~30_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31\);

-- Location: LCCOMB_X44_Y52_N26
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~12_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(6) $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(6) $ 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~11\)))) # (GND)
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~13\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(6) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(6)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~11\))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(6) & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(6) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(6),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(6),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~11\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~12_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~13\);

-- Location: LCCOMB_X46_Y52_N0
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~47_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~12_combout\))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(6),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~12_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~47_combout\);

-- Location: FF_X45_Y52_N27
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~30_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~47_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(6));

-- Location: LCCOMB_X46_Y52_N28
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~13\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~13\) # (GND))))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~13\ & VCC)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~13\))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~15\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~13\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7) & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(7),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~13\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~15\);

-- Location: LCCOMB_X45_Y52_N28
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~32_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(7) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31\ & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31\)))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(7) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31\) # (GND)))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~33\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(7) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout\ & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(7) & ((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(7),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~14_combout\,
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[6]~31\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~32_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~33\);

-- Location: LCCOMB_X44_Y52_N28
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~14_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(7) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~13\ & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~13\)))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(7) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~13\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~13\) # (GND)))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~15\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(7) & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~13\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(7) & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~13\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(7),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~13\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~14_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~15\);

-- Location: LCCOMB_X46_Y52_N8
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~46_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~14_combout\))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~14_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~46_combout\);

-- Location: FF_X45_Y52_N29
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~32_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~46_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7));

-- Location: LCCOMB_X46_Y52_N30
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~16_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(8) $ 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~15\)))) # (GND)
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~17\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(8) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~15\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(8)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~15\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(8),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(8),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~15\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~16_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~17\);

-- Location: LCCOMB_X45_Y52_N30
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~34_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~16_combout\ $ (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(8) $ 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~33\)))) # (GND)
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~16_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(8)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~33\))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~16_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(8) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~33\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~16_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(8),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[7]~33\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~34_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35\);

-- Location: LCCOMB_X44_Y52_N30
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~16_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(8) $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(8) $ 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~15\)))) # (GND)
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~17\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(8) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(8)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~15\))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(8) & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(8) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(8),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(8),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~15\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~16_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~17\);

-- Location: LCCOMB_X45_Y52_N6
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~45_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~16_combout\))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(8),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~16_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~45_combout\);

-- Location: FF_X45_Y52_N31
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~34_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~45_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(8));

-- Location: LCCOMB_X46_Y51_N0
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9) & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~17\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~17\ & VCC)))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9) & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~17\) # 
-- (GND))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~17\))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~19\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9) & (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~17\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9) & ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~17\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(9),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~17\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~19\);

-- Location: LCCOMB_X45_Y51_N0
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~36_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(9) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35\ & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35\)))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(9) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35\) # (GND)))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~37\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(9) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout\ & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(9) & ((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(9),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~18_combout\,
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[8]~35\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~36_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~37\);

-- Location: LCCOMB_X44_Y51_N0
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~18_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(9) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~17\ & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~17\)))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(9) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~17\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~17\) # (GND)))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~19\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(9) & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~17\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(9) & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~17\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(9),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~17\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~18_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~19\);

-- Location: LCCOMB_X44_Y51_N28
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~20_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~18_combout\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~18_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~20_combout\);

-- Location: FF_X45_Y51_N1
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~36_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~20_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9));

-- Location: LCCOMB_X46_Y51_N2
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~20_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(10) $ 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~19\)))) # (GND)
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~21\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(10) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~19\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(10)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~19\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(10),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(10),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~19\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~20_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~21\);

-- Location: LCCOMB_X45_Y51_N2
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~38_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~20_combout\ $ (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(10) $ 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~37\)))) # (GND)
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~20_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(10)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~37\))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~20_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(10) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~37\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~20_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(10),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[9]~37\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~38_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39\);

-- Location: LCCOMB_X44_Y51_N2
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~21_combout\ = ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(10) $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(10) $ 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~19\)))) # (GND)
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~22\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(10) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(10)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~19\))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(10) & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(10) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(10),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(10),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~19\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~21_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~22\);

-- Location: LCCOMB_X45_Y51_N22
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~23_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~21_combout\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~21_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(10),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~23_combout\);

-- Location: FF_X45_Y51_N3
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~38_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~23_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(10));

-- Location: LCCOMB_X46_Y51_N4
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~21\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~21\) # (GND))))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~21\ & VCC)) 
-- # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~21\))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~23\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~21\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11) & 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11) & !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~21\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|ts_avrg_fifo|scfifo_component|auto_generated|dpfifo|FIFOram|q_b\(11),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~21\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~23\);

-- Location: LCCOMB_X45_Y51_N4
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~40\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~40_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39\ & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11) & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39\)))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11) & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39\) # (GND)))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~41\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout\ & ((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~22_combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[10]~39\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~40_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~41\);

-- Location: LCCOMB_X44_Y51_N4
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~24_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11) & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~22\ & VCC)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~22\)))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11) & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~22\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~22\) # (GND)))))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~25\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11) & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11) & 
-- !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~22\)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11) & ((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~22\) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~22\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~24_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~25\);

-- Location: LCCOMB_X45_Y51_N24
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~26_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~24_combout\))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~24_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~26_combout\);

-- Location: FF_X45_Y51_N5
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~40_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~26_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11));

-- Location: LCCOMB_X46_Y51_N6
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~24_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(12) & ((GND) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~23\))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(12) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~23\ $ (GND)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~25\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(12)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(12),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~23\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~24_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~25\);

-- Location: LCCOMB_X45_Y51_N6
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~42_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~24_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~41\ $ (GND))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~24_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~41\ & VCC))
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~43\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~24_combout\ & !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~24_combout\,
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[11]~41\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~42_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~43\);

-- Location: LCCOMB_X44_Y51_N6
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~27_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(12) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~25\ $ (GND))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(12) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~25\ & VCC))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~28\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(12) & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(12),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~25\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~27_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~28\);

-- Location: LCCOMB_X44_Y51_N26
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~29_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~27_combout\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~27_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(12),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~29_combout\);

-- Location: FF_X45_Y51_N7
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~42_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~29_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(12));

-- Location: LCCOMB_X46_Y51_N8
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~26_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(13) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~25\ & VCC)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(13) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~25\))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~27\ = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(13) & !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(13),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~25\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~26_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~27\);

-- Location: LCCOMB_X45_Y51_N8
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~44_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~26_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~43\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~26_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~43\) # (GND)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~45\ = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~43\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~26_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~26_combout\,
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[12]~43\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~44_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~45\);

-- Location: LCCOMB_X44_Y51_N8
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~30_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(13) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~28\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(13) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~28\) # (GND)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~31\ = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~28\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(13),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~28\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~30_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~31\);

-- Location: LCCOMB_X45_Y51_N28
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~32_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~30_combout\))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(13),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~30_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~32_combout\);

-- Location: FF_X45_Y51_N9
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~44_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~32_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(13));

-- Location: LCCOMB_X46_Y51_N10
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~28_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(14) & ((GND) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~27\))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(14) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~27\ $ (GND)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~29\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(14)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(14),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~27\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~28_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~29\);

-- Location: LCCOMB_X45_Y51_N10
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~46_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~28_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~45\ $ (GND))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~28_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~45\ & VCC))
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~47\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~28_combout\ & !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~28_combout\,
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[13]~45\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~46_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~47\);

-- Location: LCCOMB_X44_Y51_N10
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~33_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(14) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~31\ $ (GND))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(14) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~31\ & VCC))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~34\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(14) & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(14),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~31\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~33_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~34\);

-- Location: LCCOMB_X45_Y51_N30
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~35_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~33_combout\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~33_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(14),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~35_combout\);

-- Location: FF_X45_Y51_N11
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~46_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~35_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(14));

-- Location: LCCOMB_X46_Y51_N12
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~30_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(15) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~29\ & VCC)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(15) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~29\))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~31\ = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(15) & !\u0|modular_adc_0|control_internal|u_control_fsm|Add1~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(15),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~29\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~30_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~31\);

-- Location: LCCOMB_X45_Y51_N12
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~48_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~30_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~47\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~30_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~47\) # (GND)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~49\ = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~47\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~30_combout\,
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[14]~47\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~48_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~49\);

-- Location: LCCOMB_X44_Y51_N12
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~36_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(15) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~34\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(15) & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~34\) # (GND)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~37\ = CARRY((!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~34\) # (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(15),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~34\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~36_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~37\);

-- Location: LCCOMB_X45_Y51_N26
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~38_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~36_combout\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~36_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(15),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~38_combout\);

-- Location: FF_X45_Y51_N13
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~48_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~38_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(15));

-- Location: LCCOMB_X44_Y51_N30
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(15)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(9),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(15),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout\);

-- Location: FF_X44_Y51_N31
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(9));

-- Location: LCCOMB_X58_Y48_N28
\coeur|sdataDAC_1Mhz[9]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|sdataDAC_1Mhz[9]~feeder_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(9),
	combout => \coeur|sdataDAC_1Mhz[9]~feeder_combout\);

-- Location: FF_X58_Y48_N29
\coeur|sdataDAC_1Mhz[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|sdataDAC_1Mhz[9]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC_1Mhz\(9));

-- Location: LCCOMB_X55_Y49_N0
\coeur|Add0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|Add0~0_combout\ = \coeur|cpt\(0) $ (VCC)
-- \coeur|Add0~1\ = CARRY(\coeur|cpt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \coeur|cpt\(0),
	datad => VCC,
	combout => \coeur|Add0~0_combout\,
	cout => \coeur|Add0~1\);

-- Location: FF_X55_Y49_N1
\coeur|cpt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|Add0~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|cpt\(0));

-- Location: LCCOMB_X55_Y49_N2
\coeur|Add0~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|Add0~2_combout\ = (\coeur|cpt\(1) & (!\coeur|Add0~1\)) # (!\coeur|cpt\(1) & ((\coeur|Add0~1\) # (GND)))
-- \coeur|Add0~3\ = CARRY((!\coeur|Add0~1\) # (!\coeur|cpt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \coeur|cpt\(1),
	datad => VCC,
	cin => \coeur|Add0~1\,
	combout => \coeur|Add0~2_combout\,
	cout => \coeur|Add0~3\);

-- Location: FF_X55_Y49_N3
\coeur|cpt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|Add0~2_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|cpt\(1));

-- Location: LCCOMB_X55_Y49_N22
\coeur|Equal0~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|Equal0~1_combout\ = (!\coeur|cpt\(3) & (\coeur|cpt\(1) & (!\coeur|cpt\(2) & \coeur|cpt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|cpt\(3),
	datab => \coeur|cpt\(1),
	datac => \coeur|cpt\(2),
	datad => \coeur|cpt\(0),
	combout => \coeur|Equal0~1_combout\);

-- Location: LCCOMB_X55_Y49_N4
\coeur|Add0~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|Add0~4_combout\ = (\coeur|cpt\(2) & (\coeur|Add0~3\ $ (GND))) # (!\coeur|cpt\(2) & (!\coeur|Add0~3\ & VCC))
-- \coeur|Add0~5\ = CARRY((\coeur|cpt\(2) & !\coeur|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \coeur|cpt\(2),
	datad => VCC,
	cin => \coeur|Add0~3\,
	combout => \coeur|Add0~4_combout\,
	cout => \coeur|Add0~5\);

-- Location: LCCOMB_X55_Y49_N18
\coeur|cpt~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|cpt~2_combout\ = (\coeur|Add0~4_combout\ & ((!\coeur|Equal0~0_combout\) # (!\coeur|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|Equal0~1_combout\,
	datab => \coeur|Add0~4_combout\,
	datac => \coeur|Equal0~0_combout\,
	combout => \coeur|cpt~2_combout\);

-- Location: FF_X55_Y49_N19
\coeur|cpt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|cpt~2_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|cpt\(2));

-- Location: LCCOMB_X55_Y49_N6
\coeur|Add0~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|Add0~6_combout\ = (\coeur|cpt\(3) & (!\coeur|Add0~5\)) # (!\coeur|cpt\(3) & ((\coeur|Add0~5\) # (GND)))
-- \coeur|Add0~7\ = CARRY((!\coeur|Add0~5\) # (!\coeur|cpt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|cpt\(3),
	datad => VCC,
	cin => \coeur|Add0~5\,
	combout => \coeur|Add0~6_combout\,
	cout => \coeur|Add0~7\);

-- Location: FF_X55_Y49_N7
\coeur|cpt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|Add0~6_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|cpt\(3));

-- Location: LCCOMB_X55_Y49_N8
\coeur|Add0~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|Add0~8_combout\ = (\coeur|cpt\(4) & (\coeur|Add0~7\ $ (GND))) # (!\coeur|cpt\(4) & (!\coeur|Add0~7\ & VCC))
-- \coeur|Add0~9\ = CARRY((\coeur|cpt\(4) & !\coeur|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \coeur|cpt\(4),
	datad => VCC,
	cin => \coeur|Add0~7\,
	combout => \coeur|Add0~8_combout\,
	cout => \coeur|Add0~9\);

-- Location: FF_X55_Y49_N9
\coeur|cpt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|Add0~8_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|cpt\(4));

-- Location: LCCOMB_X55_Y49_N10
\coeur|Add0~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|Add0~10_combout\ = (\coeur|cpt\(5) & (!\coeur|Add0~9\)) # (!\coeur|cpt\(5) & ((\coeur|Add0~9\) # (GND)))
-- \coeur|Add0~11\ = CARRY((!\coeur|Add0~9\) # (!\coeur|cpt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \coeur|cpt\(5),
	datad => VCC,
	cin => \coeur|Add0~9\,
	combout => \coeur|Add0~10_combout\,
	cout => \coeur|Add0~11\);

-- Location: LCCOMB_X55_Y49_N24
\coeur|cpt~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|cpt~1_combout\ = (\coeur|Add0~10_combout\ & ((!\coeur|Equal0~1_combout\) # (!\coeur|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|Equal0~0_combout\,
	datac => \coeur|Equal0~1_combout\,
	datad => \coeur|Add0~10_combout\,
	combout => \coeur|cpt~1_combout\);

-- Location: FF_X55_Y49_N25
\coeur|cpt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|cpt~1_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|cpt\(5));

-- Location: LCCOMB_X55_Y49_N12
\coeur|Add0~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|Add0~12_combout\ = (\coeur|cpt\(6) & (\coeur|Add0~11\ $ (GND))) # (!\coeur|cpt\(6) & (!\coeur|Add0~11\ & VCC))
-- \coeur|Add0~13\ = CARRY((\coeur|cpt\(6) & !\coeur|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \coeur|cpt\(6),
	datad => VCC,
	cin => \coeur|Add0~11\,
	combout => \coeur|Add0~12_combout\,
	cout => \coeur|Add0~13\);

-- Location: LCCOMB_X55_Y49_N20
\coeur|cpt~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|cpt~0_combout\ = (\coeur|Add0~12_combout\ & ((!\coeur|Equal0~0_combout\) # (!\coeur|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|Equal0~1_combout\,
	datac => \coeur|Equal0~0_combout\,
	datad => \coeur|Add0~12_combout\,
	combout => \coeur|cpt~0_combout\);

-- Location: FF_X55_Y49_N21
\coeur|cpt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|cpt~0_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|cpt\(6));

-- Location: LCCOMB_X55_Y49_N14
\coeur|Add0~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|Add0~14_combout\ = \coeur|cpt\(7) $ (\coeur|Add0~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \coeur|cpt\(7),
	cin => \coeur|Add0~13\,
	combout => \coeur|Add0~14_combout\);

-- Location: FF_X55_Y49_N15
\coeur|cpt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|Add0~14_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|cpt\(7));

-- Location: LCCOMB_X55_Y49_N26
\coeur|Equal0~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|Equal0~0_combout\ = (!\coeur|cpt\(4) & (\coeur|cpt\(6) & (!\coeur|cpt\(7) & \coeur|cpt\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|cpt\(4),
	datab => \coeur|cpt\(6),
	datac => \coeur|cpt\(7),
	datad => \coeur|cpt\(5),
	combout => \coeur|Equal0~0_combout\);

-- Location: LCCOMB_X55_Y49_N30
\coeur|process_2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|process_2~0_combout\ = (\coeur|Equal0~0_combout\ & (\coeur|Equal0~1_combout\ & (!\coeur|sechant~q\ & \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|Equal0~0_combout\,
	datab => \coeur|Equal0~1_combout\,
	datac => \coeur|sechant~q\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	combout => \coeur|process_2~0_combout\);

-- Location: FF_X55_Y49_N31
\coeur|sechant\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|process_2~0_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sechant~q\);

-- Location: FF_X57_Y48_N1
\coeur|sdataDAC[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \coeur|sdataDAC_1Mhz\(9),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \coeur|sechant~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC\(9));

-- Location: LCCOMB_X54_Y48_N24
\interface_DAC|data_tx[9]~33\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[9]~33_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[9]~33_combout\))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(9),
	datac => \KEY[0]~input_o\,
	datad => \interface_DAC|data_tx[9]~33_combout\,
	combout => \interface_DAC|data_tx[9]~33_combout\);

-- Location: LCCOMB_X54_Y48_N6
\interface_DAC|data_tx[9]~35\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[9]~35_combout\ = \coeur|sdataDAC\(9) $ (\interface_DAC|data_tx[9]~33_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(9),
	datad => \interface_DAC|data_tx[9]~33_combout\,
	combout => \interface_DAC|data_tx[9]~35_combout\);

-- Location: FF_X54_Y48_N7
\interface_DAC|data_tx[9]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|data_tx[9]~35_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|data_tx[9]~_emulated_q\);

-- Location: LCCOMB_X54_Y48_N26
\interface_DAC|data_tx[9]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[9]~34_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[9]~33_combout\ $ (\interface_DAC|data_tx[9]~_emulated_q\)))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(9),
	datab => \interface_DAC|data_tx[9]~33_combout\,
	datac => \KEY[0]~input_o\,
	datad => \interface_DAC|data_tx[9]~_emulated_q\,
	combout => \interface_DAC|data_tx[9]~34_combout\);

-- Location: LCCOMB_X46_Y51_N14
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~32_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(16) & ((GND) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~31\))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(16) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~31\ $ (GND)))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~33\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(16)) # (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(16),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~31\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~32_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~33\);

-- Location: LCCOMB_X45_Y51_N14
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~50_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~32_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~49\ $ (GND))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~32_combout\ & (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~49\ & VCC))
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~51\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|Add1~32_combout\ & !\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~32_combout\,
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[15]~49\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~50_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~51\);

-- Location: LCCOMB_X44_Y51_N14
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~39_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(16) & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~37\ $ (GND))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(16) & (!\u0|modular_adc_0|control_internal|u_control_fsm|Add3~37\ & VCC))
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~40\ = CARRY((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(16) & !\u0|modular_adc_0|control_internal|u_control_fsm|Add3~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(16),
	datad => VCC,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~37\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~39_combout\,
	cout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~40\);

-- Location: LCCOMB_X45_Y51_N20
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~41_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|Add3~39_combout\))) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(16),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~39_combout\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~41_combout\);

-- Location: FF_X45_Y51_N15
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~50_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~41_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(16));

-- Location: LCCOMB_X46_Y51_N16
\u0|modular_adc_0|control_internal|u_control_fsm|Add1~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add1~34_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(17) $ (!\u0|modular_adc_0|control_internal|u_control_fsm|Add1~33\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(17),
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~33\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~34_combout\);

-- Location: LCCOMB_X45_Y51_N16
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17]~52_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~51\ $ (\u0|modular_adc_0|control_internal|u_control_fsm|Add1~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|Add1~34_combout\,
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[16]~51\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17]~52_combout\);

-- Location: LCCOMB_X44_Y51_N16
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~42_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|Add3~40\ $ (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(17),
	cin => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~40\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~42_combout\);

-- Location: LCCOMB_X45_Y51_N18
\u0|modular_adc_0|control_internal|u_control_fsm|Add3~44\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|Add3~44_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & (\u0|modular_adc_0|control_internal|u_control_fsm|Add3~42_combout\)) # 
-- (!\u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~42_combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_wrreq~1_combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(17),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~44_combout\);

-- Location: FF_X45_Y51_N17
\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum[17]~52_combout\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|Add3~44_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sclr => \u0|modular_adc_0|control_internal|u_control_fsm|fifo_sclr~combout\,
	sload => \u0|modular_adc_0|control_internal|u_control_fsm|add_avrg_sum_run~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(17));

-- Location: LCCOMB_X44_Y51_N18
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(17))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(17),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(11),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout\);

-- Location: FF_X44_Y51_N19
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(11));

-- Location: LCCOMB_X51_Y48_N28
\coeur|sdataDAC_1Mhz[11]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|sdataDAC_1Mhz[11]~feeder_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(11),
	combout => \coeur|sdataDAC_1Mhz[11]~feeder_combout\);

-- Location: FF_X51_Y48_N29
\coeur|sdataDAC_1Mhz[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|sdataDAC_1Mhz[11]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC_1Mhz\(11));

-- Location: FF_X57_Y48_N7
\coeur|sdataDAC[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \coeur|sdataDAC_1Mhz\(11),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \coeur|sechant~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC\(11));

-- Location: LCCOMB_X52_Y49_N6
\interface_DAC|data_tx[11]~37\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[11]~37_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[11]~37_combout\))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \KEY[0]~input_o\,
	datac => \coeur|sdataDAC\(11),
	datad => \interface_DAC|data_tx[11]~37_combout\,
	combout => \interface_DAC|data_tx[11]~37_combout\);

-- Location: LCCOMB_X52_Y49_N28
\interface_DAC|data_tx[11]~39\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[11]~39_combout\ = \coeur|sdataDAC\(11) $ (\interface_DAC|data_tx[11]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \coeur|sdataDAC\(11),
	datad => \interface_DAC|data_tx[11]~37_combout\,
	combout => \interface_DAC|data_tx[11]~39_combout\);

-- Location: FF_X52_Y49_N29
\interface_DAC|data_tx[11]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|data_tx[11]~39_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|data_tx[11]~_emulated_q\);

-- Location: LCCOMB_X52_Y49_N22
\interface_DAC|data_tx[11]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[11]~38_combout\ = (\KEY[0]~input_o\ & (\interface_DAC|data_tx[11]~37_combout\ $ (((\interface_DAC|data_tx[11]~_emulated_q\))))) # (!\KEY[0]~input_o\ & (((\coeur|sdataDAC\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[11]~37_combout\,
	datab => \KEY[0]~input_o\,
	datac => \coeur|sdataDAC\(11),
	datad => \interface_DAC|data_tx[11]~_emulated_q\,
	combout => \interface_DAC|data_tx[11]~38_combout\);

-- Location: LCCOMB_X44_Y51_N22
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(16))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(16),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(10),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout\);

-- Location: FF_X44_Y51_N23
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(10));

-- Location: LCCOMB_X51_Y48_N20
\coeur|sdataDAC_1Mhz[10]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|sdataDAC_1Mhz[10]~feeder_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(10),
	combout => \coeur|sdataDAC_1Mhz[10]~feeder_combout\);

-- Location: FF_X51_Y48_N21
\coeur|sdataDAC_1Mhz[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|sdataDAC_1Mhz[10]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC_1Mhz\(10));

-- Location: FF_X57_Y48_N27
\coeur|sdataDAC[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \coeur|sdataDAC_1Mhz\(10),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \coeur|sechant~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC\(10));

-- Location: LCCOMB_X54_Y48_N12
\interface_DAC|data_tx[10]~41\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[10]~41_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[10]~41_combout\))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(10),
	datac => \KEY[0]~input_o\,
	datad => \interface_DAC|data_tx[10]~41_combout\,
	combout => \interface_DAC|data_tx[10]~41_combout\);

-- Location: LCCOMB_X54_Y48_N8
\interface_DAC|data_tx[10]~43\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[10]~43_combout\ = \coeur|sdataDAC\(10) $ (\interface_DAC|data_tx[10]~41_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \coeur|sdataDAC\(10),
	datad => \interface_DAC|data_tx[10]~41_combout\,
	combout => \interface_DAC|data_tx[10]~43_combout\);

-- Location: FF_X54_Y48_N9
\interface_DAC|data_tx[10]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|data_tx[10]~43_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|data_tx[10]~_emulated_q\);

-- Location: LCCOMB_X54_Y48_N10
\interface_DAC|data_tx[10]~42\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[10]~42_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[10]~_emulated_q\ $ (\interface_DAC|data_tx[10]~41_combout\)))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(10),
	datab => \interface_DAC|data_tx[10]~_emulated_q\,
	datac => \KEY[0]~input_o\,
	datad => \interface_DAC|data_tx[10]~41_combout\,
	combout => \interface_DAC|data_tx[10]~42_combout\);

-- Location: LCCOMB_X54_Y48_N14
\interface_DAC|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Mux3~0_combout\ = (\interface_DAC|bit_cnt\(0) & (\interface_DAC|data_tx[11]~38_combout\ & (\interface_DAC|bit_cnt\(1)))) # (!\interface_DAC|bit_cnt\(0) & (((\interface_DAC|bit_cnt\(1)) # (\interface_DAC|data_tx[10]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[11]~38_combout\,
	datab => \interface_DAC|bit_cnt\(0),
	datac => \interface_DAC|bit_cnt\(1),
	datad => \interface_DAC|data_tx[10]~42_combout\,
	combout => \interface_DAC|Mux3~0_combout\);

-- Location: LCCOMB_X44_Y51_N20
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(14)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(8),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(14),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout\);

-- Location: FF_X44_Y51_N21
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(8));

-- Location: FF_X55_Y49_N13
\coeur|sdataDAC_1Mhz[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(8),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC_1Mhz\(8));

-- Location: FF_X57_Y48_N5
\coeur|sdataDAC[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \coeur|sdataDAC_1Mhz\(8),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \coeur|sechant~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC\(8));

-- Location: LCCOMB_X54_Y48_N28
\interface_DAC|data_tx[8]~45\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[8]~45_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[8]~45_combout\))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \coeur|sdataDAC\(8),
	datac => \KEY[0]~input_o\,
	datad => \interface_DAC|data_tx[8]~45_combout\,
	combout => \interface_DAC|data_tx[8]~45_combout\);

-- Location: LCCOMB_X54_Y48_N20
\interface_DAC|data_tx[8]~47\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[8]~47_combout\ = \coeur|sdataDAC\(8) $ (\interface_DAC|data_tx[8]~45_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \coeur|sdataDAC\(8),
	datad => \interface_DAC|data_tx[8]~45_combout\,
	combout => \interface_DAC|data_tx[8]~47_combout\);

-- Location: FF_X54_Y48_N21
\interface_DAC|data_tx[8]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|data_tx[8]~47_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|data_tx[8]~_emulated_q\);

-- Location: LCCOMB_X54_Y48_N18
\interface_DAC|data_tx[8]~46\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[8]~46_combout\ = (\KEY[0]~input_o\ & (\interface_DAC|data_tx[8]~45_combout\ $ (((\interface_DAC|data_tx[8]~_emulated_q\))))) # (!\KEY[0]~input_o\ & (((\coeur|sdataDAC\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \interface_DAC|data_tx[8]~45_combout\,
	datac => \coeur|sdataDAC\(8),
	datad => \interface_DAC|data_tx[8]~_emulated_q\,
	combout => \interface_DAC|data_tx[8]~46_combout\);

-- Location: LCCOMB_X54_Y48_N22
\interface_DAC|Mux3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Mux3~1_combout\ = (\interface_DAC|Mux3~0_combout\ & (((\interface_DAC|data_tx[8]~46_combout\) # (!\interface_DAC|bit_cnt~0_combout\)))) # (!\interface_DAC|Mux3~0_combout\ & (\interface_DAC|data_tx[9]~34_combout\ & 
-- (\interface_DAC|bit_cnt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[9]~34_combout\,
	datab => \interface_DAC|Mux3~0_combout\,
	datac => \interface_DAC|bit_cnt~0_combout\,
	datad => \interface_DAC|data_tx[8]~46_combout\,
	combout => \interface_DAC|Mux3~1_combout\);

-- Location: LCCOMB_X52_Y47_N10
\interface_DAC|Selector15~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector15~4_combout\ = (\interface_DAC|bit_cnt\(2) & ((\interface_DAC|Mux3~1_combout\) # ((\interface_DAC|bit_cnt\(0) & \interface_DAC|bit_cnt\(1))))) # (!\interface_DAC|bit_cnt\(2) & (\interface_DAC|Mux3~1_combout\ & 
-- (\interface_DAC|bit_cnt\(0) & \interface_DAC|bit_cnt\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|bit_cnt\(2),
	datab => \interface_DAC|Mux3~1_combout\,
	datac => \interface_DAC|bit_cnt\(0),
	datad => \interface_DAC|bit_cnt\(1),
	combout => \interface_DAC|Selector15~4_combout\);

-- Location: LCCOMB_X46_Y51_N20
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(12)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(6),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(12),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout\);

-- Location: FF_X46_Y51_N21
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(6));

-- Location: LCCOMB_X46_Y51_N28
\coeur|sdataDAC_1Mhz[6]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|sdataDAC_1Mhz[6]~feeder_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(6),
	combout => \coeur|sdataDAC_1Mhz[6]~feeder_combout\);

-- Location: FF_X46_Y51_N29
\coeur|sdataDAC_1Mhz[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|sdataDAC_1Mhz[6]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC_1Mhz\(6));

-- Location: FF_X58_Y49_N11
\coeur|sdataDAC[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \coeur|sdataDAC_1Mhz\(6),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \coeur|sechant~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC\(6));

-- Location: LCCOMB_X58_Y49_N6
\interface_DAC|data_tx[6]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[6]~1_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[6]~1_combout\))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(6),
	datac => \KEY[0]~input_o\,
	datad => \interface_DAC|data_tx[6]~1_combout\,
	combout => \interface_DAC|data_tx[6]~1_combout\);

-- Location: LCCOMB_X58_Y49_N28
\interface_DAC|data_tx[6]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[6]~3_combout\ = \interface_DAC|data_tx[6]~1_combout\ $ (\coeur|sdataDAC\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[6]~1_combout\,
	datad => \coeur|sdataDAC\(6),
	combout => \interface_DAC|data_tx[6]~3_combout\);

-- Location: FF_X58_Y49_N29
\interface_DAC|data_tx[6]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|data_tx[6]~3_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|data_tx[6]~_emulated_q\);

-- Location: LCCOMB_X58_Y49_N14
\interface_DAC|data_tx[6]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[6]~2_combout\ = (\KEY[0]~input_o\ & (\interface_DAC|data_tx[6]~1_combout\ $ ((\interface_DAC|data_tx[6]~_emulated_q\)))) # (!\KEY[0]~input_o\ & (((\coeur|sdataDAC\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[6]~1_combout\,
	datab => \interface_DAC|data_tx[6]~_emulated_q\,
	datac => \KEY[0]~input_o\,
	datad => \coeur|sdataDAC\(6),
	combout => \interface_DAC|data_tx[6]~2_combout\);

-- Location: LCCOMB_X46_Y51_N22
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(13)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(7),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(13),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout\);

-- Location: FF_X46_Y51_N23
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(7));

-- Location: FF_X46_Y51_N27
\coeur|sdataDAC_1Mhz[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(7),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC_1Mhz\(7));

-- Location: LCCOMB_X54_Y48_N16
\coeur|sdataDAC[7]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|sdataDAC[7]~feeder_combout\ = \coeur|sdataDAC_1Mhz\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \coeur|sdataDAC_1Mhz\(7),
	combout => \coeur|sdataDAC[7]~feeder_combout\);

-- Location: FF_X54_Y48_N17
\coeur|sdataDAC[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|sdataDAC[7]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \coeur|sechant~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC\(7));

-- Location: LCCOMB_X51_Y48_N0
\interface_DAC|data_tx[7]~29\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[7]~29_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[7]~29_combout\))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(7),
	datac => \KEY[0]~input_o\,
	datad => \interface_DAC|data_tx[7]~29_combout\,
	combout => \interface_DAC|data_tx[7]~29_combout\);

-- Location: LCCOMB_X51_Y48_N22
\interface_DAC|data_tx[7]~31\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[7]~31_combout\ = \coeur|sdataDAC\(7) $ (\interface_DAC|data_tx[7]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \coeur|sdataDAC\(7),
	datad => \interface_DAC|data_tx[7]~29_combout\,
	combout => \interface_DAC|data_tx[7]~31_combout\);

-- Location: FF_X51_Y48_N23
\interface_DAC|data_tx[7]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|data_tx[7]~31_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|data_tx[7]~_emulated_q\);

-- Location: LCCOMB_X51_Y48_N6
\interface_DAC|data_tx[7]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[7]~30_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[7]~_emulated_q\ $ (\interface_DAC|data_tx[7]~29_combout\)))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(7),
	datab => \KEY[0]~input_o\,
	datac => \interface_DAC|data_tx[7]~_emulated_q\,
	datad => \interface_DAC|data_tx[7]~29_combout\,
	combout => \interface_DAC|data_tx[7]~30_combout\);

-- Location: LCCOMB_X46_Y51_N30
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(11),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(5),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout\);

-- Location: FF_X46_Y51_N31
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(5));

-- Location: FF_X46_Y51_N19
\coeur|sdataDAC_1Mhz[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(5),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC_1Mhz\(5));

-- Location: FF_X58_Y49_N19
\coeur|sdataDAC[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \coeur|sdataDAC_1Mhz\(5),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \coeur|sechant~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC\(5));

-- Location: LCCOMB_X58_Y49_N24
\interface_DAC|data_tx[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[5]~5_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[5]~5_combout\))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \coeur|sdataDAC\(5),
	datac => \KEY[0]~input_o\,
	datad => \interface_DAC|data_tx[5]~5_combout\,
	combout => \interface_DAC|data_tx[5]~5_combout\);

-- Location: LCCOMB_X58_Y49_N22
\interface_DAC|data_tx[5]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[5]~7_combout\ = \interface_DAC|data_tx[5]~5_combout\ $ (\coeur|sdataDAC\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \interface_DAC|data_tx[5]~5_combout\,
	datad => \coeur|sdataDAC\(5),
	combout => \interface_DAC|data_tx[5]~7_combout\);

-- Location: FF_X58_Y49_N23
\interface_DAC|data_tx[5]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|data_tx[5]~7_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|data_tx[5]~_emulated_q\);

-- Location: LCCOMB_X58_Y49_N12
\interface_DAC|data_tx[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[5]~6_combout\ = (\KEY[0]~input_o\ & (\interface_DAC|data_tx[5]~5_combout\ $ ((\interface_DAC|data_tx[5]~_emulated_q\)))) # (!\KEY[0]~input_o\ & (((\coeur|sdataDAC\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \interface_DAC|data_tx[5]~5_combout\,
	datac => \interface_DAC|data_tx[5]~_emulated_q\,
	datad => \coeur|sdataDAC\(5),
	combout => \interface_DAC|data_tx[5]~6_combout\);

-- Location: LCCOMB_X46_Y51_N24
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(10)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(4),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(10),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout\);

-- Location: FF_X46_Y51_N25
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(4));

-- Location: FF_X55_Y49_N17
\coeur|sdataDAC_1Mhz[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(4),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC_1Mhz\(4));

-- Location: FF_X58_Y49_N27
\coeur|sdataDAC[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \coeur|sdataDAC_1Mhz\(4),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \coeur|sechant~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC\(4));

-- Location: LCCOMB_X58_Y49_N0
\interface_DAC|data_tx[4]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[4]~9_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[4]~9_combout\))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(4),
	datac => \KEY[0]~input_o\,
	datad => \interface_DAC|data_tx[4]~9_combout\,
	combout => \interface_DAC|data_tx[4]~9_combout\);

-- Location: LCCOMB_X58_Y49_N16
\interface_DAC|data_tx[4]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[4]~11_combout\ = \coeur|sdataDAC\(4) $ (\interface_DAC|data_tx[4]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \coeur|sdataDAC\(4),
	datad => \interface_DAC|data_tx[4]~9_combout\,
	combout => \interface_DAC|data_tx[4]~11_combout\);

-- Location: FF_X58_Y49_N17
\interface_DAC|data_tx[4]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|data_tx[4]~11_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|data_tx[4]~_emulated_q\);

-- Location: LCCOMB_X58_Y49_N30
\interface_DAC|data_tx[4]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[4]~10_combout\ = (\KEY[0]~input_o\ & (\interface_DAC|data_tx[4]~_emulated_q\ $ (((\interface_DAC|data_tx[4]~9_combout\))))) # (!\KEY[0]~input_o\ & (((\coeur|sdataDAC\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \interface_DAC|data_tx[4]~_emulated_q\,
	datac => \coeur|sdataDAC\(4),
	datad => \interface_DAC|data_tx[4]~9_combout\,
	combout => \interface_DAC|data_tx[4]~10_combout\);

-- Location: LCCOMB_X52_Y48_N18
\interface_DAC|Mux4~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Mux4~2_combout\ = (\interface_DAC|bit_cnt\(1) & ((\interface_DAC|bit_cnt\(0) & ((\interface_DAC|data_tx[4]~10_combout\))) # (!\interface_DAC|bit_cnt\(0) & (\interface_DAC|data_tx[5]~6_combout\)))) # (!\interface_DAC|bit_cnt\(1) & 
-- (((!\interface_DAC|bit_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[5]~6_combout\,
	datab => \interface_DAC|bit_cnt\(1),
	datac => \interface_DAC|data_tx[4]~10_combout\,
	datad => \interface_DAC|bit_cnt\(0),
	combout => \interface_DAC|Mux4~2_combout\);

-- Location: LCCOMB_X52_Y48_N14
\interface_DAC|Mux4~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Mux4~3_combout\ = (\interface_DAC|bit_cnt\(1) & (((\interface_DAC|Mux4~2_combout\)))) # (!\interface_DAC|bit_cnt\(1) & ((\interface_DAC|Mux4~2_combout\ & ((\interface_DAC|data_tx[7]~30_combout\))) # (!\interface_DAC|Mux4~2_combout\ & 
-- (\interface_DAC|data_tx[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[6]~2_combout\,
	datab => \interface_DAC|bit_cnt\(1),
	datac => \interface_DAC|data_tx[7]~30_combout\,
	datad => \interface_DAC|Mux4~2_combout\,
	combout => \interface_DAC|Mux4~3_combout\);

-- Location: LCCOMB_X46_Y52_N10
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(7),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(1),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout\);

-- Location: FF_X46_Y52_N11
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(1));

-- Location: LCCOMB_X46_Y52_N12
\coeur|sdataDAC_1Mhz[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|sdataDAC_1Mhz[1]~feeder_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(1),
	combout => \coeur|sdataDAC_1Mhz[1]~feeder_combout\);

-- Location: FF_X46_Y52_N13
\coeur|sdataDAC_1Mhz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|sdataDAC_1Mhz[1]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC_1Mhz\(1));

-- Location: LCCOMB_X54_Y49_N6
\coeur|sdataDAC[1]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|sdataDAC[1]~feeder_combout\ = \coeur|sdataDAC_1Mhz\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \coeur|sdataDAC_1Mhz\(1),
	combout => \coeur|sdataDAC[1]~feeder_combout\);

-- Location: FF_X54_Y49_N7
\coeur|sdataDAC[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|sdataDAC[1]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \coeur|sechant~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC\(1));

-- Location: LCCOMB_X55_Y49_N16
\interface_DAC|data_tx[1]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[1]~13_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[1]~13_combout\))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \coeur|sdataDAC\(1),
	datad => \interface_DAC|data_tx[1]~13_combout\,
	combout => \interface_DAC|data_tx[1]~13_combout\);

-- Location: LCCOMB_X56_Y49_N26
\interface_DAC|data_tx[1]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[1]~15_combout\ = \coeur|sdataDAC\(1) $ (\interface_DAC|data_tx[1]~13_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \coeur|sdataDAC\(1),
	datac => \interface_DAC|data_tx[1]~13_combout\,
	combout => \interface_DAC|data_tx[1]~15_combout\);

-- Location: FF_X56_Y49_N27
\interface_DAC|data_tx[1]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|data_tx[1]~15_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|data_tx[1]~_emulated_q\);

-- Location: LCCOMB_X56_Y49_N30
\interface_DAC|data_tx[1]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[1]~14_combout\ = (\KEY[0]~input_o\ & (\interface_DAC|data_tx[1]~_emulated_q\ $ (((\interface_DAC|data_tx[1]~13_combout\))))) # (!\KEY[0]~input_o\ & (((\coeur|sdataDAC\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[1]~_emulated_q\,
	datab => \coeur|sdataDAC\(1),
	datac => \interface_DAC|data_tx[1]~13_combout\,
	datad => \KEY[0]~input_o\,
	combout => \interface_DAC|data_tx[1]~14_combout\);

-- Location: LCCOMB_X46_Y52_N6
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(6)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(0),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(6),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout\);

-- Location: FF_X46_Y52_N7
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(0));

-- Location: LCCOMB_X46_Y52_N2
\coeur|sdataDAC_1Mhz[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|sdataDAC_1Mhz[0]~feeder_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(0),
	combout => \coeur|sdataDAC_1Mhz[0]~feeder_combout\);

-- Location: FF_X46_Y52_N3
\coeur|sdataDAC_1Mhz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|sdataDAC_1Mhz[0]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC_1Mhz\(0));

-- Location: FF_X56_Y49_N29
\coeur|sdataDAC[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \coeur|sdataDAC_1Mhz\(0),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \coeur|sechant~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC\(0));

-- Location: LCCOMB_X56_Y49_N20
\interface_DAC|data_tx[0]~25\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[0]~25_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[0]~25_combout\))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \coeur|sdataDAC\(0),
	datac => \KEY[0]~input_o\,
	datad => \interface_DAC|data_tx[0]~25_combout\,
	combout => \interface_DAC|data_tx[0]~25_combout\);

-- Location: LCCOMB_X56_Y49_N22
\interface_DAC|data_tx[0]~27\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[0]~27_combout\ = \interface_DAC|data_tx[0]~25_combout\ $ (\coeur|sdataDAC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \interface_DAC|data_tx[0]~25_combout\,
	datad => \coeur|sdataDAC\(0),
	combout => \interface_DAC|data_tx[0]~27_combout\);

-- Location: FF_X56_Y49_N23
\interface_DAC|data_tx[0]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|data_tx[0]~27_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|data_tx[0]~_emulated_q\);

-- Location: LCCOMB_X56_Y49_N6
\interface_DAC|data_tx[0]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[0]~26_combout\ = (\KEY[0]~input_o\ & (\interface_DAC|data_tx[0]~_emulated_q\ $ (((\interface_DAC|data_tx[0]~25_combout\))))) # (!\KEY[0]~input_o\ & (((\coeur|sdataDAC\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[0]~_emulated_q\,
	datab => \coeur|sdataDAC\(0),
	datac => \KEY[0]~input_o\,
	datad => \interface_DAC|data_tx[0]~25_combout\,
	combout => \interface_DAC|data_tx[0]~26_combout\);

-- Location: LCCOMB_X52_Y48_N6
\interface_DAC|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Mux4~0_combout\ = (\interface_DAC|bit_cnt\(1) & ((\interface_DAC|bit_cnt\(0) & ((\interface_DAC|data_tx[0]~26_combout\))) # (!\interface_DAC|bit_cnt\(0) & (\interface_DAC|data_tx[1]~14_combout\)))) # (!\interface_DAC|bit_cnt\(1) & 
-- (((!\interface_DAC|bit_cnt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[1]~14_combout\,
	datab => \interface_DAC|bit_cnt\(1),
	datac => \interface_DAC|data_tx[0]~26_combout\,
	datad => \interface_DAC|bit_cnt\(0),
	combout => \interface_DAC|Mux4~0_combout\);

-- Location: LCCOMB_X44_Y51_N24
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & 
-- ((\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9)))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & (\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(3),
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(9),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout\);

-- Location: FF_X44_Y51_N25
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(3));

-- Location: LCCOMB_X55_Y49_N28
\coeur|sdataDAC_1Mhz[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|sdataDAC_1Mhz[3]~feeder_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(3),
	combout => \coeur|sdataDAC_1Mhz[3]~feeder_combout\);

-- Location: FF_X55_Y49_N29
\coeur|sdataDAC_1Mhz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|sdataDAC_1Mhz[3]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC_1Mhz\(3));

-- Location: LCCOMB_X54_Y49_N30
\coeur|sdataDAC[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \coeur|sdataDAC[3]~feeder_combout\ = \coeur|sdataDAC_1Mhz\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \coeur|sdataDAC_1Mhz\(3),
	combout => \coeur|sdataDAC[3]~feeder_combout\);

-- Location: FF_X54_Y49_N31
\coeur|sdataDAC[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \coeur|sdataDAC[3]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	ena => \coeur|sechant~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC\(3));

-- Location: LCCOMB_X52_Y48_N28
\interface_DAC|data_tx[3]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[3]~17_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[3]~17_combout\))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(3),
	datac => \KEY[0]~input_o\,
	datad => \interface_DAC|data_tx[3]~17_combout\,
	combout => \interface_DAC|data_tx[3]~17_combout\);

-- Location: LCCOMB_X52_Y48_N16
\interface_DAC|data_tx[3]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[3]~19_combout\ = \coeur|sdataDAC\(3) $ (\interface_DAC|data_tx[3]~17_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(3),
	datad => \interface_DAC|data_tx[3]~17_combout\,
	combout => \interface_DAC|data_tx[3]~19_combout\);

-- Location: FF_X52_Y48_N17
\interface_DAC|data_tx[3]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|data_tx[3]~19_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|data_tx[3]~_emulated_q\);

-- Location: LCCOMB_X52_Y48_N4
\interface_DAC|data_tx[3]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[3]~18_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[3]~_emulated_q\ $ (\interface_DAC|data_tx[3]~17_combout\)))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(3),
	datab => \interface_DAC|data_tx[3]~_emulated_q\,
	datac => \KEY[0]~input_o\,
	datad => \interface_DAC|data_tx[3]~17_combout\,
	combout => \interface_DAC|data_tx[3]~18_combout\);

-- Location: LCCOMB_X46_Y52_N4
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & 
-- (\u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(8))) # (!\u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\ & ((\u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|avrg_sum\(8),
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp\(2),
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|prev_cmd_is_ts~q\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout\);

-- Location: FF_X46_Y52_N5
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(2));

-- Location: FF_X46_Y52_N17
\coeur|sdataDAC_1Mhz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data\(2),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC_1Mhz\(2));

-- Location: FF_X56_Y49_N5
\coeur|sdataDAC[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \coeur|sdataDAC_1Mhz\(2),
	clrn => \KEY[0]~input_o\,
	sload => VCC,
	ena => \coeur|sechant~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \coeur|sdataDAC\(2));

-- Location: LCCOMB_X56_Y49_N10
\interface_DAC|data_tx[2]~21\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[2]~21_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[2]~21_combout\))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \coeur|sdataDAC\(2),
	datac => \KEY[0]~input_o\,
	datad => \interface_DAC|data_tx[2]~21_combout\,
	combout => \interface_DAC|data_tx[2]~21_combout\);

-- Location: LCCOMB_X56_Y49_N8
\interface_DAC|data_tx[2]~23\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[2]~23_combout\ = \interface_DAC|data_tx[2]~21_combout\ $ (\coeur|sdataDAC\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[2]~21_combout\,
	datac => \coeur|sdataDAC\(2),
	combout => \interface_DAC|data_tx[2]~23_combout\);

-- Location: FF_X56_Y49_N9
\interface_DAC|data_tx[2]~_emulated\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|data_tx[2]~23_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|data_tx[2]~_emulated_q\);

-- Location: LCCOMB_X56_Y49_N12
\interface_DAC|data_tx[2]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|data_tx[2]~22_combout\ = (\KEY[0]~input_o\ & ((\interface_DAC|data_tx[2]~_emulated_q\ $ (\interface_DAC|data_tx[2]~21_combout\)))) # (!\KEY[0]~input_o\ & (\coeur|sdataDAC\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \KEY[0]~input_o\,
	datab => \coeur|sdataDAC\(2),
	datac => \interface_DAC|data_tx[2]~_emulated_q\,
	datad => \interface_DAC|data_tx[2]~21_combout\,
	combout => \interface_DAC|data_tx[2]~22_combout\);

-- Location: LCCOMB_X52_Y48_N8
\interface_DAC|Mux4~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Mux4~1_combout\ = (\interface_DAC|Mux4~0_combout\ & ((\interface_DAC|data_tx[3]~18_combout\) # ((\interface_DAC|bit_cnt\(1))))) # (!\interface_DAC|Mux4~0_combout\ & (((\interface_DAC|data_tx[2]~22_combout\ & !\interface_DAC|bit_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|Mux4~0_combout\,
	datab => \interface_DAC|data_tx[3]~18_combout\,
	datac => \interface_DAC|data_tx[2]~22_combout\,
	datad => \interface_DAC|bit_cnt\(1),
	combout => \interface_DAC|Mux4~1_combout\);

-- Location: LCCOMB_X51_Y47_N4
\interface_DAC|Selector15~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector15~5_combout\ = (\frequencesortie|sena~q\ & ((\interface_DAC|bit_cnt\(2) & ((\interface_DAC|Mux4~1_combout\))) # (!\interface_DAC|bit_cnt\(2) & (\interface_DAC|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|Mux4~3_combout\,
	datab => \interface_DAC|Mux4~1_combout\,
	datac => \interface_DAC|bit_cnt\(2),
	datad => \frequencesortie|sena~q\,
	combout => \interface_DAC|Selector15~5_combout\);

-- Location: LCCOMB_X51_Y47_N18
\interface_DAC|Selector15~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector15~7_combout\ = (\interface_DAC|Selector15~6_combout\ & ((\interface_DAC|Selector15~4_combout\) # ((!\interface_DAC|state.wr1~q\)))) # (!\interface_DAC|Selector15~6_combout\ & (\interface_DAC|Selector15~5_combout\ & 
-- ((\interface_DAC|Selector15~4_combout\) # (!\interface_DAC|state.wr1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|Selector15~6_combout\,
	datab => \interface_DAC|Selector15~4_combout\,
	datac => \interface_DAC|Selector15~5_combout\,
	datad => \interface_DAC|state.wr1~q\,
	combout => \interface_DAC|Selector15~7_combout\);

-- Location: LCCOMB_X51_Y47_N10
\interface_DAC|Selector15~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector15~10_combout\ = ((!\interface_DAC|bit_cnt\(1) & !\interface_DAC|bit_cnt\(2))) # (!\interface_DAC|state.start~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|bit_cnt\(1),
	datac => \interface_DAC|bit_cnt\(2),
	datad => \interface_DAC|state.start~q\,
	combout => \interface_DAC|Selector15~10_combout\);

-- Location: LCCOMB_X54_Y48_N2
\interface_DAC|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Mux2~0_combout\ = (\interface_DAC|bit_cnt\(0) & (((\interface_DAC|bit_cnt\(1) & \interface_DAC|data_tx[8]~46_combout\)))) # (!\interface_DAC|bit_cnt\(0) & ((\interface_DAC|data_tx[9]~34_combout\) # ((!\interface_DAC|bit_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[9]~34_combout\,
	datab => \interface_DAC|bit_cnt\(0),
	datac => \interface_DAC|bit_cnt\(1),
	datad => \interface_DAC|data_tx[8]~46_combout\,
	combout => \interface_DAC|Mux2~0_combout\);

-- Location: LCCOMB_X54_Y48_N30
\interface_DAC|Mux2~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Mux2~1_combout\ = (\interface_DAC|Mux2~0_combout\ & ((\interface_DAC|data_tx[11]~38_combout\) # ((\interface_DAC|bit_cnt\(1))))) # (!\interface_DAC|Mux2~0_combout\ & (((!\interface_DAC|bit_cnt\(1) & 
-- \interface_DAC|data_tx[10]~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[11]~38_combout\,
	datab => \interface_DAC|Mux2~0_combout\,
	datac => \interface_DAC|bit_cnt\(1),
	datad => \interface_DAC|data_tx[10]~42_combout\,
	combout => \interface_DAC|Mux2~1_combout\);

-- Location: LCCOMB_X51_Y47_N22
\interface_DAC|Selector15~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector15~11_combout\ = (\interface_DAC|Selector15~10_combout\ & (((\interface_DAC|bit_cnt\(2) & \interface_DAC|Mux2~1_combout\)) # (!\interface_DAC|state.slv_ack1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|Selector15~10_combout\,
	datab => \interface_DAC|state.slv_ack1~q\,
	datac => \interface_DAC|bit_cnt\(2),
	datad => \interface_DAC|Mux2~1_combout\,
	combout => \interface_DAC|Selector15~11_combout\);

-- Location: LCCOMB_X52_Y48_N0
\interface_DAC|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Mux5~0_combout\ = (\interface_DAC|bit_cnt\(0) & (((\interface_DAC|data_tx[3]~18_combout\ & \interface_DAC|bit_cnt\(1))))) # (!\interface_DAC|bit_cnt\(0) & ((\interface_DAC|data_tx[2]~22_combout\) # ((\interface_DAC|bit_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[2]~22_combout\,
	datab => \interface_DAC|bit_cnt\(0),
	datac => \interface_DAC|data_tx[3]~18_combout\,
	datad => \interface_DAC|bit_cnt\(1),
	combout => \interface_DAC|Mux5~0_combout\);

-- Location: LCCOMB_X52_Y48_N2
\interface_DAC|Mux5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Mux5~1_combout\ = (\interface_DAC|Mux5~0_combout\ & ((\interface_DAC|data_tx[0]~26_combout\) # ((!\interface_DAC|bit_cnt~0_combout\)))) # (!\interface_DAC|Mux5~0_combout\ & (((\interface_DAC|bit_cnt~0_combout\ & 
-- \interface_DAC|data_tx[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[0]~26_combout\,
	datab => \interface_DAC|Mux5~0_combout\,
	datac => \interface_DAC|bit_cnt~0_combout\,
	datad => \interface_DAC|data_tx[1]~14_combout\,
	combout => \interface_DAC|Mux5~1_combout\);

-- Location: LCCOMB_X52_Y48_N26
\interface_DAC|Selector15~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector15~2_combout\ = (!\interface_DAC|bit_cnt\(0) & ((\interface_DAC|bit_cnt\(1) & ((\interface_DAC|data_tx[4]~10_combout\))) # (!\interface_DAC|bit_cnt\(1) & (\interface_DAC|data_tx[6]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[6]~2_combout\,
	datab => \interface_DAC|bit_cnt\(1),
	datac => \interface_DAC|data_tx[4]~10_combout\,
	datad => \interface_DAC|bit_cnt\(0),
	combout => \interface_DAC|Selector15~2_combout\);

-- Location: LCCOMB_X52_Y48_N10
\interface_DAC|Selector15~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector15~13_combout\ = (\interface_DAC|Selector15~2_combout\) # ((\interface_DAC|data_tx[5]~6_combout\ & (!\interface_DAC|bit_cnt\(1) & \interface_DAC|bit_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|data_tx[5]~6_combout\,
	datab => \interface_DAC|bit_cnt\(1),
	datac => \interface_DAC|Selector15~2_combout\,
	datad => \interface_DAC|bit_cnt\(0),
	combout => \interface_DAC|Selector15~13_combout\);

-- Location: LCCOMB_X52_Y48_N12
\interface_DAC|Selector15~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector15~3_combout\ = ((\interface_DAC|Add1~0_combout\ & (\interface_DAC|Mux5~1_combout\)) # (!\interface_DAC|Add1~0_combout\ & ((\interface_DAC|Selector15~13_combout\)))) # (!\interface_DAC|Selector12~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|Selector12~0_combout\,
	datab => \interface_DAC|Mux5~1_combout\,
	datac => \interface_DAC|Add1~0_combout\,
	datad => \interface_DAC|Selector15~13_combout\,
	combout => \interface_DAC|Selector15~3_combout\);

-- Location: LCCOMB_X51_Y47_N0
\interface_DAC|Selector15~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector15~12_combout\ = (((!\interface_DAC|Selector15~3_combout\) # (!\interface_DAC|Selector15~11_combout\)) # (!\interface_DAC|Selector15~7_combout\)) # (!\interface_DAC|Selector15~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|Selector15~9_combout\,
	datab => \interface_DAC|Selector15~7_combout\,
	datac => \interface_DAC|Selector15~11_combout\,
	datad => \interface_DAC|Selector15~3_combout\,
	combout => \interface_DAC|Selector15~12_combout\);

-- Location: FF_X51_Y47_N1
\interface_DAC|sda_int\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|Selector15~12_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|sda_int~q\);

-- Location: LCCOMB_X51_Y48_N8
\interface_DAC|Selector19~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector19~0_combout\ = (\interface_DAC|state.start~q\ & (((\interface_DAC|data_clk~q\)))) # (!\interface_DAC|state.start~q\ & ((\interface_DAC|state.stop~q\ & (!\interface_DAC|data_clk~q\)) # (!\interface_DAC|state.stop~q\ & 
-- ((!\interface_DAC|sda_int~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|state.stop~q\,
	datab => \interface_DAC|state.start~q\,
	datac => \interface_DAC|data_clk~q\,
	datad => \interface_DAC|sda_int~q\,
	combout => \interface_DAC|Selector19~0_combout\);

-- Location: LCCOMB_X51_Y47_N20
\interface_DAC|Selector14~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector14~0_combout\ = (\interface_DAC|scl_ena~q\ & ((\interface_DAC|state.slv_ack2~q\ & ((\frequencesortie|sena~q\))) # (!\interface_DAC|state.slv_ack2~q\ & (!\interface_DAC|state.slv_ack3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|state.slv_ack2~q\,
	datab => \interface_DAC|scl_ena~q\,
	datac => \interface_DAC|state.slv_ack3~q\,
	datad => \frequencesortie|sena~q\,
	combout => \interface_DAC|Selector14~0_combout\);

-- Location: LCCOMB_X51_Y47_N28
\interface_DAC|Selector14~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|Selector14~1_combout\ = (\interface_DAC|state.start~q\) # (\interface_DAC|Selector14~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|state.start~q\,
	datad => \interface_DAC|Selector14~0_combout\,
	combout => \interface_DAC|Selector14~1_combout\);

-- Location: FF_X51_Y47_N29
\interface_DAC|scl_ena\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \interface_DAC|data_clk~clkctrl_outclk\,
	d => \interface_DAC|Selector14~1_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|scl_ena~q\);

-- Location: LCCOMB_X51_Y49_N6
\interface_DAC|scl_clk~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|scl_clk~2_combout\ = (\interface_DAC|Equal0~1_combout\ & (\interface_DAC|data_clk~3_combout\ & ((\interface_DAC|LessThan1~0_combout\)))) # (!\interface_DAC|Equal0~1_combout\ & ((\interface_DAC|Add0~12_OTERM1\) # 
-- ((\interface_DAC|data_clk~3_combout\ & \interface_DAC|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \interface_DAC|Equal0~1_combout\,
	datab => \interface_DAC|data_clk~3_combout\,
	datac => \interface_DAC|Add0~12_OTERM1\,
	datad => \interface_DAC|LessThan1~0_combout\,
	combout => \interface_DAC|scl_clk~2_combout\);

-- Location: FF_X51_Y49_N7
\interface_DAC|scl_clk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \MAX10_CLK1_50~inputclkctrl_outclk\,
	d => \interface_DAC|scl_clk~2_combout\,
	ena => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \interface_DAC|scl_clk~q\);

-- Location: LCCOMB_X51_Y47_N8
\interface_DAC|scl~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \interface_DAC|scl~1_combout\ = (\interface_DAC|scl_clk~q\) # (!\interface_DAC|scl_ena~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \interface_DAC|scl_ena~q\,
	datad => \interface_DAC|scl_clk~q\,
	combout => \interface_DAC|scl~1_combout\);

-- Location: LCCOMB_X58_Y49_N4
\afficher|Mult0|mult_core|romout[1][12]~17\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[1][12]~17_combout\ = (\coeur|sdataDAC\(6) & ((\coeur|sdataDAC\(5) & ((\coeur|sdataDAC\(3)) # (!\coeur|sdataDAC\(4)))) # (!\coeur|sdataDAC\(5) & (!\coeur|sdataDAC\(4) & \coeur|sdataDAC\(3))))) # (!\coeur|sdataDAC\(6) & 
-- (\coeur|sdataDAC\(4) $ (((\coeur|sdataDAC\(5) & \coeur|sdataDAC\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(6),
	datab => \coeur|sdataDAC\(5),
	datac => \coeur|sdataDAC\(4),
	datad => \coeur|sdataDAC\(3),
	combout => \afficher|Mult0|mult_core|romout[1][12]~17_combout\);

-- Location: LCCOMB_X58_Y49_N20
\afficher|Mult0|mult_core|romout[1][11]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[1][11]~18_combout\ = (\coeur|sdataDAC\(6) & (\coeur|sdataDAC\(5) $ (\coeur|sdataDAC\(4) $ (!\coeur|sdataDAC\(3))))) # (!\coeur|sdataDAC\(6) & ((\coeur|sdataDAC\(5) & (\coeur|sdataDAC\(4) & !\coeur|sdataDAC\(3))) # 
-- (!\coeur|sdataDAC\(5) & ((\coeur|sdataDAC\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011100111000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(6),
	datab => \coeur|sdataDAC\(5),
	datac => \coeur|sdataDAC\(4),
	datad => \coeur|sdataDAC\(3),
	combout => \afficher|Mult0|mult_core|romout[1][11]~18_combout\);

-- Location: LCCOMB_X56_Y49_N16
\afficher|Mult0|mult_core|_~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|_~2_combout\ = (\coeur|sdataDAC\(2) & (\coeur|sdataDAC\(1) & \coeur|sdataDAC\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \coeur|sdataDAC\(2),
	datac => \coeur|sdataDAC\(1),
	datad => \coeur|sdataDAC\(0),
	combout => \afficher|Mult0|mult_core|_~2_combout\);

-- Location: LCCOMB_X56_Y49_N14
\afficher|Mult0|mult_core|romout[0][14]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[0][14]~combout\ = (\coeur|sdataDAC\(2) & ((!\coeur|sdataDAC\(0)) # (!\coeur|sdataDAC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \coeur|sdataDAC\(2),
	datac => \coeur|sdataDAC\(1),
	datad => \coeur|sdataDAC\(0),
	combout => \afficher|Mult0|mult_core|romout[0][14]~combout\);

-- Location: LCCOMB_X58_Y49_N8
\afficher|Mult0|mult_core|romout[1][10]~19\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[1][10]~19_combout\ = (\coeur|sdataDAC\(6) & (((!\coeur|sdataDAC\(4))))) # (!\coeur|sdataDAC\(6) & ((\coeur|sdataDAC\(4) & ((\coeur|sdataDAC\(3)))) # (!\coeur|sdataDAC\(4) & (\coeur|sdataDAC\(5) & !\coeur|sdataDAC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(6),
	datab => \coeur|sdataDAC\(5),
	datac => \coeur|sdataDAC\(4),
	datad => \coeur|sdataDAC\(3),
	combout => \afficher|Mult0|mult_core|romout[1][10]~19_combout\);

-- Location: LCCOMB_X56_Y49_N0
\afficher|Mult0|mult_core|romout[0][13]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[0][13]~6_combout\ = \coeur|sdataDAC\(1) $ (((\coeur|sdataDAC\(2) & \coeur|sdataDAC\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \coeur|sdataDAC\(2),
	datac => \coeur|sdataDAC\(1),
	datad => \coeur|sdataDAC\(0),
	combout => \afficher|Mult0|mult_core|romout[0][13]~6_combout\);

-- Location: LCCOMB_X58_Y49_N10
\afficher|Mult0|mult_core|romout[1][9]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[1][9]~5_combout\ = \coeur|sdataDAC\(6) $ (((!\coeur|sdataDAC\(3) & ((\coeur|sdataDAC\(4)) # (\coeur|sdataDAC\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(4),
	datab => \coeur|sdataDAC\(3),
	datac => \coeur|sdataDAC\(6),
	datad => \coeur|sdataDAC\(5),
	combout => \afficher|Mult0|mult_core|romout[1][9]~5_combout\);

-- Location: LCCOMB_X57_Y49_N26
\afficher|Mult0|mult_core|romout[1][8]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[1][8]~0_combout\ = \coeur|sdataDAC\(5) $ (((\coeur|sdataDAC\(3)) # (\coeur|sdataDAC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(5),
	datac => \coeur|sdataDAC\(3),
	datad => \coeur|sdataDAC\(4),
	combout => \afficher|Mult0|mult_core|romout[1][8]~0_combout\);

-- Location: LCCOMB_X56_Y49_N24
\afficher|Mult0|mult_core|romout[0][12]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[0][12]~combout\ = (\coeur|sdataDAC\(2) & (\coeur|sdataDAC\(1) & !\coeur|sdataDAC\(0))) # (!\coeur|sdataDAC\(2) & ((\coeur|sdataDAC\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \coeur|sdataDAC\(2),
	datac => \coeur|sdataDAC\(1),
	datad => \coeur|sdataDAC\(0),
	combout => \afficher|Mult0|mult_core|romout[0][12]~combout\);

-- Location: LCCOMB_X57_Y49_N30
\afficher|Mult0|mult_core|romout[1][7]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[1][7]~1_combout\ = \coeur|sdataDAC\(3) $ (\coeur|sdataDAC\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \coeur|sdataDAC\(3),
	datad => \coeur|sdataDAC\(4),
	combout => \afficher|Mult0|mult_core|romout[1][7]~1_combout\);

-- Location: LCCOMB_X56_Y49_N4
\afficher|Mult0|mult_core|romout[0][11]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[0][11]~combout\ = (\coeur|sdataDAC\(1) & ((\coeur|sdataDAC\(0)))) # (!\coeur|sdataDAC\(1) & (\coeur|sdataDAC\(2) & !\coeur|sdataDAC\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \coeur|sdataDAC\(1),
	datac => \coeur|sdataDAC\(2),
	datad => \coeur|sdataDAC\(0),
	combout => \afficher|Mult0|mult_core|romout[0][11]~combout\);

-- Location: LCCOMB_X56_Y49_N18
\afficher|Mult0|mult_core|romout[0][10]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[0][10]~2_combout\ = (!\coeur|sdataDAC\(0) & ((\coeur|sdataDAC\(2)) # (\coeur|sdataDAC\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \coeur|sdataDAC\(2),
	datac => \coeur|sdataDAC\(1),
	datad => \coeur|sdataDAC\(0),
	combout => \afficher|Mult0|mult_core|romout[0][10]~2_combout\);

-- Location: LCCOMB_X56_Y49_N2
\afficher|Mult0|mult_core|romout[0][9]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[0][9]~3_combout\ = \coeur|sdataDAC\(2) $ (((\coeur|sdataDAC\(1)) # (\coeur|sdataDAC\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \coeur|sdataDAC\(2),
	datac => \coeur|sdataDAC\(1),
	datad => \coeur|sdataDAC\(0),
	combout => \afficher|Mult0|mult_core|romout[0][9]~3_combout\);

-- Location: LCCOMB_X56_Y49_N28
\afficher|Mult0|mult_core|romout[0][8]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[0][8]~4_combout\ = \coeur|sdataDAC\(1) $ (\coeur|sdataDAC\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \coeur|sdataDAC\(1),
	datac => \coeur|sdataDAC\(0),
	combout => \afficher|Mult0|mult_core|romout[0][8]~4_combout\);

-- Location: LCCOMB_X57_Y49_N0
\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\ = CARRY((\coeur|sdataDAC\(0) & \coeur|sdataDAC\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(0),
	datab => \coeur|sdataDAC\(4),
	datad => VCC,
	cout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X57_Y49_N2
\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\ = CARRY((\coeur|sdataDAC\(5) & (!\afficher|Mult0|mult_core|romout[0][8]~4_combout\ & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\)) # (!\coeur|sdataDAC\(5) & 
-- ((!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\) # (!\afficher|Mult0|mult_core|romout[0][8]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(5),
	datab => \afficher|Mult0|mult_core|romout[0][8]~4_combout\,
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~1_cout\,
	cout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X57_Y49_N4
\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ = CARRY((\afficher|Mult0|mult_core|romout[0][9]~3_combout\ & ((\coeur|sdataDAC\(6)) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\))) # 
-- (!\afficher|Mult0|mult_core|romout[0][9]~3_combout\ & (\coeur|sdataDAC\(6) & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|romout[0][9]~3_combout\,
	datab => \coeur|sdataDAC\(6),
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~3_cout\,
	cout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X57_Y49_N6
\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\ = (\coeur|sdataDAC\(3) & ((\afficher|Mult0|mult_core|romout[0][10]~2_combout\ & (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\ & VCC)) # 
-- (!\afficher|Mult0|mult_core|romout[0][10]~2_combout\ & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)))) # (!\coeur|sdataDAC\(3) & ((\afficher|Mult0|mult_core|romout[0][10]~2_combout\ & 
-- (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # (!\afficher|Mult0|mult_core|romout[0][10]~2_combout\ & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (GND)))))
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\ = CARRY((\coeur|sdataDAC\(3) & (!\afficher|Mult0|mult_core|romout[0][10]~2_combout\ & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\)) # (!\coeur|sdataDAC\(3) & 
-- ((!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\) # (!\afficher|Mult0|mult_core|romout[0][10]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(3),
	datab => \afficher|Mult0|mult_core|romout[0][10]~2_combout\,
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~5_cout\,
	combout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\);

-- Location: LCCOMB_X57_Y49_N8
\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ = ((\afficher|Mult0|mult_core|romout[1][7]~1_combout\ $ (\afficher|Mult0|mult_core|romout[0][11]~combout\ $ (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))) # 
-- (GND)
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ = CARRY((\afficher|Mult0|mult_core|romout[1][7]~1_combout\ & ((\afficher|Mult0|mult_core|romout[0][11]~combout\) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\))) # 
-- (!\afficher|Mult0|mult_core|romout[1][7]~1_combout\ & (\afficher|Mult0|mult_core|romout[0][11]~combout\ & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|romout[1][7]~1_combout\,
	datab => \afficher|Mult0|mult_core|romout[0][11]~combout\,
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~7\,
	combout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\);

-- Location: LCCOMB_X57_Y49_N10
\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ = (\afficher|Mult0|mult_core|romout[1][8]~0_combout\ & ((\afficher|Mult0|mult_core|romout[0][12]~combout\ & (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\ & VCC)) 
-- # (!\afficher|Mult0|mult_core|romout[0][12]~combout\ & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)))) # (!\afficher|Mult0|mult_core|romout[1][8]~0_combout\ & ((\afficher|Mult0|mult_core|romout[0][12]~combout\ & 
-- (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # (!\afficher|Mult0|mult_core|romout[0][12]~combout\ & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (GND)))))
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\ = CARRY((\afficher|Mult0|mult_core|romout[1][8]~0_combout\ & (!\afficher|Mult0|mult_core|romout[0][12]~combout\ & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\)) # 
-- (!\afficher|Mult0|mult_core|romout[1][8]~0_combout\ & ((!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\) # (!\afficher|Mult0|mult_core|romout[0][12]~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|romout[1][8]~0_combout\,
	datab => \afficher|Mult0|mult_core|romout[0][12]~combout\,
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~9\,
	combout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\);

-- Location: LCCOMB_X57_Y49_N12
\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ = ((\afficher|Mult0|mult_core|romout[0][13]~6_combout\ $ (\afficher|Mult0|mult_core|romout[1][9]~5_combout\ $ (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))) 
-- # (GND)
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ = CARRY((\afficher|Mult0|mult_core|romout[0][13]~6_combout\ & ((\afficher|Mult0|mult_core|romout[1][9]~5_combout\) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\))) # 
-- (!\afficher|Mult0|mult_core|romout[0][13]~6_combout\ & (\afficher|Mult0|mult_core|romout[1][9]~5_combout\ & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|romout[0][13]~6_combout\,
	datab => \afficher|Mult0|mult_core|romout[1][9]~5_combout\,
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~11\,
	combout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\);

-- Location: LCCOMB_X57_Y49_N14
\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ = (\afficher|Mult0|mult_core|romout[0][14]~combout\ & ((\afficher|Mult0|mult_core|romout[1][10]~19_combout\ & (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\ & 
-- VCC)) # (!\afficher|Mult0|mult_core|romout[1][10]~19_combout\ & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)))) # (!\afficher|Mult0|mult_core|romout[0][14]~combout\ & ((\afficher|Mult0|mult_core|romout[1][10]~19_combout\ & 
-- (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # (!\afficher|Mult0|mult_core|romout[1][10]~19_combout\ & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (GND)))))
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\ = CARRY((\afficher|Mult0|mult_core|romout[0][14]~combout\ & (!\afficher|Mult0|mult_core|romout[1][10]~19_combout\ & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\)) # 
-- (!\afficher|Mult0|mult_core|romout[0][14]~combout\ & ((!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\) # (!\afficher|Mult0|mult_core|romout[1][10]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|romout[0][14]~combout\,
	datab => \afficher|Mult0|mult_core|romout[1][10]~19_combout\,
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~13\,
	combout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\);

-- Location: LCCOMB_X57_Y49_N16
\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ = ((\afficher|Mult0|mult_core|romout[1][11]~18_combout\ $ (\afficher|Mult0|mult_core|_~2_combout\ $ (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))) # (GND)
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\ = CARRY((\afficher|Mult0|mult_core|romout[1][11]~18_combout\ & ((\afficher|Mult0|mult_core|_~2_combout\) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\))) # 
-- (!\afficher|Mult0|mult_core|romout[1][11]~18_combout\ & (\afficher|Mult0|mult_core|_~2_combout\ & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|romout[1][11]~18_combout\,
	datab => \afficher|Mult0|mult_core|_~2_combout\,
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~15\,
	combout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\);

-- Location: LCCOMB_X57_Y49_N18
\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ = (\afficher|Mult0|mult_core|romout[1][12]~17_combout\ & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\)) # 
-- (!\afficher|Mult0|mult_core|romout[1][12]~17_combout\ & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (GND)))
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ = CARRY((!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\) # (!\afficher|Mult0|mult_core|romout[1][12]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|romout[1][12]~17_combout\,
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~17\,
	combout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\);

-- Location: LCCOMB_X57_Y48_N0
\afficher|Mult0|mult_core|romout[2][8]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[2][8]~13_combout\ = \coeur|sdataDAC\(9) $ (((\coeur|sdataDAC\(8)) # (\coeur|sdataDAC\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(8),
	datac => \coeur|sdataDAC\(9),
	datad => \coeur|sdataDAC\(7),
	combout => \afficher|Mult0|mult_core|romout[2][8]~13_combout\);

-- Location: LCCOMB_X57_Y48_N6
\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ = (\coeur|sdataDAC\(7) & (\coeur|sdataDAC\(11) $ (VCC))) # (!\coeur|sdataDAC\(7) & (\coeur|sdataDAC\(11) & VCC))
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\ = CARRY((\coeur|sdataDAC\(7) & \coeur|sdataDAC\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(7),
	datab => \coeur|sdataDAC\(11),
	datad => VCC,
	combout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\);

-- Location: LCCOMB_X57_Y48_N8
\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ = \coeur|sdataDAC\(8) $ (\coeur|sdataDAC\(7) $ (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\))
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ = CARRY((\coeur|sdataDAC\(8) $ (!\coeur|sdataDAC\(7))) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(8),
	datab => \coeur|sdataDAC\(7),
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~1\,
	combout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\);

-- Location: LCCOMB_X57_Y48_N10
\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ = (\afficher|Mult0|mult_core|romout[2][8]~13_combout\ & (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ $ (GND))) # 
-- (!\afficher|Mult0|mult_core|romout[2][8]~13_combout\ & (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\ & VCC))
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\ = CARRY((\afficher|Mult0|mult_core|romout[2][8]~13_combout\ & !\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Mult0|mult_core|romout[2][8]~13_combout\,
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~3\,
	combout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\);

-- Location: LCCOMB_X58_Y48_N0
\afficher|volt[0]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|volt[0]~13_cout\ = CARRY((\coeur|sdataDAC\(7) & \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(7),
	datab => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~6_combout\,
	datad => VCC,
	cout => \afficher|volt[0]~13_cout\);

-- Location: LCCOMB_X58_Y48_N2
\afficher|volt[0]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|volt[0]~15_cout\ = CARRY((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & (!\coeur|sdataDAC\(8) & !\afficher|volt[0]~13_cout\)) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\ & 
-- ((!\afficher|volt[0]~13_cout\) # (!\coeur|sdataDAC\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~8_combout\,
	datab => \coeur|sdataDAC\(8),
	datad => VCC,
	cin => \afficher|volt[0]~13_cout\,
	cout => \afficher|volt[0]~15_cout\);

-- Location: LCCOMB_X58_Y48_N4
\afficher|volt[0]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|volt[0]~16_combout\ = ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ $ (\coeur|sdataDAC\(9) $ (!\afficher|volt[0]~15_cout\)))) # (GND)
-- \afficher|volt[0]~17\ = CARRY((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & ((\coeur|sdataDAC\(9)) # (!\afficher|volt[0]~15_cout\))) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\ & 
-- (\coeur|sdataDAC\(9) & !\afficher|volt[0]~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~10_combout\,
	datab => \coeur|sdataDAC\(9),
	datad => VCC,
	cin => \afficher|volt[0]~15_cout\,
	combout => \afficher|volt[0]~16_combout\,
	cout => \afficher|volt[0]~17\);

-- Location: LCCOMB_X58_Y48_N6
\afficher|volt[1]~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|volt[1]~18_combout\ = (\coeur|sdataDAC\(10) & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (\afficher|volt[0]~17\ & VCC)) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- (!\afficher|volt[0]~17\)))) # (!\coeur|sdataDAC\(10) & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & (!\afficher|volt[0]~17\)) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & 
-- ((\afficher|volt[0]~17\) # (GND)))))
-- \afficher|volt[1]~19\ = CARRY((\coeur|sdataDAC\(10) & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\ & !\afficher|volt[0]~17\)) # (!\coeur|sdataDAC\(10) & ((!\afficher|volt[0]~17\) # 
-- (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(10),
	datab => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \afficher|volt[0]~17\,
	combout => \afficher|volt[1]~18_combout\,
	cout => \afficher|volt[1]~19\);

-- Location: LCCOMB_X58_Y48_N8
\afficher|volt[2]~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|volt[2]~20_combout\ = ((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ $ (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ $ (!\afficher|volt[1]~19\)))) # (GND)
-- \afficher|volt[2]~21\ = CARRY((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\) # (!\afficher|volt[1]~19\))) # 
-- (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\ & (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\ & !\afficher|volt[1]~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~0_combout\,
	datab => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \afficher|volt[1]~19\,
	combout => \afficher|volt[2]~20_combout\,
	cout => \afficher|volt[2]~21\);

-- Location: LCCOMB_X58_Y48_N10
\afficher|volt[3]~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|volt[3]~22_combout\ = (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (\afficher|volt[2]~21\ & VCC)) # 
-- (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (!\afficher|volt[2]~21\)))) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & 
-- ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & (!\afficher|volt[2]~21\)) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & ((\afficher|volt[2]~21\) # (GND)))))
-- \afficher|volt[3]~23\ = CARRY((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\ & !\afficher|volt[2]~21\)) # 
-- (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\ & ((!\afficher|volt[2]~21\) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~2_combout\,
	datab => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \afficher|volt[2]~21\,
	combout => \afficher|volt[3]~22_combout\,
	cout => \afficher|volt[3]~23\);

-- Location: LCCOMB_X58_Y48_N12
\afficher|volt[4]~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|volt[4]~24_combout\ = ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ $ (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ $ (!\afficher|volt[3]~23\)))) # (GND)
-- \afficher|volt[4]~25\ = CARRY((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & ((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\) # (!\afficher|volt[3]~23\))) # 
-- (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\ & (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\ & !\afficher|volt[3]~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~18_combout\,
	datab => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~4_combout\,
	datad => VCC,
	cin => \afficher|volt[3]~23\,
	combout => \afficher|volt[4]~24_combout\,
	cout => \afficher|volt[4]~25\);

-- Location: FF_X58_Y48_N13
\afficher|volt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \afficher|volt[4]~24_combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|volt\(4));

-- Location: LCCOMB_X58_Y48_N30
\afficher|Mult0|mult_core|romout[2][14]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[2][14]~7_combout\ = (\coeur|sdataDAC\(10) & (((!\coeur|sdataDAC\(9))) # (!\coeur|sdataDAC\(8)))) # (!\coeur|sdataDAC\(10) & (\coeur|sdataDAC\(8) & (\coeur|sdataDAC\(9) & \coeur|sdataDAC\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(10),
	datab => \coeur|sdataDAC\(8),
	datac => \coeur|sdataDAC\(9),
	datad => \coeur|sdataDAC\(7),
	combout => \afficher|Mult0|mult_core|romout[2][14]~7_combout\);

-- Location: LCCOMB_X54_Y48_N4
\afficher|Mult0|mult_core|romout[2][13]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[2][13]~8_combout\ = (\coeur|sdataDAC\(10) & ((\coeur|sdataDAC\(8) $ (\coeur|sdataDAC\(9))))) # (!\coeur|sdataDAC\(10) & (\coeur|sdataDAC\(9) & ((!\coeur|sdataDAC\(8)) # (!\coeur|sdataDAC\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(10),
	datab => \coeur|sdataDAC\(7),
	datac => \coeur|sdataDAC\(8),
	datad => \coeur|sdataDAC\(9),
	combout => \afficher|Mult0|mult_core|romout[2][13]~8_combout\);

-- Location: LCCOMB_X57_Y48_N2
\afficher|Mult0|mult_core|romout[2][12]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[2][12]~9_combout\ = (\coeur|sdataDAC\(8) & (\coeur|sdataDAC\(10) $ (((!\coeur|sdataDAC\(9)) # (!\coeur|sdataDAC\(7)))))) # (!\coeur|sdataDAC\(8) & ((\coeur|sdataDAC\(10) & ((\coeur|sdataDAC\(7)) # (\coeur|sdataDAC\(9)))) # 
-- (!\coeur|sdataDAC\(10) & (\coeur|sdataDAC\(7) & \coeur|sdataDAC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101011001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(8),
	datab => \coeur|sdataDAC\(10),
	datac => \coeur|sdataDAC\(7),
	datad => \coeur|sdataDAC\(9),
	combout => \afficher|Mult0|mult_core|romout[2][12]~9_combout\);

-- Location: LCCOMB_X57_Y48_N30
\afficher|Mult0|mult_core|romout[2][11]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[2][11]~10_combout\ = (\coeur|sdataDAC\(8) & ((\coeur|sdataDAC\(7) $ (\coeur|sdataDAC\(9))))) # (!\coeur|sdataDAC\(8) & ((\coeur|sdataDAC\(10) & (\coeur|sdataDAC\(7) $ (!\coeur|sdataDAC\(9)))) # (!\coeur|sdataDAC\(10) & 
-- (\coeur|sdataDAC\(7) & !\coeur|sdataDAC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101010110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(8),
	datab => \coeur|sdataDAC\(10),
	datac => \coeur|sdataDAC\(7),
	datad => \coeur|sdataDAC\(9),
	combout => \afficher|Mult0|mult_core|romout[2][11]~10_combout\);

-- Location: LCCOMB_X57_Y48_N26
\afficher|Mult0|mult_core|romout[2][10]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[2][10]~11_combout\ = (\coeur|sdataDAC\(8) & (\coeur|sdataDAC\(7) & (!\coeur|sdataDAC\(10)))) # (!\coeur|sdataDAC\(8) & ((\coeur|sdataDAC\(10)) # ((!\coeur|sdataDAC\(7) & \coeur|sdataDAC\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100101011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(8),
	datab => \coeur|sdataDAC\(7),
	datac => \coeur|sdataDAC\(10),
	datad => \coeur|sdataDAC\(9),
	combout => \afficher|Mult0|mult_core|romout[2][10]~11_combout\);

-- Location: LCCOMB_X57_Y48_N4
\afficher|Mult0|mult_core|romout[2][9]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[2][9]~12_combout\ = \coeur|sdataDAC\(10) $ (((!\coeur|sdataDAC\(7) & ((\coeur|sdataDAC\(8)) # (\coeur|sdataDAC\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100110011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(7),
	datab => \coeur|sdataDAC\(10),
	datac => \coeur|sdataDAC\(8),
	datad => \coeur|sdataDAC\(9),
	combout => \afficher|Mult0|mult_core|romout[2][9]~12_combout\);

-- Location: LCCOMB_X57_Y48_N12
\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ = (\afficher|Mult0|mult_core|romout[2][9]~12_combout\ & (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\)) # (!\afficher|Mult0|mult_core|romout[2][9]~12_combout\ & 
-- ((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (GND)))
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\ = CARRY((!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\) # (!\afficher|Mult0|mult_core|romout[2][9]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Mult0|mult_core|romout[2][9]~12_combout\,
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~5\,
	combout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\);

-- Location: LCCOMB_X57_Y48_N14
\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ = ((\afficher|Mult0|mult_core|romout[2][10]~11_combout\ $ (\coeur|sdataDAC\(11) $ (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))) # (GND)
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ = CARRY((\afficher|Mult0|mult_core|romout[2][10]~11_combout\ & ((\coeur|sdataDAC\(11)) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\))) # 
-- (!\afficher|Mult0|mult_core|romout[2][10]~11_combout\ & (\coeur|sdataDAC\(11) & !\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|romout[2][10]~11_combout\,
	datab => \coeur|sdataDAC\(11),
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~7\,
	combout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\);

-- Location: LCCOMB_X57_Y48_N16
\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ = (\afficher|Mult0|mult_core|romout[2][11]~10_combout\ & ((\coeur|sdataDAC\(11) & (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\ & VCC)) # (!\coeur|sdataDAC\(11) 
-- & (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)))) # (!\afficher|Mult0|mult_core|romout[2][11]~10_combout\ & ((\coeur|sdataDAC\(11) & (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # (!\coeur|sdataDAC\(11) & 
-- ((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (GND)))))
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\ = CARRY((\afficher|Mult0|mult_core|romout[2][11]~10_combout\ & (!\coeur|sdataDAC\(11) & !\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\)) # 
-- (!\afficher|Mult0|mult_core|romout[2][11]~10_combout\ & ((!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\) # (!\coeur|sdataDAC\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|romout[2][11]~10_combout\,
	datab => \coeur|sdataDAC\(11),
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~9\,
	combout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\);

-- Location: LCCOMB_X57_Y48_N18
\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ = ((\afficher|Mult0|mult_core|romout[2][12]~9_combout\ $ (\coeur|sdataDAC\(11) $ (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))) # (GND)
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\ = CARRY((\afficher|Mult0|mult_core|romout[2][12]~9_combout\ & ((\coeur|sdataDAC\(11)) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\))) # 
-- (!\afficher|Mult0|mult_core|romout[2][12]~9_combout\ & (\coeur|sdataDAC\(11) & !\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|romout[2][12]~9_combout\,
	datab => \coeur|sdataDAC\(11),
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~11\,
	combout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\);

-- Location: LCCOMB_X57_Y48_N20
\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ = (\afficher|Mult0|mult_core|romout[2][13]~8_combout\ & (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\)) # (!\afficher|Mult0|mult_core|romout[2][13]~8_combout\ 
-- & ((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (GND)))
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ = CARRY((!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\) # (!\afficher|Mult0|mult_core|romout[2][13]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Mult0|mult_core|romout[2][13]~8_combout\,
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~13\,
	combout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\);

-- Location: LCCOMB_X57_Y48_N22
\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ = (\afficher|Mult0|mult_core|romout[2][14]~7_combout\ & (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ $ (GND))) # 
-- (!\afficher|Mult0|mult_core|romout[2][14]~7_combout\ & (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\ & VCC))
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ = CARRY((\afficher|Mult0|mult_core|romout[2][14]~7_combout\ & !\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|romout[2][14]~7_combout\,
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~15\,
	combout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\);

-- Location: LCCOMB_X57_Y49_N28
\afficher|Mult0|mult_core|_~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|_~0_combout\ = (\coeur|sdataDAC\(5) & (\coeur|sdataDAC\(6) & (!\coeur|sdataDAC\(3) & \coeur|sdataDAC\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(5),
	datab => \coeur|sdataDAC\(6),
	datac => \coeur|sdataDAC\(3),
	datad => \coeur|sdataDAC\(4),
	combout => \afficher|Mult0|mult_core|_~0_combout\);

-- Location: LCCOMB_X58_Y49_N18
\afficher|Mult0|mult_core|_~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|_~1_combout\ = (\coeur|sdataDAC\(4) & (\coeur|sdataDAC\(3) & (\coeur|sdataDAC\(5) & \coeur|sdataDAC\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(4),
	datab => \coeur|sdataDAC\(3),
	datac => \coeur|sdataDAC\(5),
	datad => \coeur|sdataDAC\(6),
	combout => \afficher|Mult0|mult_core|_~1_combout\);

-- Location: LCCOMB_X58_Y49_N2
\afficher|Mult0|mult_core|romout[1][14]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[1][14]~15_combout\ = (\coeur|sdataDAC\(6) & (((!\coeur|sdataDAC\(4))) # (!\coeur|sdataDAC\(5)))) # (!\coeur|sdataDAC\(6) & (\coeur|sdataDAC\(5) & (\coeur|sdataDAC\(4) & \coeur|sdataDAC\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(6),
	datab => \coeur|sdataDAC\(5),
	datac => \coeur|sdataDAC\(4),
	datad => \coeur|sdataDAC\(3),
	combout => \afficher|Mult0|mult_core|romout[1][14]~15_combout\);

-- Location: LCCOMB_X58_Y49_N26
\afficher|Mult0|mult_core|romout[1][13]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[1][13]~16_combout\ = (\coeur|sdataDAC\(6) & ((\coeur|sdataDAC\(4) $ (\coeur|sdataDAC\(5))))) # (!\coeur|sdataDAC\(6) & (\coeur|sdataDAC\(5) & ((!\coeur|sdataDAC\(4)) # (!\coeur|sdataDAC\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(6),
	datab => \coeur|sdataDAC\(3),
	datac => \coeur|sdataDAC\(4),
	datad => \coeur|sdataDAC\(5),
	combout => \afficher|Mult0|mult_core|romout[1][13]~16_combout\);

-- Location: LCCOMB_X57_Y49_N20
\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ = (\afficher|Mult0|mult_core|romout[1][13]~16_combout\ & (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ $ (GND))) # 
-- (!\afficher|Mult0|mult_core|romout[1][13]~16_combout\ & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\ & VCC))
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\ = CARRY((\afficher|Mult0|mult_core|romout[1][13]~16_combout\ & !\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|romout[1][13]~16_combout\,
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~19\,
	combout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\);

-- Location: LCCOMB_X57_Y49_N22
\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ = (\afficher|Mult0|mult_core|romout[1][14]~15_combout\ & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\)) # 
-- (!\afficher|Mult0|mult_core|romout[1][14]~15_combout\ & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (GND)))
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ = CARRY((!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\) # (!\afficher|Mult0|mult_core|romout[1][14]~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|romout[1][14]~15_combout\,
	datad => VCC,
	cin => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~21\,
	combout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	cout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\);

-- Location: LCCOMB_X57_Y49_N24
\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ = \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\ $ (((!\afficher|Mult0|mult_core|_~0_combout\ & !\afficher|Mult0|mult_core|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Mult0|mult_core|_~0_combout\,
	datad => \afficher|Mult0|mult_core|_~1_combout\,
	cin => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~23\,
	combout => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\);

-- Location: LCCOMB_X58_Y48_N14
\afficher|volt[5]~26\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|volt[5]~26_combout\ = (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (\afficher|volt[4]~25\ & VCC)) # 
-- (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (!\afficher|volt[4]~25\)))) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & 
-- ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & (!\afficher|volt[4]~25\)) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & ((\afficher|volt[4]~25\) # (GND)))))
-- \afficher|volt[5]~27\ = CARRY((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\ & !\afficher|volt[4]~25\)) # 
-- (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\ & ((!\afficher|volt[4]~25\) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~6_combout\,
	datab => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~20_combout\,
	datad => VCC,
	cin => \afficher|volt[4]~25\,
	combout => \afficher|volt[5]~26_combout\,
	cout => \afficher|volt[5]~27\);

-- Location: LCCOMB_X58_Y48_N16
\afficher|volt[6]~28\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|volt[6]~28_combout\ = ((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ $ (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ $ (!\afficher|volt[5]~27\)))) # (GND)
-- \afficher|volt[6]~29\ = CARRY((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\) # (!\afficher|volt[5]~27\))) # 
-- (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\ & (\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\ & !\afficher|volt[5]~27\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~8_combout\,
	datab => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~22_combout\,
	datad => VCC,
	cin => \afficher|volt[5]~27\,
	combout => \afficher|volt[6]~28_combout\,
	cout => \afficher|volt[6]~29\);

-- Location: LCCOMB_X58_Y48_N18
\afficher|volt[7]~30\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|volt[7]~30_combout\ = (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (\afficher|volt[6]~29\ & VCC)) # 
-- (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\afficher|volt[6]~29\)))) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & 
-- ((\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & (!\afficher|volt[6]~29\)) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & ((\afficher|volt[6]~29\) # (GND)))))
-- \afficher|volt[7]~31\ = CARRY((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\ & !\afficher|volt[6]~29\)) # 
-- (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\ & ((!\afficher|volt[6]~29\) # (!\afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~10_combout\,
	datab => \afficher|Mult0|mult_core|padder|adder[0]|auto_generated|op_1~24_combout\,
	datad => VCC,
	cin => \afficher|volt[6]~29\,
	combout => \afficher|volt[7]~30_combout\,
	cout => \afficher|volt[7]~31\);

-- Location: LCCOMB_X58_Y48_N20
\afficher|volt[8]~32\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|volt[8]~32_combout\ = (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (\afficher|volt[7]~31\ $ (GND))) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & (!\afficher|volt[7]~31\ & VCC))
-- \afficher|volt[8]~33\ = CARRY((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\ & !\afficher|volt[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~12_combout\,
	datad => VCC,
	cin => \afficher|volt[7]~31\,
	combout => \afficher|volt[8]~32_combout\,
	cout => \afficher|volt[8]~33\);

-- Location: LCCOMB_X58_Y48_N22
\afficher|volt[9]~34\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|volt[9]~34_combout\ = (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & (!\afficher|volt[8]~33\)) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\ & ((\afficher|volt[8]~33\) # (GND)))
-- \afficher|volt[9]~35\ = CARRY((!\afficher|volt[8]~33\) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~14_combout\,
	datad => VCC,
	cin => \afficher|volt[8]~33\,
	combout => \afficher|volt[9]~34_combout\,
	cout => \afficher|volt[9]~35\);

-- Location: LCCOMB_X58_Y48_N24
\afficher|volt[10]~36\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|volt[10]~36_combout\ = (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (\afficher|volt[9]~35\ $ (GND))) # (!\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & (!\afficher|volt[9]~35\ & VCC))
-- \afficher|volt[10]~37\ = CARRY((\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\ & !\afficher|volt[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~16_combout\,
	datad => VCC,
	cin => \afficher|volt[9]~35\,
	combout => \afficher|volt[10]~36_combout\,
	cout => \afficher|volt[10]~37\);

-- Location: FF_X58_Y48_N25
\afficher|volt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \afficher|volt[10]~36_combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|volt\(10));

-- Location: LCCOMB_X57_Y48_N28
\afficher|Mult0|mult_core|romout[2][15]\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|romout[2][15]~combout\ = (\coeur|sdataDAC\(8) & (\coeur|sdataDAC\(10) & \coeur|sdataDAC\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \coeur|sdataDAC\(8),
	datab => \coeur|sdataDAC\(10),
	datad => \coeur|sdataDAC\(9),
	combout => \afficher|Mult0|mult_core|romout[2][15]~combout\);

-- Location: LCCOMB_X57_Y48_N24
\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\ = \coeur|sdataDAC\(11) $ (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\ $ (\afficher|Mult0|mult_core|romout[2][15]~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \coeur|sdataDAC\(11),
	datad => \afficher|Mult0|mult_core|romout[2][15]~combout\,
	cin => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~17\,
	combout => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\);

-- Location: LCCOMB_X58_Y48_N26
\afficher|volt[11]~38\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|volt[11]~38_combout\ = \afficher|volt[10]~37\ $ (\afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \afficher|Mult0|mult_core|padder|adder[1]|auto_generated|op_1~18_combout\,
	cin => \afficher|volt[10]~37\,
	combout => \afficher|volt[11]~38_combout\);

-- Location: FF_X58_Y48_N27
\afficher|volt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \afficher|volt[11]~38_combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|volt\(11));

-- Location: FF_X58_Y48_N23
\afficher|volt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \afficher|volt[9]~34_combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|volt\(9));

-- Location: LCCOMB_X60_Y49_N14
\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ = CARRY(\afficher|volt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(9),
	datad => VCC,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\);

-- Location: LCCOMB_X60_Y49_N16
\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ = (\afficher|volt\(10) & (\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\ & VCC)) # (!\afficher|volt\(10) & 
-- (!\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ = CARRY((!\afficher|volt\(10) & !\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(10),
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[1]~1\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\);

-- Location: LCCOMB_X60_Y49_N18
\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ = (\afficher|volt\(11) & (\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ $ (GND))) # (!\afficher|volt\(11) & 
-- (!\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\ & VCC))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\ = CARRY((\afficher|volt\(11) & !\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(11),
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~3\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\);

-- Location: LCCOMB_X60_Y49_N20
\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ = !\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~5\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\);

-- Location: LCCOMB_X60_Y49_N26
\afficher|Div6|auto_generated|divider|divider|StageOut[17]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[17]~78_combout\ = (\afficher|volt\(10) & \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(10),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[17]~78_combout\);

-- Location: LCCOMB_X60_Y49_N28
\afficher|Div6|auto_generated|divider|divider|StageOut[17]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[17]~79_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[17]~79_combout\);

-- Location: LCCOMB_X60_Y49_N12
\afficher|Div6|auto_generated|divider|divider|StageOut[16]~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[16]~81_combout\ = (!\afficher|volt\(9) & !\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(9),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[16]~81_combout\);

-- Location: LCCOMB_X60_Y49_N0
\afficher|Div6|auto_generated|divider|divider|StageOut[16]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[16]~80_combout\ = (\afficher|volt\(9) & \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(9),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[16]~80_combout\);

-- Location: FF_X58_Y48_N21
\afficher|volt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \afficher|volt[8]~32_combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|volt\(8));

-- Location: LCCOMB_X61_Y49_N2
\afficher|Div6|auto_generated|divider|divider|StageOut[15]~83\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout\ = (\afficher|volt\(8) & !\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(8),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout\);

-- Location: LCCOMB_X61_Y49_N18
\afficher|Div6|auto_generated|divider|divider|StageOut[15]~82\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout\ = (\afficher|volt\(8) & \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(8),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout\);

-- Location: LCCOMB_X60_Y49_N2
\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\ = (((\afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout\) # (\afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout\)))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout\) # (\afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout\,
	datad => VCC,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\);

-- Location: LCCOMB_X60_Y49_N4
\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (((\afficher|Div6|auto_generated|divider|divider|StageOut[16]~81_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[16]~80_combout\)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[16]~81_combout\ & 
-- (!\afficher|Div6|auto_generated|divider|divider|StageOut[16]~80_combout\)))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[16]~81_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[16]~80_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[16]~81_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[16]~80_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~1\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\);

-- Location: LCCOMB_X60_Y49_N6
\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & (((\afficher|Div6|auto_generated|divider|divider|StageOut[17]~78_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[17]~79_combout\)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((((\afficher|Div6|auto_generated|divider|divider|StageOut[17]~78_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[17]~79_combout\)))))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\ & ((\afficher|Div6|auto_generated|divider|divider|StageOut[17]~78_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[17]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[17]~78_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[17]~79_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~3\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\);

-- Location: LCCOMB_X60_Y49_N22
\afficher|Div6|auto_generated|divider|divider|StageOut[18]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[18]~76_combout\ = (\afficher|volt\(11) & \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(11),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[18]~76_combout\);

-- Location: LCCOMB_X60_Y49_N24
\afficher|Div6|auto_generated|divider|divider|StageOut[18]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[18]~77_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[18]~77_combout\);

-- Location: LCCOMB_X60_Y49_N8
\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[18]~76_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[18]~77_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[18]~76_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[18]~77_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~5\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\);

-- Location: LCCOMB_X60_Y49_N10
\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ = \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\);

-- Location: LCCOMB_X61_Y49_N12
\afficher|Div6|auto_generated|divider|divider|StageOut[23]~84\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[23]~84_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[23]~84_combout\);

-- Location: LCCOMB_X60_Y49_N30
\afficher|Div6|auto_generated|divider|divider|StageOut[23]~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[23]~131_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & 
-- ((\afficher|volt\(10)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\ & (\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout\,
	datac => \afficher|volt\(10),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[23]~131_combout\);

-- Location: LCCOMB_X61_Y49_N30
\afficher|Div6|auto_generated|divider|divider|StageOut[22]~85\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[22]~85_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[22]~85_combout\);

-- Location: LCCOMB_X61_Y49_N0
\afficher|Div6|auto_generated|divider|divider|StageOut[22]~132\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (\afficher|volt\(9) $ 
-- (!\afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \afficher|volt\(9),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout\);

-- Location: LCCOMB_X61_Y49_N10
\afficher|Div6|auto_generated|divider|divider|StageOut[21]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[21]~86_combout\ = (\afficher|volt\(8) & \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(8),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[21]~86_combout\);

-- Location: LCCOMB_X61_Y49_N4
\afficher|Div6|auto_generated|divider|divider|StageOut[21]~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[21]~87_combout\ = (!\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[15]~82_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|StageOut[15]~83_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[21]~87_combout\);

-- Location: FF_X58_Y48_N19
\afficher|volt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \afficher|volt[7]~30_combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|volt\(7));

-- Location: LCCOMB_X61_Y49_N16
\afficher|Div6|auto_generated|divider|divider|StageOut[20]~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout\ = (\afficher|volt\(7) & !\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(7),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout\);

-- Location: LCCOMB_X61_Y49_N14
\afficher|Div6|auto_generated|divider|divider|StageOut[20]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout\ = (\afficher|volt\(7) & \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(7),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout\);

-- Location: LCCOMB_X61_Y49_N20
\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\ = (((\afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout\) # (\afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout\)))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout\) # (\afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout\,
	datad => VCC,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\);

-- Location: LCCOMB_X61_Y49_N22
\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (((\afficher|Div6|auto_generated|divider|divider|StageOut[21]~86_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[21]~87_combout\)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[21]~86_combout\ & 
-- (!\afficher|Div6|auto_generated|divider|divider|StageOut[21]~87_combout\)))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[21]~86_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[21]~87_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[21]~86_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[21]~87_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~1\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\);

-- Location: LCCOMB_X61_Y49_N24
\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & (((\afficher|Div6|auto_generated|divider|divider|StageOut[22]~85_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout\)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((((\afficher|Div6|auto_generated|divider|divider|StageOut[22]~85_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout\)))))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\ & ((\afficher|Div6|auto_generated|divider|divider|StageOut[22]~85_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[22]~85_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~3\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\);

-- Location: LCCOMB_X61_Y49_N26
\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[23]~84_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[23]~131_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[23]~84_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[23]~131_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~5\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\);

-- Location: LCCOMB_X61_Y49_N28
\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ = \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\);

-- Location: LCCOMB_X62_Y49_N6
\afficher|Div6|auto_generated|divider|divider|StageOut[28]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[28]~90_combout\ = (!\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[28]~90_combout\);

-- Location: LCCOMB_X61_Y49_N6
\afficher|Div6|auto_generated|divider|divider|StageOut[28]~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[28]~125_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout\) # 
-- ((!\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[22]~132_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[28]~125_combout\);

-- Location: LCCOMB_X61_Y49_N8
\afficher|Div6|auto_generated|divider|divider|StageOut[27]~133\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & 
-- (\afficher|volt\(8))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(8),
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout\);

-- Location: LCCOMB_X62_Y49_N28
\afficher|Div6|auto_generated|divider|divider|StageOut[27]~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[27]~91_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[27]~91_combout\);

-- Location: LCCOMB_X62_Y49_N12
\afficher|Div6|auto_generated|divider|divider|StageOut[26]~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[26]~93_combout\ = (!\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|StageOut[20]~89_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|StageOut[20]~88_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[26]~93_combout\);

-- Location: LCCOMB_X62_Y49_N4
\afficher|Div6|auto_generated|divider|divider|StageOut[26]~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[26]~92_combout\ = (\afficher|volt\(7) & \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(7),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[26]~92_combout\);

-- Location: FF_X58_Y48_N17
\afficher|volt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \afficher|volt[6]~28_combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|volt\(6));

-- Location: LCCOMB_X62_Y49_N10
\afficher|Div6|auto_generated|divider|divider|StageOut[25]~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout\ = (\afficher|volt\(6) & \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(6),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout\);

-- Location: LCCOMB_X62_Y49_N2
\afficher|Div6|auto_generated|divider|divider|StageOut[25]~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout\ = (\afficher|volt\(6) & !\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(6),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout\);

-- Location: LCCOMB_X62_Y49_N16
\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\ = (((\afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout\) # (\afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout\)))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout\) # (\afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout\,
	datad => VCC,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\);

-- Location: LCCOMB_X62_Y49_N18
\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (((\afficher|Div6|auto_generated|divider|divider|StageOut[26]~93_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[26]~92_combout\)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[26]~93_combout\ & 
-- (!\afficher|Div6|auto_generated|divider|divider|StageOut[26]~92_combout\)))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[26]~93_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[26]~92_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[26]~93_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[26]~92_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~1\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\);

-- Location: LCCOMB_X62_Y49_N20
\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & (((\afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[27]~91_combout\)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((((\afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[27]~91_combout\)))))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\ & ((\afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[27]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[27]~91_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~3\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\);

-- Location: LCCOMB_X62_Y49_N22
\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[28]~90_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[28]~125_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[28]~90_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[28]~125_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~5\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\);

-- Location: LCCOMB_X62_Y49_N24
\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ = \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\);

-- Location: LCCOMB_X62_Y49_N26
\afficher|Div6|auto_generated|divider|divider|StageOut[32]~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & 
-- ((\afficher|volt\(7)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & (\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout\,
	datac => \afficher|volt\(7),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout\);

-- Location: LCCOMB_X62_Y48_N20
\afficher|Div6|auto_generated|divider|divider|StageOut[32]~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[32]~97_combout\ = (!\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[32]~97_combout\);

-- Location: LCCOMB_X62_Y49_N14
\afficher|Div6|auto_generated|divider|divider|StageOut[31]~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[31]~99_combout\ = (!\afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[25]~94_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[25]~95_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[31]~99_combout\);

-- Location: LCCOMB_X62_Y48_N28
\afficher|Div6|auto_generated|divider|divider|StageOut[31]~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[31]~98_combout\ = (\afficher|volt\(6) & \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(6),
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[31]~98_combout\);

-- Location: FF_X58_Y48_N15
\afficher|volt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \afficher|volt[5]~26_combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|volt\(5));

-- Location: LCCOMB_X62_Y48_N26
\afficher|Div6|auto_generated|divider|divider|StageOut[30]~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout\ = (\afficher|volt\(5) & \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(5),
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout\);

-- Location: LCCOMB_X62_Y48_N24
\afficher|Div6|auto_generated|divider|divider|StageOut[30]~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout\ = (\afficher|volt\(5) & !\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(5),
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout\);

-- Location: LCCOMB_X62_Y48_N10
\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\ = (((\afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout\) # (\afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout\)))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout\) # (\afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout\,
	datad => VCC,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1\);

-- Location: LCCOMB_X62_Y48_N12
\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (((\afficher|Div6|auto_generated|divider|divider|StageOut[31]~99_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[31]~98_combout\)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[31]~99_combout\ & 
-- (!\afficher|Div6|auto_generated|divider|divider|StageOut[31]~98_combout\)))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[31]~99_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[31]~98_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[31]~99_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[31]~98_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~1\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3\);

-- Location: LCCOMB_X62_Y48_N14
\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & (((\afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[32]~97_combout\)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((((\afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[32]~97_combout\)))))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3\ & ((\afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[32]~97_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[32]~97_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~3\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5\);

-- Location: LCCOMB_X62_Y49_N30
\afficher|Div6|auto_generated|divider|divider|StageOut[33]~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[33]~96_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[33]~96_combout\);

-- Location: LCCOMB_X62_Y49_N8
\afficher|Div6|auto_generated|divider|divider|StageOut[33]~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[33]~126_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout\) # 
-- ((!\afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\ & \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[27]~133_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[33]~126_combout\);

-- Location: LCCOMB_X62_Y48_N16
\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[33]~96_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[33]~126_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[33]~96_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[33]~126_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~5\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\);

-- Location: LCCOMB_X62_Y48_N18
\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ = \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\);

-- Location: LCCOMB_X63_Y48_N30
\afficher|Div6|auto_generated|divider|divider|StageOut[38]~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[38]~102_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[38]~102_combout\);

-- Location: LCCOMB_X62_Y48_N22
\afficher|Div6|auto_generated|divider|divider|StageOut[38]~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[38]~127_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout\) # 
-- ((!\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[32]~134_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[38]~127_combout\);

-- Location: LCCOMB_X63_Y48_N12
\afficher|Div6|auto_generated|divider|divider|StageOut[37]~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[37]~103_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[37]~103_combout\);

-- Location: LCCOMB_X62_Y48_N4
\afficher|Div6|auto_generated|divider|divider|StageOut[37]~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & 
-- (\afficher|volt\(6))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(6),
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout\);

-- Location: LCCOMB_X63_Y48_N10
\afficher|Div6|auto_generated|divider|divider|StageOut[36]~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[36]~104_combout\ = (\afficher|volt\(5) & \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(5),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[36]~104_combout\);

-- Location: LCCOMB_X62_Y48_N6
\afficher|Div6|auto_generated|divider|divider|StageOut[36]~105\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[36]~105_combout\ = (!\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|StageOut[30]~100_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|StageOut[30]~101_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[36]~105_combout\);

-- Location: LCCOMB_X63_Y48_N26
\afficher|Div6|auto_generated|divider|divider|StageOut[35]~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout\ = (\afficher|volt\(4) & !\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(4),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout\);

-- Location: LCCOMB_X63_Y48_N4
\afficher|Div6|auto_generated|divider|divider|StageOut[35]~106\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout\ = (\afficher|volt\(4) & \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(4),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout\);

-- Location: LCCOMB_X63_Y48_N16
\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\ = (((\afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout\) # (\afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout\)))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout\) # (\afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout\,
	datad => VCC,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~1\);

-- Location: LCCOMB_X63_Y48_N18
\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (((\afficher|Div6|auto_generated|divider|divider|StageOut[36]~104_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[36]~105_combout\)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~1\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[36]~104_combout\ & 
-- (!\afficher|Div6|auto_generated|divider|divider|StageOut[36]~105_combout\)))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[36]~104_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[36]~105_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[36]~104_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[36]~105_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~1\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~3\);

-- Location: LCCOMB_X63_Y48_N20
\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & (((\afficher|Div6|auto_generated|divider|divider|StageOut[37]~103_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout\)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((((\afficher|Div6|auto_generated|divider|divider|StageOut[37]~103_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout\)))))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~5\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~3\ & ((\afficher|Div6|auto_generated|divider|divider|StageOut[37]~103_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[37]~103_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~3\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~5\);

-- Location: LCCOMB_X63_Y48_N22
\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[38]~102_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[38]~127_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[38]~102_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[38]~127_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~5\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\);

-- Location: LCCOMB_X63_Y48_N24
\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ = \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[4]~7_cout\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\);

-- Location: LCCOMB_X64_Y48_N22
\afficher|Div6|auto_generated|divider|divider|StageOut[41]~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[41]~110_combout\ = (\afficher|volt\(4) & \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(4),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[41]~110_combout\);

-- Location: LCCOMB_X63_Y48_N28
\afficher|Div6|auto_generated|divider|divider|StageOut[41]~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[41]~111_combout\ = (!\afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[35]~107_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|StageOut[35]~106_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[41]~111_combout\);

-- Location: FF_X58_Y48_N11
\afficher|volt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \afficher|volt[3]~22_combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|volt\(3));

-- Location: LCCOMB_X64_Y48_N30
\afficher|Div6|auto_generated|divider|divider|StageOut[40]~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout\ = (\afficher|volt\(3) & !\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(3),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout\);

-- Location: LCCOMB_X64_Y48_N8
\afficher|Div6|auto_generated|divider|divider|StageOut[40]~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout\ = (\afficher|volt\(3) & \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(3),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout\);

-- Location: LCCOMB_X64_Y48_N12
\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\ = (((\afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout\) # (\afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout\)))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout\) # (\afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout\,
	datad => VCC,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~1\);

-- Location: LCCOMB_X64_Y48_N14
\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (((\afficher|Div6|auto_generated|divider|divider|StageOut[41]~110_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[41]~111_combout\)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~1\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[41]~110_combout\ & 
-- (!\afficher|Div6|auto_generated|divider|divider|StageOut[41]~111_combout\)))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[41]~110_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[41]~111_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[41]~110_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[41]~111_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~1\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~3\);

-- Location: LCCOMB_X63_Y48_N8
\afficher|Div6|auto_generated|divider|divider|StageOut[43]~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[43]~128_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout\) # 
-- ((\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|StageOut[37]~135_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[43]~128_combout\);

-- Location: LCCOMB_X63_Y48_N6
\afficher|Div6|auto_generated|divider|divider|StageOut[43]~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[43]~108_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[43]~108_combout\);

-- Location: LCCOMB_X63_Y48_N14
\afficher|Div6|auto_generated|divider|divider|StageOut[42]~136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & 
-- ((\afficher|volt\(5)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\ & (\afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout\,
	datac => \afficher|volt\(5),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout\);

-- Location: LCCOMB_X64_Y48_N24
\afficher|Div6|auto_generated|divider|divider|StageOut[42]~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[42]~109_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[42]~109_combout\);

-- Location: LCCOMB_X64_Y48_N16
\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & (((\afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[42]~109_combout\)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((((\afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[42]~109_combout\)))))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~5\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~3\ & ((\afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[42]~109_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[42]~109_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~3\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~5\);

-- Location: LCCOMB_X64_Y48_N18
\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[43]~128_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[43]~108_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[43]~128_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[43]~108_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~5\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\);

-- Location: LCCOMB_X64_Y48_N20
\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ = \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[4]~7_cout\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\);

-- Location: LCCOMB_X64_Y48_N10
\afficher|Div6|auto_generated|divider|divider|StageOut[47]~115\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[47]~115_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[47]~115_combout\);

-- Location: LCCOMB_X64_Y48_N4
\afficher|Div6|auto_generated|divider|divider|StageOut[47]~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & 
-- (\afficher|volt\(4))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(4),
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout\);

-- Location: LCCOMB_X64_Y48_N26
\afficher|Div6|auto_generated|divider|divider|StageOut[46]~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[46]~117_combout\ = (!\afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[40]~113_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|StageOut[40]~112_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[46]~117_combout\);

-- Location: LCCOMB_X64_Y48_N6
\afficher|Div6|auto_generated|divider|divider|StageOut[46]~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[46]~116_combout\ = (\afficher|volt\(3) & \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(3),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[46]~116_combout\);

-- Location: FF_X58_Y48_N9
\afficher|volt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \afficher|volt[2]~20_combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|volt\(2));

-- Location: LCCOMB_X66_Y48_N4
\afficher|Div6|auto_generated|divider|divider|StageOut[45]~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[45]~119_combout\ = (!\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & \afficher|volt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datad => \afficher|volt\(2),
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[45]~119_combout\);

-- Location: LCCOMB_X65_Y48_N30
\afficher|Div6|auto_generated|divider|divider|StageOut[45]~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[45]~118_combout\ = (\afficher|volt\(2) & \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(2),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[45]~118_combout\);

-- Location: LCCOMB_X65_Y48_N0
\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[45]~119_combout\) # (\afficher|Div6|auto_generated|divider|divider|StageOut[45]~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[45]~119_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[45]~118_combout\,
	datad => VCC,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~1\);

-- Location: LCCOMB_X65_Y48_N2
\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (((\afficher|Div6|auto_generated|divider|divider|StageOut[46]~117_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[46]~116_combout\)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~1\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[46]~117_combout\ & 
-- (!\afficher|Div6|auto_generated|divider|divider|StageOut[46]~116_combout\)))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[46]~117_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[46]~116_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[46]~117_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[46]~116_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[1]~1\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~3\);

-- Location: LCCOMB_X65_Y48_N4
\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & (((\afficher|Div6|auto_generated|divider|divider|StageOut[47]~115_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout\)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((((\afficher|Div6|auto_generated|divider|divider|StageOut[47]~115_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout\)))))
-- \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~5\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~3\ & ((\afficher|Div6|auto_generated|divider|divider|StageOut[47]~115_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[47]~115_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~3\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~5\);

-- Location: LCCOMB_X64_Y48_N0
\afficher|Div6|auto_generated|divider|divider|StageOut[48]~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[48]~129_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout\) # 
-- ((\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[42]~136_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[48]~129_combout\);

-- Location: LCCOMB_X65_Y48_N14
\afficher|Div6|auto_generated|divider|divider|StageOut[48]~114\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[48]~114_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[3]~4_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[48]~114_combout\);

-- Location: LCCOMB_X65_Y48_N6
\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[48]~129_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[48]~114_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[48]~129_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[48]~114_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~5\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\);

-- Location: LCCOMB_X65_Y48_N8
\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ = \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[4]~7_cout\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\);

-- Location: LCCOMB_X65_Y48_N12
\afficher|Div6|auto_generated|divider|divider|StageOut[53]~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[53]~120_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[3]~4_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[53]~120_combout\);

-- Location: LCCOMB_X64_Y48_N28
\afficher|Div6|auto_generated|divider|divider|StageOut[53]~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[53]~130_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout\) # 
-- ((\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[47]~137_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[2]~2_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[53]~130_combout\);

-- Location: LCCOMB_X64_Y48_N2
\afficher|Div6|auto_generated|divider|divider|StageOut[52]~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[52]~138_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- (\afficher|volt\(3))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(3),
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[1]~0_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[52]~138_combout\);

-- Location: LCCOMB_X65_Y48_N16
\afficher|Div6|auto_generated|divider|divider|StageOut[52]~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[52]~121_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\ & !\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[2]~2_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[52]~121_combout\);

-- Location: LCCOMB_X65_Y48_N10
\afficher|Div6|auto_generated|divider|divider|StageOut[51]~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[51]~122_combout\ = (!\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[45]~118_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|StageOut[45]~119_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[45]~118_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|StageOut[45]~119_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[51]~122_combout\);

-- Location: LCCOMB_X65_Y48_N18
\afficher|Add5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Add5~0_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & \afficher|volt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \afficher|volt\(2),
	combout => \afficher|Add5~0_combout\);

-- Location: FF_X58_Y48_N7
\afficher|volt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \afficher|volt[1]~18_combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|volt\(1));

-- Location: LCCOMB_X66_Y48_N2
\afficher|Div6|auto_generated|divider|divider|StageOut[50]~123\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[50]~123_combout\ = (\afficher|volt\(1) & \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(1),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[50]~123_combout\);

-- Location: LCCOMB_X66_Y48_N10
\afficher|Div6|auto_generated|divider|divider|StageOut[50]~124\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|StageOut[50]~124_combout\ = (\afficher|volt\(1) & !\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(1),
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \afficher|Div6|auto_generated|divider|divider|StageOut[50]~124_combout\);

-- Location: LCCOMB_X65_Y48_N20
\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\ = CARRY((\afficher|Div6|auto_generated|divider|divider|StageOut[50]~123_combout\) # (\afficher|Div6|auto_generated|divider|divider|StageOut[50]~124_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[50]~123_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[50]~124_combout\,
	datad => VCC,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\);

-- Location: LCCOMB_X65_Y48_N22
\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[51]~122_combout\ & (!\afficher|Add5~0_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[51]~122_combout\,
	datab => \afficher|Add5~0_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[1]~1_cout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\);

-- Location: LCCOMB_X65_Y48_N24
\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\ & ((\afficher|Div6|auto_generated|divider|divider|StageOut[52]~138_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|StageOut[52]~121_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[52]~138_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[52]~121_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[2]~3_cout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\);

-- Location: LCCOMB_X65_Y48_N26
\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\ = CARRY((!\afficher|Div6|auto_generated|divider|divider|StageOut[53]~120_combout\ & (!\afficher|Div6|auto_generated|divider|divider|StageOut[53]~130_combout\ & 
-- !\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div6|auto_generated|divider|divider|StageOut[53]~120_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|StageOut[53]~130_combout\,
	datad => VCC,
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[3]~5_cout\,
	cout => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\);

-- Location: LCCOMB_X65_Y48_N28
\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ = \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[4]~7_cout\,
	combout => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\);

-- Location: LCCOMB_X66_Y50_N26
\afficher|Add5~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Add5~1_combout\ = \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ (\afficher|volt\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \afficher|volt\(1),
	combout => \afficher|Add5~1_combout\);

-- Location: LCCOMB_X66_Y50_N4
\afficher|Add5~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Add5~2_combout\ = \afficher|volt\(2) $ (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ $ (((\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\) # (\afficher|volt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(2),
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \afficher|volt\(1),
	combout => \afficher|Add5~2_combout\);

-- Location: FF_X58_Y48_N5
\afficher|volt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \afficher|volt[0]~16_combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|volt\(0));

-- Location: LCCOMB_X66_Y50_N12
\afficher|Add5~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Add5~3_combout\ = (\afficher|volt\(2) & ((\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\) # ((\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\) # (\afficher|volt\(1))))) # 
-- (!\afficher|volt\(2) & (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\ & ((\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\) # (\afficher|volt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(2),
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datad => \afficher|volt\(1),
	combout => \afficher|Add5~3_combout\);

-- Location: LCCOMB_X66_Y50_N18
\afficher|Add5~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Add5~4_combout\ = \afficher|volt\(3) $ (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ (\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ (\afficher|Add5~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(3),
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	datac => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datad => \afficher|Add5~3_combout\,
	combout => \afficher|Add5~4_combout\);

-- Location: LCCOMB_X66_Y50_N8
\afficher|Affichemillieme|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichemillieme|Mux6~0_combout\ = (\afficher|Add5~1_combout\ & (\afficher|Add5~2_combout\ $ (((\afficher|volt\(0) & \afficher|Add5~4_combout\))))) # (!\afficher|Add5~1_combout\ & (((!\afficher|Add5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add5~1_combout\,
	datab => \afficher|Add5~2_combout\,
	datac => \afficher|volt\(0),
	datad => \afficher|Add5~4_combout\,
	combout => \afficher|Affichemillieme|Mux6~0_combout\);

-- Location: LCCOMB_X66_Y50_N20
\afficher|Affichemillieme|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichemillieme|Mux5~0_combout\ = (\afficher|Add5~2_combout\ & ((\afficher|Add5~1_combout\ $ (!\afficher|volt\(0))) # (!\afficher|Add5~4_combout\))) # (!\afficher|Add5~2_combout\ & (!\afficher|Add5~1_combout\ & ((!\afficher|Add5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add5~1_combout\,
	datab => \afficher|Add5~2_combout\,
	datac => \afficher|volt\(0),
	datad => \afficher|Add5~4_combout\,
	combout => \afficher|Affichemillieme|Mux5~0_combout\);

-- Location: LCCOMB_X66_Y50_N24
\afficher|Affichemillieme|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichemillieme|Mux4~0_combout\ = (\afficher|Add5~2_combout\ & (((!\afficher|Add5~4_combout\)))) # (!\afficher|Add5~2_combout\ & (!\afficher|Add5~1_combout\ & ((!\afficher|Add5~4_combout\) # (!\afficher|volt\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add5~1_combout\,
	datab => \afficher|Add5~2_combout\,
	datac => \afficher|volt\(0),
	datad => \afficher|Add5~4_combout\,
	combout => \afficher|Affichemillieme|Mux4~0_combout\);

-- Location: LCCOMB_X66_Y50_N0
\afficher|Affichemillieme|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichemillieme|Mux3~0_combout\ = (\afficher|Add5~2_combout\ & ((\afficher|Add5~1_combout\ $ (\afficher|volt\(0))) # (!\afficher|Add5~4_combout\))) # (!\afficher|Add5~2_combout\ & ((\afficher|Add5~1_combout\ & (\afficher|volt\(0))) # 
-- (!\afficher|Add5~1_combout\ & ((!\afficher|Add5~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add5~1_combout\,
	datab => \afficher|Add5~2_combout\,
	datac => \afficher|volt\(0),
	datad => \afficher|Add5~4_combout\,
	combout => \afficher|Affichemillieme|Mux3~0_combout\);

-- Location: LCCOMB_X66_Y50_N22
\afficher|Affichemillieme|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichemillieme|Mux2~0_combout\ = (\afficher|volt\(0)) # ((\afficher|Add5~1_combout\ & (\afficher|Add5~2_combout\)) # (!\afficher|Add5~1_combout\ & ((!\afficher|Add5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add5~1_combout\,
	datab => \afficher|Add5~2_combout\,
	datac => \afficher|volt\(0),
	datad => \afficher|Add5~4_combout\,
	combout => \afficher|Affichemillieme|Mux2~0_combout\);

-- Location: LCCOMB_X66_Y50_N10
\afficher|Affichemillieme|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichemillieme|Mux1~0_combout\ = (\afficher|Add5~2_combout\ & (((!\afficher|Add5~1_combout\ & \afficher|volt\(0))) # (!\afficher|Add5~4_combout\))) # (!\afficher|Add5~2_combout\ & (((\afficher|volt\(0) & \afficher|Add5~4_combout\)) # 
-- (!\afficher|Add5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add5~1_combout\,
	datab => \afficher|Add5~2_combout\,
	datac => \afficher|volt\(0),
	datad => \afficher|Add5~4_combout\,
	combout => \afficher|Affichemillieme|Mux1~0_combout\);

-- Location: LCCOMB_X66_Y50_N6
\afficher|Affichemillieme|Mux0~0_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichemillieme|Mux0~0_wirecell_combout\ = (\afficher|Add5~1_combout\ & (\afficher|Add5~2_combout\ $ (((\afficher|Add5~4_combout\))))) # (!\afficher|Add5~1_combout\ & (((\afficher|Add5~2_combout\ & \afficher|volt\(0))) # 
-- (!\afficher|Add5~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110001011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add5~1_combout\,
	datab => \afficher|Add5~2_combout\,
	datac => \afficher|volt\(0),
	datad => \afficher|Add5~4_combout\,
	combout => \afficher|Affichemillieme|Mux0~0_wirecell_combout\);

-- Location: LCCOMB_X61_Y46_N8
\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ = CARRY(\afficher|volt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(7),
	datad => VCC,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~1\);

-- Location: LCCOMB_X61_Y46_N10
\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ = (\afficher|volt\(8) & (\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~1\ & VCC)) # (!\afficher|volt\(8) & 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ = CARRY((!\afficher|volt\(8) & !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(8),
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[2]~1\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~3\);

-- Location: LCCOMB_X61_Y46_N12
\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ = (\afficher|volt\(9) & ((GND) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))) # (!\afficher|volt\(9) & 
-- (\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~3\ $ (GND)))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~5\ = CARRY((\afficher|volt\(9)) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(9),
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~3\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~5\);

-- Location: LCCOMB_X61_Y46_N14
\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\ = (\afficher|volt\(10) & (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~5\)) # (!\afficher|volt\(10) & 
-- ((\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (GND)))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~5\) # (!\afficher|volt\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(10),
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~5\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~7\);

-- Location: LCCOMB_X61_Y46_N16
\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ = (\afficher|volt\(11) & (\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ $ (GND))) # (!\afficher|volt\(11) & 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~7\ & VCC))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~9\ = CARRY((\afficher|volt\(11) & !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(11),
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~7\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~9\);

-- Location: LCCOMB_X61_Y46_N18
\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ = !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~9\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~9\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\);

-- Location: LCCOMB_X61_Y46_N0
\afficher|Div5|auto_generated|divider|divider|StageOut[54]~87\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[54]~87_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\ & !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[54]~87_combout\);

-- Location: LCCOMB_X61_Y46_N6
\afficher|Div5|auto_generated|divider|divider|StageOut[54]~86\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[54]~86_combout\ = (\afficher|volt\(11) & \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(11),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[54]~86_combout\);

-- Location: LCCOMB_X62_Y46_N22
\afficher|Div5|auto_generated|divider|divider|StageOut[53]~89\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[53]~89_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[53]~89_combout\);

-- Location: LCCOMB_X61_Y46_N24
\afficher|Div5|auto_generated|divider|divider|StageOut[53]~88\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[53]~88_combout\ = (\afficher|volt\(10) & \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(10),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[53]~88_combout\);

-- Location: LCCOMB_X62_Y46_N30
\afficher|Div5|auto_generated|divider|divider|StageOut[52]~91\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[52]~91_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\ & !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[52]~91_combout\);

-- Location: LCCOMB_X62_Y46_N24
\afficher|Div5|auto_generated|divider|divider|StageOut[52]~90\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[52]~90_combout\ = (\afficher|volt\(9) & \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(9),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[52]~90_combout\);

-- Location: LCCOMB_X61_Y46_N2
\afficher|Div5|auto_generated|divider|divider|StageOut[51]~93\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[51]~93_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\ & !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[51]~93_combout\);

-- Location: LCCOMB_X61_Y46_N4
\afficher|Div5|auto_generated|divider|divider|StageOut[51]~92\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[51]~92_combout\ = (\afficher|volt\(8) & \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(8),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[51]~92_combout\);

-- Location: LCCOMB_X61_Y46_N26
\afficher|Div5|auto_generated|divider|divider|StageOut[50]~95\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[50]~95_combout\ = (!\afficher|volt\(7) & !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(7),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[50]~95_combout\);

-- Location: LCCOMB_X61_Y46_N22
\afficher|Div5|auto_generated|divider|divider|StageOut[50]~94\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[50]~94_combout\ = (\afficher|volt\(7) & \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(7),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[50]~94_combout\);

-- Location: LCCOMB_X62_Y46_N26
\afficher|Div5|auto_generated|divider|divider|StageOut[49]~97\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout\ = (\afficher|volt\(6) & !\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(6),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout\);

-- Location: LCCOMB_X62_Y46_N20
\afficher|Div5|auto_generated|divider|divider|StageOut[49]~96\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout\ = (\afficher|volt\(6) & \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(6),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout\);

-- Location: LCCOMB_X62_Y46_N6
\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\ = (((\afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout\) # (\afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout\)))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout\) # (\afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout\,
	datad => VCC,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~1\);

-- Location: LCCOMB_X62_Y46_N8
\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (((\afficher|Div5|auto_generated|divider|divider|StageOut[50]~95_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[50]~94_combout\)))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~1\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[50]~95_combout\ & 
-- (!\afficher|Div5|auto_generated|divider|divider|StageOut[50]~94_combout\)))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[50]~95_combout\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[50]~94_combout\ & 
-- !\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[50]~95_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[50]~94_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~1\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~3\);

-- Location: LCCOMB_X62_Y46_N10
\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[51]~93_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[51]~92_combout\))))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~3\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[51]~93_combout\) # 
-- ((\afficher|Div5|auto_generated|divider|divider|StageOut[51]~92_combout\) # (GND))))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5\ = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[51]~93_combout\) # ((\afficher|Div5|auto_generated|divider|divider|StageOut[51]~92_combout\) # 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[51]~93_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[51]~92_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~3\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5\);

-- Location: LCCOMB_X62_Y46_N12
\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\ = (\afficher|Div5|auto_generated|divider|divider|StageOut[52]~91_combout\ & (((!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)))) # 
-- (!\afficher|Div5|auto_generated|divider|divider|StageOut[52]~91_combout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[52]~90_combout\ & (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5\)) # 
-- (!\afficher|Div5|auto_generated|divider|divider|StageOut[52]~90_combout\ & ((\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5\) # (GND)))))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ = CARRY(((!\afficher|Div5|auto_generated|divider|divider|StageOut[52]~91_combout\ & !\afficher|Div5|auto_generated|divider|divider|StageOut[52]~90_combout\)) # 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[52]~91_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[52]~90_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~5\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~7\);

-- Location: LCCOMB_X62_Y46_N14
\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & (((\afficher|Div5|auto_generated|divider|divider|StageOut[53]~89_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[53]~88_combout\)))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[53]~89_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[53]~88_combout\)))))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~9\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~7\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[53]~89_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[53]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[53]~89_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[53]~88_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~7\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~9\);

-- Location: LCCOMB_X62_Y46_N16
\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[54]~87_combout\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[54]~86_combout\ & 
-- !\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[54]~87_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[54]~86_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~9\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\);

-- Location: LCCOMB_X62_Y46_N18
\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ = \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\);

-- Location: LCCOMB_X62_Y46_N4
\afficher|Div5|auto_generated|divider|divider|StageOut[61]~147\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\afficher|volt\(9))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	datac => \afficher|volt\(9),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout\);

-- Location: LCCOMB_X61_Y46_N28
\afficher|Div5|auto_generated|divider|divider|StageOut[62]~146\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[62]~146_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- (\afficher|volt\(10))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & ((\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(10),
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[62]~146_combout\);

-- Location: LCCOMB_X62_Y46_N0
\afficher|Div5|auto_generated|divider|divider|StageOut[62]~98\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[62]~98_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[6]~8_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[62]~98_combout\);

-- Location: LCCOMB_X62_Y47_N0
\afficher|Div5|auto_generated|divider|divider|StageOut[61]~99\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[61]~99_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[61]~99_combout\);

-- Location: LCCOMB_X62_Y47_N10
\afficher|Div5|auto_generated|divider|divider|StageOut[60]~100\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[60]~100_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\ & !\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[60]~100_combout\);

-- Location: LCCOMB_X61_Y46_N30
\afficher|Div5|auto_generated|divider|divider|StageOut[60]~148\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & 
-- ((\afficher|volt\(8)))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\ & (\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \afficher|volt\(8),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout\);

-- Location: LCCOMB_X61_Y46_N20
\afficher|Div5|auto_generated|divider|divider|StageOut[59]~149\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & (\afficher|volt\(7) $ 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \afficher|volt\(7),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout\);

-- Location: LCCOMB_X62_Y47_N4
\afficher|Div5|auto_generated|divider|divider|StageOut[59]~101\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[59]~101_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[59]~101_combout\);

-- Location: LCCOMB_X62_Y47_N30
\afficher|Div5|auto_generated|divider|divider|StageOut[58]~102\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[58]~102_combout\ = (\afficher|volt\(6) & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(6),
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[58]~102_combout\);

-- Location: LCCOMB_X62_Y46_N28
\afficher|Div5|auto_generated|divider|divider|StageOut[58]~103\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[58]~103_combout\ = (!\afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout\ & (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- !\afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[49]~97_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|StageOut[49]~96_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[58]~103_combout\);

-- Location: LCCOMB_X61_Y47_N16
\afficher|Div5|auto_generated|divider|divider|StageOut[57]~107\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout\ = (\afficher|volt\(5) & !\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(5),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout\);

-- Location: LCCOMB_X61_Y47_N6
\afficher|Div5|auto_generated|divider|divider|StageOut[57]~104\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout\ = (\afficher|volt\(5) & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(5),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout\);

-- Location: LCCOMB_X62_Y47_N14
\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\ = (((\afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout\) # (\afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout\)))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout\) # (\afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout\,
	datad => VCC,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~1\);

-- Location: LCCOMB_X62_Y47_N16
\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (((\afficher|Div5|auto_generated|divider|divider|StageOut[58]~102_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[58]~103_combout\)))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~1\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[58]~102_combout\ & 
-- (!\afficher|Div5|auto_generated|divider|divider|StageOut[58]~103_combout\)))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[58]~102_combout\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[58]~103_combout\ & 
-- !\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[58]~102_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[58]~103_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~1\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~3\);

-- Location: LCCOMB_X62_Y47_N18
\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[59]~101_combout\))))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~3\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout\) # 
-- ((\afficher|Div5|auto_generated|divider|divider|StageOut[59]~101_combout\) # (GND))))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5\ = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout\) # ((\afficher|Div5|auto_generated|divider|divider|StageOut[59]~101_combout\) # 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[59]~101_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~3\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5\);

-- Location: LCCOMB_X62_Y47_N20
\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\ = (\afficher|Div5|auto_generated|divider|divider|StageOut[60]~100_combout\ & (((!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)))) # 
-- (!\afficher|Div5|auto_generated|divider|divider|StageOut[60]~100_combout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout\ & (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5\)) # 
-- (!\afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout\ & ((\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5\) # (GND)))))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ = CARRY(((!\afficher|Div5|auto_generated|divider|divider|StageOut[60]~100_combout\ & !\afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout\)) # 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[60]~100_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~5\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~7\);

-- Location: LCCOMB_X62_Y47_N22
\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & (((\afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[61]~99_combout\)))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[61]~99_combout\)))))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~9\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~7\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[61]~99_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[61]~99_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~7\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~9\);

-- Location: LCCOMB_X62_Y47_N24
\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[62]~146_combout\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[62]~98_combout\ & 
-- !\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[62]~146_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[62]~98_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~9\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\);

-- Location: LCCOMB_X62_Y47_N26
\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ = \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[7]~11_cout\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\);

-- Location: LCCOMB_X62_Y47_N12
\afficher|Div5|auto_generated|divider|divider|StageOut[70]~135\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[70]~135_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout\) # 
-- ((!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[61]~147_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[70]~135_combout\);

-- Location: LCCOMB_X62_Y47_N6
\afficher|Div5|auto_generated|divider|divider|StageOut[70]~108\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[70]~108_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[6]~8_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[70]~108_combout\);

-- Location: LCCOMB_X63_Y47_N30
\afficher|Div5|auto_generated|divider|divider|StageOut[69]~109\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[69]~109_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[69]~109_combout\);

-- Location: LCCOMB_X62_Y47_N28
\afficher|Div5|auto_generated|divider|divider|StageOut[69]~136\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout\) # 
-- ((!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|StageOut[60]~148_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout\);

-- Location: LCCOMB_X62_Y47_N2
\afficher|Div5|auto_generated|divider|divider|StageOut[68]~137\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout\) # 
-- ((!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[59]~149_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout\);

-- Location: LCCOMB_X63_Y47_N0
\afficher|Div5|auto_generated|divider|divider|StageOut[68]~110\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[68]~110_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[68]~110_combout\);

-- Location: LCCOMB_X63_Y47_N10
\afficher|Div5|auto_generated|divider|divider|StageOut[67]~111\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[67]~111_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\ & !\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[67]~111_combout\);

-- Location: LCCOMB_X63_Y46_N26
\afficher|Div5|auto_generated|divider|divider|StageOut[67]~150\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & 
-- (\afficher|volt\(6))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(6),
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout\);

-- Location: LCCOMB_X62_Y47_N8
\afficher|Div5|auto_generated|divider|divider|StageOut[66]~112\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[66]~112_combout\ = (!\afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout\ & 
-- !\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[57]~107_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[57]~104_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[66]~112_combout\);

-- Location: LCCOMB_X61_Y47_N4
\afficher|Div5|auto_generated|divider|divider|StageOut[66]~151\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout\ = (\afficher|volt\(5) & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(5),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout\);

-- Location: LCCOMB_X61_Y47_N0
\afficher|Div5|auto_generated|divider|divider|StageOut[65]~113\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout\ = (\afficher|volt\(4) & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(4),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout\);

-- Location: LCCOMB_X61_Y47_N12
\afficher|Div5|auto_generated|divider|divider|StageOut[65]~116\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout\ = (\afficher|volt\(4) & !\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(4),
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout\);

-- Location: LCCOMB_X63_Y47_N14
\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ = (((\afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout\) # (\afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout\)))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout\) # (\afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout\,
	datad => VCC,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~1\);

-- Location: LCCOMB_X63_Y47_N16
\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (((\afficher|Div5|auto_generated|divider|divider|StageOut[66]~112_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout\)))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~1\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[66]~112_combout\ & 
-- (!\afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout\)))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[66]~112_combout\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout\ & 
-- !\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[66]~112_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~1\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~3\);

-- Location: LCCOMB_X63_Y47_N18
\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[67]~111_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout\))))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~3\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[67]~111_combout\) # 
-- ((\afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout\) # (GND))))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5\ = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[67]~111_combout\) # ((\afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout\) # 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[67]~111_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~3\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5\);

-- Location: LCCOMB_X63_Y47_N20
\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ = (\afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout\ & (((!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)))) # 
-- (!\afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[68]~110_combout\ & (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5\)) # 
-- (!\afficher|Div5|auto_generated|divider|divider|StageOut[68]~110_combout\ & ((\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5\) # (GND)))))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ = CARRY(((!\afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout\ & !\afficher|Div5|auto_generated|divider|divider|StageOut[68]~110_combout\)) # 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[68]~110_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~5\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~7\);

-- Location: LCCOMB_X63_Y47_N22
\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & (((\afficher|Div5|auto_generated|divider|divider|StageOut[69]~109_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout\)))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[69]~109_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout\)))))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~9\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~7\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[69]~109_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[69]~109_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~7\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~9\);

-- Location: LCCOMB_X63_Y47_N24
\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[70]~135_combout\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[70]~108_combout\ & 
-- !\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[70]~135_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[70]~108_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~9\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\);

-- Location: LCCOMB_X63_Y47_N26
\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ = \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[7]~11_cout\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\);

-- Location: LCCOMB_X63_Y47_N2
\afficher|Div5|auto_generated|divider|divider|StageOut[77]~139\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout\) # 
-- ((!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|StageOut[68]~137_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout\);

-- Location: LCCOMB_X64_Y47_N22
\afficher|Div5|auto_generated|divider|divider|StageOut[78]~117\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[78]~117_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[6]~8_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[78]~117_combout\);

-- Location: LCCOMB_X63_Y47_N6
\afficher|Div5|auto_generated|divider|divider|StageOut[78]~138\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[78]~138_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout\) # 
-- ((!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|StageOut[69]~136_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[78]~138_combout\);

-- Location: LCCOMB_X64_Y47_N20
\afficher|Div5|auto_generated|divider|divider|StageOut[77]~118\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[77]~118_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[77]~118_combout\);

-- Location: LCCOMB_X63_Y47_N8
\afficher|Div5|auto_generated|divider|divider|StageOut[76]~140\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout\) # 
-- ((!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|StageOut[67]~150_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout\);

-- Location: LCCOMB_X63_Y47_N4
\afficher|Div5|auto_generated|divider|divider|StageOut[76]~119\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[76]~119_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[76]~119_combout\);

-- Location: LCCOMB_X63_Y47_N12
\afficher|Div5|auto_generated|divider|divider|StageOut[75]~120\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[75]~120_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[75]~120_combout\);

-- Location: LCCOMB_X63_Y47_N28
\afficher|Div5|auto_generated|divider|divider|StageOut[75]~141\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout\) # 
-- ((!\afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[66]~151_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout\);

-- Location: LCCOMB_X61_Y47_N20
\afficher|Div5|auto_generated|divider|divider|StageOut[74]~121\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[74]~121_combout\ = (!\afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout\ & (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & 
-- !\afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[65]~116_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|StageOut[65]~113_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[74]~121_combout\);

-- Location: LCCOMB_X64_Y47_N28
\afficher|Div5|auto_generated|divider|divider|StageOut[74]~152\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \afficher|volt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \afficher|volt\(4),
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout\);

-- Location: LCCOMB_X64_Y47_N30
\afficher|Div5|auto_generated|divider|divider|StageOut[73]~125\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[73]~125_combout\ = (\afficher|volt\(3) & !\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(3),
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[73]~125_combout\);

-- Location: LCCOMB_X64_Y47_N4
\afficher|Div5|auto_generated|divider|divider|StageOut[73]~122\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[73]~122_combout\ = (\afficher|volt\(3) & \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(3),
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[73]~122_combout\);

-- Location: LCCOMB_X64_Y47_N6
\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[73]~125_combout\) # (\afficher|Div5|auto_generated|divider|divider|StageOut[73]~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[73]~125_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[73]~122_combout\,
	datad => VCC,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~1\);

-- Location: LCCOMB_X64_Y47_N8
\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (((\afficher|Div5|auto_generated|divider|divider|StageOut[74]~121_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout\)))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~1\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[74]~121_combout\ & 
-- (!\afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout\)))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[74]~121_combout\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout\ & 
-- !\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[74]~121_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[2]~1\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~3\);

-- Location: LCCOMB_X64_Y47_N10
\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[75]~120_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout\))))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~3\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[75]~120_combout\) # 
-- ((\afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout\) # (GND))))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5\ = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[75]~120_combout\) # ((\afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout\) # 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[75]~120_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~3\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5\);

-- Location: LCCOMB_X64_Y47_N12
\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\ = (\afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout\ & (((!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)))) # 
-- (!\afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[76]~119_combout\ & (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5\)) # 
-- (!\afficher|Div5|auto_generated|divider|divider|StageOut[76]~119_combout\ & ((\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5\) # (GND)))))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ = CARRY(((!\afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout\ & !\afficher|Div5|auto_generated|divider|divider|StageOut[76]~119_combout\)) # 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[76]~119_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~5\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~7\);

-- Location: LCCOMB_X64_Y47_N14
\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & (((\afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[77]~118_combout\)))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((((\afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[77]~118_combout\)))))
-- \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~9\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~7\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[77]~118_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[77]~118_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~7\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~9\);

-- Location: LCCOMB_X64_Y47_N16
\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[78]~117_combout\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[78]~138_combout\ & 
-- !\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~9\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[78]~117_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[78]~138_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~9\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\);

-- Location: LCCOMB_X64_Y47_N18
\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ = \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[7]~11_cout\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\);

-- Location: LCCOMB_X64_Y47_N26
\afficher|Div5|auto_generated|divider|divider|StageOut[86]~142\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[86]~142_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout\) # 
-- ((\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\ & !\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[77]~139_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[5]~6_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[86]~142_combout\);

-- Location: LCCOMB_X65_Y47_N24
\afficher|Div5|auto_generated|divider|divider|StageOut[86]~126\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[86]~126_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[6]~8_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[86]~126_combout\);

-- Location: LCCOMB_X64_Y47_N2
\afficher|Div5|auto_generated|divider|divider|StageOut[85]~143\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[85]~143_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout\) # 
-- ((\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\ & !\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[76]~140_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[4]~4_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[85]~143_combout\);

-- Location: LCCOMB_X65_Y47_N28
\afficher|Div5|auto_generated|divider|divider|StageOut[85]~127\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[85]~127_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[5]~6_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[85]~127_combout\);

-- Location: LCCOMB_X65_Y47_N30
\afficher|Div5|auto_generated|divider|divider|StageOut[84]~128\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[84]~128_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[4]~4_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[84]~128_combout\);

-- Location: LCCOMB_X64_Y47_N24
\afficher|Div5|auto_generated|divider|divider|StageOut[84]~144\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[84]~144_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout\) # 
-- ((!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[75]~141_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[3]~2_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[84]~144_combout\);

-- Location: LCCOMB_X64_Y47_N0
\afficher|Div5|auto_generated|divider|divider|StageOut[83]~145\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[83]~145_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout\) # 
-- ((\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\ & !\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[2]~0_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[74]~152_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[83]~145_combout\);

-- Location: LCCOMB_X65_Y47_N18
\afficher|Div5|auto_generated|divider|divider|StageOut[83]~129\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[83]~129_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[3]~2_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[83]~129_combout\);

-- Location: LCCOMB_X65_Y47_N26
\afficher|Div5|auto_generated|divider|divider|StageOut[82]~153\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[82]~153_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \afficher|volt\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \afficher|volt\(3),
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[82]~153_combout\);

-- Location: LCCOMB_X65_Y47_N2
\afficher|Div5|auto_generated|divider|divider|StageOut[82]~130\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[82]~130_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[73]~122_combout\ & 
-- !\afficher|Div5|auto_generated|divider|divider|StageOut[73]~125_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|StageOut[73]~122_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|StageOut[73]~125_combout\,
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[82]~130_combout\);

-- Location: LCCOMB_X65_Y47_N22
\afficher|Div5|auto_generated|divider|divider|StageOut[81]~134\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[81]~134_combout\ = (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \afficher|volt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \afficher|volt\(2),
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[81]~134_combout\);

-- Location: LCCOMB_X65_Y47_N20
\afficher|Div5|auto_generated|divider|divider|StageOut[81]~131\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|StageOut[81]~131_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & \afficher|volt\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datad => \afficher|volt\(2),
	combout => \afficher|Div5|auto_generated|divider|divider|StageOut[81]~131_combout\);

-- Location: LCCOMB_X65_Y47_N4
\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout\ = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[81]~134_combout\) # (\afficher|Div5|auto_generated|divider|divider|StageOut[81]~131_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[81]~134_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[81]~131_combout\,
	datad => VCC,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout\);

-- Location: LCCOMB_X65_Y47_N6
\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[82]~153_combout\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[82]~130_combout\ & 
-- !\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[82]~153_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[82]~130_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[2]~1_cout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout\);

-- Location: LCCOMB_X65_Y47_N8
\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout\ = CARRY((\afficher|Div5|auto_generated|divider|divider|StageOut[83]~145_combout\) # ((\afficher|Div5|auto_generated|divider|divider|StageOut[83]~129_combout\) # 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[83]~145_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[83]~129_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[3]~3_cout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout\);

-- Location: LCCOMB_X65_Y47_N10
\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout\ = CARRY(((!\afficher|Div5|auto_generated|divider|divider|StageOut[84]~128_combout\ & !\afficher|Div5|auto_generated|divider|divider|StageOut[84]~144_combout\)) # 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[84]~128_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[84]~144_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[4]~5_cout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout\);

-- Location: LCCOMB_X65_Y47_N12
\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout\ & ((\afficher|Div5|auto_generated|divider|divider|StageOut[85]~143_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|StageOut[85]~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[85]~143_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[85]~127_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[5]~7_cout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\);

-- Location: LCCOMB_X65_Y47_N14
\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\ = CARRY((!\afficher|Div5|auto_generated|divider|divider|StageOut[86]~142_combout\ & (!\afficher|Div5|auto_generated|divider|divider|StageOut[86]~126_combout\ & 
-- !\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|StageOut[86]~142_combout\,
	datab => \afficher|Div5|auto_generated|divider|divider|StageOut[86]~126_combout\,
	datad => VCC,
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[6]~9_cout\,
	cout => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\);

-- Location: LCCOMB_X65_Y47_N16
\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ = \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[7]~11_cout\,
	combout => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\);

-- Location: LCCOMB_X66_Y47_N2
\afficher|Add3~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Add3~2_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & (((\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\) # 
-- (!\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\)) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))) # 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ & (!\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ & 
-- ((\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \afficher|Add3~2_combout\);

-- Location: LCCOMB_X66_Y47_N20
\afficher|Add3~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Add3~3_combout\ = \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ $ (\afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\ $ 
-- (\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ $ (\afficher|Add3~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \afficher|Add3~2_combout\,
	combout => \afficher|Add3~3_combout\);

-- Location: LCCOMB_X66_Y47_N26
\afficher|Add3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Add3~0_combout\ = \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ $ (\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	combout => \afficher|Add3~0_combout\);

-- Location: LCCOMB_X66_Y47_N0
\afficher|Add3~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Add3~1_combout\ = \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\ $ (\afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\ $ 
-- (((\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010011001011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_10_result_int[5]~8_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \afficher|Div6|auto_generated|divider|divider|add_sub_9_result_int[5]~8_combout\,
	combout => \afficher|Add3~1_combout\);

-- Location: LCCOMB_X66_Y48_N22
\afficher|Affichecentieme|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichecentieme|Mux6~0_combout\ = (\afficher|Add3~0_combout\ & (\afficher|Add3~3_combout\)) # (!\afficher|Add3~0_combout\ & (\afficher|Add3~1_combout\ $ (((\afficher|Add3~3_combout\) # 
-- (\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000110101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add3~3_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \afficher|Add3~0_combout\,
	datad => \afficher|Add3~1_combout\,
	combout => \afficher|Affichecentieme|Mux6~0_combout\);

-- Location: LCCOMB_X66_Y48_N0
\afficher|Affichecentieme|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichecentieme|Mux5~0_combout\ = (\afficher|Add3~3_combout\ & (((\afficher|Add3~0_combout\) # (!\afficher|Add3~1_combout\)))) # (!\afficher|Add3~3_combout\ & (!\afficher|Add3~1_combout\ & 
-- (\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ $ (!\afficher|Add3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add3~3_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \afficher|Add3~0_combout\,
	datad => \afficher|Add3~1_combout\,
	combout => \afficher|Affichecentieme|Mux5~0_combout\);

-- Location: LCCOMB_X66_Y48_N24
\afficher|Affichecentieme|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichecentieme|Mux4~0_combout\ = (\afficher|Add3~1_combout\ & (\afficher|Add3~0_combout\ & ((\afficher|Add3~3_combout\) # (\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)))) # (!\afficher|Add3~1_combout\ & 
-- (\afficher|Add3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add3~3_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \afficher|Add3~0_combout\,
	datad => \afficher|Add3~1_combout\,
	combout => \afficher|Affichecentieme|Mux4~0_combout\);

-- Location: LCCOMB_X66_Y48_N8
\afficher|Affichecentieme|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichecentieme|Mux3~0_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\afficher|Add3~0_combout\ & (\afficher|Add3~3_combout\)) # (!\afficher|Add3~0_combout\ & ((!\afficher|Add3~1_combout\))))) # 
-- (!\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\afficher|Add3~3_combout\) # (\afficher|Add3~0_combout\ $ (\afficher|Add3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add3~3_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \afficher|Add3~0_combout\,
	datad => \afficher|Add3~1_combout\,
	combout => \afficher|Affichecentieme|Mux3~0_combout\);

-- Location: LCCOMB_X66_Y48_N12
\afficher|Affichecentieme|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichecentieme|Mux2~0_combout\ = ((\afficher|Add3~0_combout\ & (\afficher|Add3~3_combout\)) # (!\afficher|Add3~0_combout\ & ((!\afficher|Add3~1_combout\)))) # (!\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add3~3_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \afficher|Add3~0_combout\,
	datad => \afficher|Add3~1_combout\,
	combout => \afficher|Affichecentieme|Mux2~0_combout\);

-- Location: LCCOMB_X66_Y48_N16
\afficher|Affichecentieme|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichecentieme|Mux1~0_combout\ = (\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\afficher|Add3~1_combout\ & ((\afficher|Add3~0_combout\))) # (!\afficher|Add3~1_combout\ & (\afficher|Add3~3_combout\)))) # 
-- (!\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & ((\afficher|Add3~0_combout\) # (\afficher|Add3~3_combout\ $ (\afficher|Add3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add3~3_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \afficher|Add3~0_combout\,
	datad => \afficher|Add3~1_combout\,
	combout => \afficher|Affichecentieme|Mux1~0_combout\);

-- Location: LCCOMB_X66_Y48_N20
\afficher|Affichecentieme|Mux0~0_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichecentieme|Mux0~0_wirecell_combout\ = (\afficher|Add3~0_combout\ & ((\afficher|Add3~3_combout\) # ((!\afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\ & !\afficher|Add3~1_combout\)))) # 
-- (!\afficher|Add3~0_combout\ & (\afficher|Add3~3_combout\ $ (((\afficher|Add3~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add3~3_combout\,
	datab => \afficher|Div6|auto_generated|divider|divider|add_sub_11_result_int[5]~8_combout\,
	datac => \afficher|Add3~0_combout\,
	datad => \afficher|Add3~1_combout\,
	combout => \afficher|Affichecentieme|Mux0~0_wirecell_combout\);

-- Location: LCCOMB_X63_Y46_N0
\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ = CARRY(\afficher|volt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(5),
	datad => VCC,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\);

-- Location: LCCOMB_X63_Y46_N2
\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ = (\afficher|volt\(6) & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\ & VCC)) # (!\afficher|volt\(6) & 
-- (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))
-- \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ = CARRY((!\afficher|volt\(6) & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(6),
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[3]~1\,
	combout => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\);

-- Location: LCCOMB_X63_Y46_N4
\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ = (\afficher|volt\(7) & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ $ (GND))) # (!\afficher|volt\(7) & 
-- (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\ & VCC))
-- \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\ = CARRY((\afficher|volt\(7) & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(7),
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~3\,
	combout => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\);

-- Location: LCCOMB_X63_Y46_N6
\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ = (\afficher|volt\(8) & (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\)) # (!\afficher|volt\(8) & 
-- ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (GND)))
-- \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\) # (!\afficher|volt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(8),
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~5\,
	combout => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\);

-- Location: LCCOMB_X63_Y46_N8
\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\ = (\afficher|volt\(9) & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ $ (GND))) # (!\afficher|volt\(9) & 
-- (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\ & VCC))
-- \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\ = CARRY((\afficher|volt\(9) & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(9),
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~7\,
	combout => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\);

-- Location: LCCOMB_X63_Y46_N10
\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\ = (\afficher|volt\(10) & (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\)) # (!\afficher|volt\(10) & 
-- ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (GND)))
-- \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\) # (!\afficher|volt\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(10),
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~9\,
	combout => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\);

-- Location: LCCOMB_X63_Y46_N12
\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ = (\afficher|volt\(11) & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ $ (GND))) # (!\afficher|volt\(11) & 
-- (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\ & VCC))
-- \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13\ = CARRY((\afficher|volt\(11) & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(11),
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~11\,
	combout => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13\);

-- Location: LCCOMB_X63_Y46_N14
\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ = !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~13\,
	combout => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\);

-- Location: LCCOMB_X64_Y46_N16
\afficher|Div3|auto_generated|divider|divider|StageOut[107]~51\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[107]~51_combout\ = (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[107]~51_combout\);

-- Location: LCCOMB_X64_Y46_N24
\afficher|Div3|auto_generated|divider|divider|StageOut[107]~50\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[107]~50_combout\ = (\afficher|volt\(10) & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(10),
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[107]~50_combout\);

-- Location: LCCOMB_X63_Y46_N28
\afficher|Div3|auto_generated|divider|divider|StageOut[106]~52\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[106]~52_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \afficher|volt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \afficher|volt\(9),
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[106]~52_combout\);

-- Location: LCCOMB_X64_Y46_N18
\afficher|Div3|auto_generated|divider|divider|StageOut[106]~53\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[106]~53_combout\ = (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[106]~53_combout\);

-- Location: LCCOMB_X64_Y46_N8
\afficher|Div3|auto_generated|divider|divider|StageOut[105]~55\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[105]~55_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\ & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[105]~55_combout\);

-- Location: LCCOMB_X64_Y46_N30
\afficher|Div3|auto_generated|divider|divider|StageOut[105]~54\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[105]~54_combout\ = (\afficher|volt\(8) & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(8),
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[105]~54_combout\);

-- Location: LCCOMB_X64_Y46_N14
\afficher|Div3|auto_generated|divider|divider|StageOut[104]~56\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[104]~56_combout\ = (\afficher|volt\(7) & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(7),
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[104]~56_combout\);

-- Location: LCCOMB_X64_Y46_N22
\afficher|Div3|auto_generated|divider|divider|StageOut[104]~57\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[104]~57_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\ & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[104]~57_combout\);

-- Location: LCCOMB_X64_Y46_N10
\afficher|Div3|auto_generated|divider|divider|StageOut[103]~59\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[103]~59_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\ & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[103]~59_combout\);

-- Location: LCCOMB_X64_Y46_N6
\afficher|Div3|auto_generated|divider|divider|StageOut[103]~58\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[103]~58_combout\ = (\afficher|volt\(6) & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(6),
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[103]~58_combout\);

-- Location: LCCOMB_X65_Y46_N10
\afficher|Div3|auto_generated|divider|divider|StageOut[102]~61\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[102]~61_combout\ = (!\afficher|volt\(5) & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(5),
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[102]~61_combout\);

-- Location: LCCOMB_X65_Y46_N4
\afficher|Div3|auto_generated|divider|divider|StageOut[102]~60\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[102]~60_combout\ = (\afficher|volt\(5) & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|volt\(5),
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[102]~60_combout\);

-- Location: LCCOMB_X64_Y46_N26
\afficher|Div3|auto_generated|divider|divider|StageOut[101]~63\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[101]~63_combout\ = (\afficher|volt\(4) & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(4),
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[101]~63_combout\);

-- Location: LCCOMB_X64_Y46_N28
\afficher|Div3|auto_generated|divider|divider|StageOut[101]~62\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[101]~62_combout\ = (\afficher|volt\(4) & \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(4),
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[101]~62_combout\);

-- Location: LCCOMB_X65_Y46_N14
\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ = CARRY((\afficher|Div3|auto_generated|divider|divider|StageOut[101]~63_combout\) # (\afficher|Div3|auto_generated|divider|divider|StageOut[101]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[101]~63_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[101]~62_combout\,
	datad => VCC,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\);

-- Location: LCCOMB_X65_Y46_N16
\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (((\afficher|Div3|auto_generated|divider|divider|StageOut[102]~61_combout\) # 
-- (\afficher|Div3|auto_generated|divider|divider|StageOut[102]~60_combout\)))) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\ & (!\afficher|Div3|auto_generated|divider|divider|StageOut[102]~61_combout\ & 
-- (!\afficher|Div3|auto_generated|divider|divider|StageOut[102]~60_combout\)))
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ = CARRY((!\afficher|Div3|auto_generated|divider|divider|StageOut[102]~61_combout\ & (!\afficher|Div3|auto_generated|divider|divider|StageOut[102]~60_combout\ & 
-- !\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[102]~61_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[102]~60_combout\,
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[3]~1\,
	combout => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\);

-- Location: LCCOMB_X65_Y46_N18
\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & (((\afficher|Div3|auto_generated|divider|divider|StageOut[103]~59_combout\) # 
-- (\afficher|Div3|auto_generated|divider|divider|StageOut[103]~58_combout\)))) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((((\afficher|Div3|auto_generated|divider|divider|StageOut[103]~59_combout\) # 
-- (\afficher|Div3|auto_generated|divider|divider|StageOut[103]~58_combout\)))))
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\ = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\ & ((\afficher|Div3|auto_generated|divider|divider|StageOut[103]~59_combout\) # 
-- (\afficher|Div3|auto_generated|divider|divider|StageOut[103]~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[103]~59_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[103]~58_combout\,
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~3\,
	combout => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\);

-- Location: LCCOMB_X65_Y46_N20
\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\ = (\afficher|Div3|auto_generated|divider|divider|StageOut[104]~56_combout\ & (((!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)))) # 
-- (!\afficher|Div3|auto_generated|divider|divider|StageOut[104]~56_combout\ & ((\afficher|Div3|auto_generated|divider|divider|StageOut[104]~57_combout\ & (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\)) # 
-- (!\afficher|Div3|auto_generated|divider|divider|StageOut[104]~57_combout\ & ((\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\) # (GND)))))
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ = CARRY(((!\afficher|Div3|auto_generated|divider|divider|StageOut[104]~56_combout\ & !\afficher|Div3|auto_generated|divider|divider|StageOut[104]~57_combout\)) # 
-- (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[104]~56_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[104]~57_combout\,
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~5\,
	combout => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\);

-- Location: LCCOMB_X65_Y46_N22
\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & (((\afficher|Div3|auto_generated|divider|divider|StageOut[105]~55_combout\) # 
-- (\afficher|Div3|auto_generated|divider|divider|StageOut[105]~54_combout\)))) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((((\afficher|Div3|auto_generated|divider|divider|StageOut[105]~55_combout\) # 
-- (\afficher|Div3|auto_generated|divider|divider|StageOut[105]~54_combout\)))))
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\ = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\ & ((\afficher|Div3|auto_generated|divider|divider|StageOut[105]~55_combout\) # 
-- (\afficher|Div3|auto_generated|divider|divider|StageOut[105]~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[105]~55_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[105]~54_combout\,
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~7\,
	combout => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\);

-- Location: LCCOMB_X65_Y46_N24
\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\ = (\afficher|Div3|auto_generated|divider|divider|StageOut[106]~52_combout\ & (((!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)))) # 
-- (!\afficher|Div3|auto_generated|divider|divider|StageOut[106]~52_combout\ & ((\afficher|Div3|auto_generated|divider|divider|StageOut[106]~53_combout\ & (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\)) # 
-- (!\afficher|Div3|auto_generated|divider|divider|StageOut[106]~53_combout\ & ((\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\) # (GND)))))
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ = CARRY(((!\afficher|Div3|auto_generated|divider|divider|StageOut[106]~52_combout\ & !\afficher|Div3|auto_generated|divider|divider|StageOut[106]~53_combout\)) # 
-- (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[106]~52_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[106]~53_combout\,
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~9\,
	combout => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\);

-- Location: LCCOMB_X65_Y46_N26
\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & (((\afficher|Div3|auto_generated|divider|divider|StageOut[107]~51_combout\) # 
-- (\afficher|Div3|auto_generated|divider|divider|StageOut[107]~50_combout\)))) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((((\afficher|Div3|auto_generated|divider|divider|StageOut[107]~51_combout\) # 
-- (\afficher|Div3|auto_generated|divider|divider|StageOut[107]~50_combout\)))))
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~13\ = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\ & ((\afficher|Div3|auto_generated|divider|divider|StageOut[107]~51_combout\) # 
-- (\afficher|Div3|auto_generated|divider|divider|StageOut[107]~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[107]~51_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[107]~50_combout\,
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~11\,
	combout => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~13\);

-- Location: LCCOMB_X63_Y46_N24
\afficher|Div3|auto_generated|divider|divider|StageOut[108]~48\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[108]~48_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & \afficher|volt\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \afficher|volt\(11),
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[108]~48_combout\);

-- Location: LCCOMB_X64_Y46_N20
\afficher|Div3|auto_generated|divider|divider|StageOut[108]~49\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[108]~49_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\ & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[9]~12_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[108]~49_combout\);

-- Location: LCCOMB_X65_Y46_N28
\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\ = CARRY((!\afficher|Div3|auto_generated|divider|divider|StageOut[108]~48_combout\ & (!\afficher|Div3|auto_generated|divider|divider|StageOut[108]~49_combout\ & 
-- !\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[108]~48_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[108]~49_combout\,
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~13\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\);

-- Location: LCCOMB_X65_Y46_N30
\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ = \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[10]~15_cout\,
	combout => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\);

-- Location: LCCOMB_X66_Y46_N30
\afficher|Div3|auto_generated|divider|divider|StageOut[119]~64\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[119]~64_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\ & !\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[9]~12_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[119]~64_combout\);

-- Location: LCCOMB_X63_Y46_N22
\afficher|Div3|auto_generated|divider|divider|StageOut[119]~76\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[119]~76_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\afficher|volt\(10))) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(10),
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[8]~10_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[119]~76_combout\);

-- Location: LCCOMB_X63_Y46_N20
\afficher|Div3|auto_generated|divider|divider|StageOut[118]~77\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[118]~77_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- ((\afficher|volt\(9)))) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[7]~8_combout\,
	datab => \afficher|volt\(9),
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[118]~77_combout\);

-- Location: LCCOMB_X66_Y46_N0
\afficher|Div3|auto_generated|divider|divider|StageOut[118]~65\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[118]~65_combout\ = (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[8]~10_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[118]~65_combout\);

-- Location: LCCOMB_X66_Y46_N26
\afficher|Div3|auto_generated|divider|divider|StageOut[117]~66\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[117]~66_combout\ = (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[7]~8_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[117]~66_combout\);

-- Location: LCCOMB_X64_Y46_N12
\afficher|Div3|auto_generated|divider|divider|StageOut[117]~78\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[117]~78_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\afficher|volt\(8))) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(8),
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[6]~6_combout\,
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[117]~78_combout\);

-- Location: LCCOMB_X63_Y46_N30
\afficher|Div3|auto_generated|divider|divider|StageOut[116]~79\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[116]~79_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\afficher|volt\(7))) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(7),
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[5]~4_combout\,
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[116]~79_combout\);

-- Location: LCCOMB_X66_Y46_N28
\afficher|Div3|auto_generated|divider|divider|StageOut[116]~67\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[116]~67_combout\ = (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[6]~6_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[116]~67_combout\);

-- Location: LCCOMB_X64_Y46_N0
\afficher|Div3|auto_generated|divider|divider|StageOut[115]~80\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[115]~80_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- ((\afficher|volt\(6)))) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[4]~2_combout\,
	datab => \afficher|volt\(6),
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[115]~80_combout\);

-- Location: LCCOMB_X66_Y46_N2
\afficher|Div3|auto_generated|divider|divider|StageOut[115]~68\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[115]~68_combout\ = (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[5]~4_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[115]~68_combout\);

-- Location: LCCOMB_X65_Y46_N8
\afficher|Div3|auto_generated|divider|divider|StageOut[114]~81\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[114]~81_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\afficher|volt\(5) $ 
-- (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|volt\(5),
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[114]~81_combout\);

-- Location: LCCOMB_X65_Y46_N6
\afficher|Div3|auto_generated|divider|divider|StageOut[114]~69\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[114]~69_combout\ = (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[4]~2_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[114]~69_combout\);

-- Location: LCCOMB_X65_Y46_N12
\afficher|Div3|auto_generated|divider|divider|StageOut[113]~71\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[113]~71_combout\ = (!\afficher|Div3|auto_generated|divider|divider|StageOut[101]~63_combout\ & (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- !\afficher|Div3|auto_generated|divider|divider|StageOut[101]~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[101]~63_combout\,
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|StageOut[101]~62_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[113]~71_combout\);

-- Location: LCCOMB_X64_Y46_N4
\afficher|Div3|auto_generated|divider|divider|StageOut[113]~70\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[113]~70_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & \afficher|volt\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datad => \afficher|volt\(4),
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[113]~70_combout\);

-- Location: LCCOMB_X66_Y46_N22
\afficher|Div3|auto_generated|divider|divider|StageOut[112]~75\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[112]~75_combout\ = (\afficher|volt\(3) & !\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(3),
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[112]~75_combout\);

-- Location: LCCOMB_X66_Y46_N24
\afficher|Div3|auto_generated|divider|divider|StageOut[112]~72\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|StageOut[112]~72_combout\ = (\afficher|volt\(3) & \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|volt\(3),
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \afficher|Div3|auto_generated|divider|divider|StageOut[112]~72_combout\);

-- Location: LCCOMB_X66_Y46_N4
\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1_cout\ = CARRY((\afficher|Div3|auto_generated|divider|divider|StageOut[112]~75_combout\) # (\afficher|Div3|auto_generated|divider|divider|StageOut[112]~72_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[112]~75_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[112]~72_combout\,
	datad => VCC,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1_cout\);

-- Location: LCCOMB_X66_Y46_N6
\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3_cout\ = CARRY((!\afficher|Div3|auto_generated|divider|divider|StageOut[113]~71_combout\ & (!\afficher|Div3|auto_generated|divider|divider|StageOut[113]~70_combout\ & 
-- !\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[113]~71_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[113]~70_combout\,
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[3]~1_cout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3_cout\);

-- Location: LCCOMB_X66_Y46_N8
\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5_cout\ = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3_cout\ & ((\afficher|Div3|auto_generated|divider|divider|StageOut[114]~81_combout\) # 
-- (\afficher|Div3|auto_generated|divider|divider|StageOut[114]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[114]~81_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[114]~69_combout\,
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[4]~3_cout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5_cout\);

-- Location: LCCOMB_X66_Y46_N10
\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7_cout\ = CARRY(((!\afficher|Div3|auto_generated|divider|divider|StageOut[115]~80_combout\ & !\afficher|Div3|auto_generated|divider|divider|StageOut[115]~68_combout\)) # 
-- (!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[115]~80_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[115]~68_combout\,
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[5]~5_cout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7_cout\);

-- Location: LCCOMB_X66_Y46_N12
\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9_cout\ = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7_cout\ & ((\afficher|Div3|auto_generated|divider|divider|StageOut[116]~79_combout\) # 
-- (\afficher|Div3|auto_generated|divider|divider|StageOut[116]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[116]~79_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[116]~67_combout\,
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[6]~7_cout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9_cout\);

-- Location: LCCOMB_X66_Y46_N14
\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11_cout\ = CARRY(((!\afficher|Div3|auto_generated|divider|divider|StageOut[117]~66_combout\ & !\afficher|Div3|auto_generated|divider|divider|StageOut[117]~78_combout\)) # 
-- (!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9_cout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[117]~66_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[117]~78_combout\,
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[7]~9_cout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11_cout\);

-- Location: LCCOMB_X66_Y46_N16
\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13_cout\ = CARRY((!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11_cout\ & ((\afficher|Div3|auto_generated|divider|divider|StageOut[118]~77_combout\) # 
-- (\afficher|Div3|auto_generated|divider|divider|StageOut[118]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[118]~77_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[118]~65_combout\,
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[8]~11_cout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13_cout\);

-- Location: LCCOMB_X66_Y46_N18
\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\ = CARRY((!\afficher|Div3|auto_generated|divider|divider|StageOut[119]~64_combout\ & (!\afficher|Div3|auto_generated|divider|divider|StageOut[119]~76_combout\ & 
-- !\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|StageOut[119]~64_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|StageOut[119]~76_combout\,
	datad => VCC,
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[9]~13_cout\,
	cout => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\);

-- Location: LCCOMB_X66_Y46_N20
\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ = \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[10]~15_cout\,
	combout => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\);

-- Location: LCCOMB_X66_Y47_N6
\afficher|Add1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Add1~0_combout\ = \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ $ (\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \afficher|Add1~0_combout\);

-- Location: LCCOMB_X66_Y47_N28
\afficher|Add1~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Add1~2_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\)))) # 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ & ((\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\) # 
-- ((\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \afficher|Add1~2_combout\);

-- Location: LCCOMB_X66_Y47_N24
\afficher|Add1~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Add1~3_combout\ = \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\ $ (\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ $ 
-- (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ $ (\afficher|Add1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_8_result_int[8]~12_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \afficher|Add1~2_combout\,
	combout => \afficher|Add1~3_combout\);

-- Location: LCCOMB_X66_Y47_N18
\afficher|Add1~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Add1~1_combout\ = \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\ $ (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ $ 
-- (((\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div5|auto_generated|divider|divider|add_sub_9_result_int[8]~12_combout\,
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \afficher|Div5|auto_generated|divider|divider|add_sub_10_result_int[8]~12_combout\,
	combout => \afficher|Add1~1_combout\);

-- Location: LCCOMB_X66_Y47_N8
\afficher|Affichedizieme|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichedizieme|Mux6~0_combout\ = (\afficher|Add1~0_combout\ & (\afficher|Add1~3_combout\)) # (!\afficher|Add1~0_combout\ & (\afficher|Add1~1_combout\ $ (((\afficher|Add1~3_combout\) # 
-- (\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add1~0_combout\,
	datab => \afficher|Add1~3_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \afficher|Add1~1_combout\,
	combout => \afficher|Affichedizieme|Mux6~0_combout\);

-- Location: LCCOMB_X66_Y47_N14
\afficher|Affichedizieme|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichedizieme|Mux5~0_combout\ = (\afficher|Add1~3_combout\ & ((\afficher|Add1~0_combout\) # ((!\afficher|Add1~1_combout\)))) # (!\afficher|Add1~3_combout\ & (!\afficher|Add1~1_combout\ & (\afficher|Add1~0_combout\ $ 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add1~0_combout\,
	datab => \afficher|Add1~3_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \afficher|Add1~1_combout\,
	combout => \afficher|Affichedizieme|Mux5~0_combout\);

-- Location: LCCOMB_X66_Y47_N10
\afficher|Affichedizieme|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichedizieme|Mux4~0_combout\ = (\afficher|Add1~1_combout\ & (\afficher|Add1~0_combout\ & ((\afficher|Add1~3_combout\) # (\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)))) # (!\afficher|Add1~1_combout\ & 
-- (((\afficher|Add1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add1~0_combout\,
	datab => \afficher|Add1~3_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \afficher|Add1~1_combout\,
	combout => \afficher|Affichedizieme|Mux4~0_combout\);

-- Location: LCCOMB_X66_Y47_N16
\afficher|Affichedizieme|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichedizieme|Mux3~0_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\afficher|Add1~0_combout\ & (\afficher|Add1~3_combout\)) # (!\afficher|Add1~0_combout\ & ((!\afficher|Add1~1_combout\))))) # 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\afficher|Add1~3_combout\) # (\afficher|Add1~0_combout\ $ (\afficher|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add1~0_combout\,
	datab => \afficher|Add1~3_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \afficher|Add1~1_combout\,
	combout => \afficher|Affichedizieme|Mux3~0_combout\);

-- Location: LCCOMB_X66_Y47_N4
\afficher|Affichedizieme|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichedizieme|Mux2~0_combout\ = ((\afficher|Add1~0_combout\ & (\afficher|Add1~3_combout\)) # (!\afficher|Add1~0_combout\ & ((!\afficher|Add1~1_combout\)))) # (!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add1~0_combout\,
	datab => \afficher|Add1~3_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \afficher|Add1~1_combout\,
	combout => \afficher|Affichedizieme|Mux2~0_combout\);

-- Location: LCCOMB_X66_Y47_N22
\afficher|Affichedizieme|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichedizieme|Mux1~0_combout\ = (\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\afficher|Add1~1_combout\ & (\afficher|Add1~0_combout\)) # (!\afficher|Add1~1_combout\ & ((\afficher|Add1~3_combout\))))) # 
-- (!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & ((\afficher|Add1~0_combout\) # (\afficher|Add1~3_combout\ $ (\afficher|Add1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add1~0_combout\,
	datab => \afficher|Add1~3_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \afficher|Add1~1_combout\,
	combout => \afficher|Affichedizieme|Mux1~0_combout\);

-- Location: LCCOMB_X66_Y47_N30
\afficher|Affichedizieme|Mux0~0_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichedizieme|Mux0~0_wirecell_combout\ = (\afficher|Add1~0_combout\ & ((\afficher|Add1~3_combout\) # ((!\afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\ & !\afficher|Add1~1_combout\)))) # 
-- (!\afficher|Add1~0_combout\ & (\afficher|Add1~3_combout\ $ (((\afficher|Add1~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Add1~0_combout\,
	datab => \afficher|Add1~3_combout\,
	datac => \afficher|Div5|auto_generated|divider|divider|add_sub_11_result_int[8]~12_combout\,
	datad => \afficher|Add1~1_combout\,
	combout => \afficher|Affichedizieme|Mux0~0_wirecell_combout\);

-- Location: LCCOMB_X77_Y41_N8
\afficher|Afficheunite|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Afficheunite|Mux6~0_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ $ 
-- (\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \afficher|Afficheunite|Mux6~0_combout\);

-- Location: LCCOMB_X77_Y41_N10
\afficher|Afficheunite|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Afficheunite|Mux5~0_combout\ = (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ $ 
-- (\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \afficher|Afficheunite|Mux5~0_combout\);

-- Location: LCCOMB_X77_Y41_N4
\afficher|Afficheunite|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Afficheunite|Mux4~0_combout\ = (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \afficher|Afficheunite|Mux4~0_combout\);

-- Location: LCCOMB_X66_Y47_N12
\afficher|Afficheunite|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Afficheunite|Mux3~0_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & (!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ & 
-- \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- (\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\ $ (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	combout => \afficher|Afficheunite|Mux3~0_combout\);

-- Location: LCCOMB_X77_Y41_N12
\afficher|Afficheunite|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Afficheunite|Mux2~0_combout\ = ((\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & !\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)) # 
-- (!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \afficher|Afficheunite|Mux2~0_combout\);

-- Location: LCCOMB_X77_Y41_N14
\afficher|Afficheunite|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Afficheunite|Mux1~0_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- !\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & 
-- ((\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\) # (!\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \afficher|Afficheunite|Mux1~0_combout\);

-- Location: LCCOMB_X77_Y41_N2
\afficher|Afficheunite|Mux0~0_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Afficheunite|Mux0~0_wirecell_combout\ = (\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\)) # 
-- (!\afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\ & (!\afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\ & 
-- !\afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \afficher|Div3|auto_generated|divider|divider|add_sub_10_result_int[11]~16_combout\,
	datac => \afficher|Div3|auto_generated|divider|divider|add_sub_9_result_int[10]~14_combout\,
	datad => \afficher|Div3|auto_generated|divider|divider|add_sub_11_result_int[11]~16_combout\,
	combout => \afficher|Afficheunite|Mux0~0_wirecell_combout\);

-- Location: FF_X54_Y52_N3
\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \Add0~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly\(1));

-- Location: LCCOMB_X54_Y52_N6
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly\(1),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1_combout\);

-- Location: FF_X54_Y52_N7
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel\(1));

-- Location: FF_X55_Y49_N11
\afficher|cur_adc_chanel[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel\(1),
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|cur_adc_chanel\(1));

-- Location: FF_X54_Y52_N19
\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \Add0~1_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly\(3));

-- Location: LCCOMB_X54_Y52_N4
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly\(3),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3_combout\);

-- Location: FF_X54_Y52_N5
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel\(3));

-- Location: LCCOMB_X77_Y42_N24
\afficher|cur_adc_chanel[3]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|cur_adc_chanel[3]~feeder_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel\(3),
	combout => \afficher|cur_adc_chanel[3]~feeder_combout\);

-- Location: FF_X77_Y42_N25
\afficher|cur_adc_chanel[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \afficher|cur_adc_chanel[3]~feeder_combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|cur_adc_chanel\(3));

-- Location: LCCOMB_X54_Y52_N8
\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0_combout\ = !\SW[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SW[0]~input_o\,
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0_combout\);

-- Location: FF_X54_Y52_N9
\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[0]~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly\(0));

-- Location: LCCOMB_X54_Y52_N22
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datac => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly\(0),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0_combout\);

-- Location: FF_X54_Y52_N23
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~0_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel\(0));

-- Location: LCCOMB_X77_Y42_N4
\afficher|cur_adc_chanel[0]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|cur_adc_chanel[0]~feeder_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel\(0),
	combout => \afficher|cur_adc_chanel[0]~feeder_combout\);

-- Location: FF_X77_Y42_N5
\afficher|cur_adc_chanel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \afficher|cur_adc_chanel[0]~feeder_combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|cur_adc_chanel\(0));

-- Location: FF_X54_Y52_N13
\u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	asdata => \Add0~3_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly\(2));

-- Location: LCCOMB_X54_Y52_N28
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2_combout\ = (\u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\ & \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~combout\,
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|cmd_channel_dly\(2),
	combout => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2_combout\);

-- Location: FF_X54_Y52_N29
\u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel~2_combout\,
	clrn => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel\(2));

-- Location: LCCOMB_X77_Y42_N10
\afficher|cur_adc_chanel[2]~feeder\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|cur_adc_chanel[2]~feeder_combout\ = \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_channel\(2),
	combout => \afficher|cur_adc_chanel[2]~feeder_combout\);

-- Location: FF_X77_Y42_N11
\afficher|cur_adc_chanel[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|altpll_sys|sd1|wire_pll7_clk[0]~clkctrl_outclk\,
	d => \afficher|cur_adc_chanel[2]~feeder_combout\,
	ena => \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \afficher|cur_adc_chanel\(2));

-- Location: LCCOMB_X77_Y42_N16
\afficher|Affichecanal|Mux6~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichecanal|Mux6~0_combout\ = (\afficher|cur_adc_chanel\(1) & (\afficher|cur_adc_chanel\(3))) # (!\afficher|cur_adc_chanel\(1) & (\afficher|cur_adc_chanel\(2) $ (((!\afficher|cur_adc_chanel\(3) & \afficher|cur_adc_chanel\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|cur_adc_chanel\(1),
	datab => \afficher|cur_adc_chanel\(3),
	datac => \afficher|cur_adc_chanel\(0),
	datad => \afficher|cur_adc_chanel\(2),
	combout => \afficher|Affichecanal|Mux6~0_combout\);

-- Location: LCCOMB_X77_Y42_N14
\afficher|Affichecanal|Mux5~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichecanal|Mux5~0_combout\ = (\afficher|cur_adc_chanel\(3) & ((\afficher|cur_adc_chanel\(1)) # ((\afficher|cur_adc_chanel\(2))))) # (!\afficher|cur_adc_chanel\(3) & (\afficher|cur_adc_chanel\(2) & (\afficher|cur_adc_chanel\(1) $ 
-- (\afficher|cur_adc_chanel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|cur_adc_chanel\(1),
	datab => \afficher|cur_adc_chanel\(3),
	datac => \afficher|cur_adc_chanel\(0),
	datad => \afficher|cur_adc_chanel\(2),
	combout => \afficher|Affichecanal|Mux5~0_combout\);

-- Location: LCCOMB_X77_Y42_N30
\afficher|Affichecanal|Mux4~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichecanal|Mux4~0_combout\ = (\afficher|cur_adc_chanel\(2) & (((\afficher|cur_adc_chanel\(3))))) # (!\afficher|cur_adc_chanel\(2) & (\afficher|cur_adc_chanel\(1) & ((\afficher|cur_adc_chanel\(3)) # (!\afficher|cur_adc_chanel\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|cur_adc_chanel\(1),
	datab => \afficher|cur_adc_chanel\(3),
	datac => \afficher|cur_adc_chanel\(0),
	datad => \afficher|cur_adc_chanel\(2),
	combout => \afficher|Affichecanal|Mux4~0_combout\);

-- Location: LCCOMB_X77_Y42_N8
\afficher|Affichecanal|Mux3~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichecanal|Mux3~0_combout\ = (\afficher|cur_adc_chanel\(0) & ((\afficher|cur_adc_chanel\(3)) # (\afficher|cur_adc_chanel\(1) $ (!\afficher|cur_adc_chanel\(2))))) # (!\afficher|cur_adc_chanel\(0) & ((\afficher|cur_adc_chanel\(1) & 
-- (\afficher|cur_adc_chanel\(3))) # (!\afficher|cur_adc_chanel\(1) & ((\afficher|cur_adc_chanel\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|cur_adc_chanel\(1),
	datab => \afficher|cur_adc_chanel\(3),
	datac => \afficher|cur_adc_chanel\(0),
	datad => \afficher|cur_adc_chanel\(2),
	combout => \afficher|Affichecanal|Mux3~0_combout\);

-- Location: LCCOMB_X77_Y42_N22
\afficher|Affichecanal|Mux2~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichecanal|Mux2~0_combout\ = (\afficher|cur_adc_chanel\(0)) # ((\afficher|cur_adc_chanel\(1) & (\afficher|cur_adc_chanel\(3))) # (!\afficher|cur_adc_chanel\(1) & ((\afficher|cur_adc_chanel\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|cur_adc_chanel\(1),
	datab => \afficher|cur_adc_chanel\(3),
	datac => \afficher|cur_adc_chanel\(0),
	datad => \afficher|cur_adc_chanel\(2),
	combout => \afficher|Affichecanal|Mux2~0_combout\);

-- Location: LCCOMB_X77_Y42_N12
\afficher|Affichecanal|Mux1~0\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichecanal|Mux1~0_combout\ = (\afficher|cur_adc_chanel\(0) & ((\afficher|cur_adc_chanel\(1)) # (\afficher|cur_adc_chanel\(3) $ (!\afficher|cur_adc_chanel\(2))))) # (!\afficher|cur_adc_chanel\(0) & ((\afficher|cur_adc_chanel\(2) & 
-- ((\afficher|cur_adc_chanel\(3)))) # (!\afficher|cur_adc_chanel\(2) & (\afficher|cur_adc_chanel\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|cur_adc_chanel\(1),
	datab => \afficher|cur_adc_chanel\(3),
	datac => \afficher|cur_adc_chanel\(0),
	datad => \afficher|cur_adc_chanel\(2),
	combout => \afficher|Affichecanal|Mux1~0_combout\);

-- Location: LCCOMB_X77_Y42_N18
\afficher|Affichecanal|Mux0~0_wirecell\ : fiftyfivenm_lcell_comb
-- Equation(s):
-- \afficher|Affichecanal|Mux0~0_wirecell_combout\ = (\afficher|cur_adc_chanel\(1) & ((\afficher|cur_adc_chanel\(3)) # ((\afficher|cur_adc_chanel\(0) & \afficher|cur_adc_chanel\(2))))) # (!\afficher|cur_adc_chanel\(1) & (\afficher|cur_adc_chanel\(3) $ 
-- (((!\afficher|cur_adc_chanel\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010011001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \afficher|cur_adc_chanel\(1),
	datab => \afficher|cur_adc_chanel\(3),
	datac => \afficher|cur_adc_chanel\(0),
	datad => \afficher|cur_adc_chanel\(2),
	combout => \afficher|Affichecanal|Mux0~0_wirecell_combout\);

-- Location: IOIBUF_X0_Y23_N22
\ADC_CLK_10~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_ADC_CLK_10,
	o => \ADC_CLK_10~input_o\);

-- Location: IOIBUF_X78_Y29_N22
\MAX10_CLK2_50~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_MAX10_CLK2_50,
	o => \MAX10_CLK2_50~input_o\);

-- Location: IOIBUF_X49_Y54_N29
\KEY[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X49_Y54_N1
\SW[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X54_Y54_N15
\SW[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X58_Y54_N29
\SW[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X56_Y54_N1
\SW[8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X69_Y54_N1
\SW[9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X38_Y0_N29
\GSENSOR_SDI~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GSENSOR_SDI,
	o => \GSENSOR_SDI~input_o\);

-- Location: IOIBUF_X0_Y16_N15
\CLK_I2C_SDA~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => CLK_I2C_SDA,
	o => \CLK_I2C_SDA~input_o\);

-- Location: IOIBUF_X38_Y0_N22
\GSENSOR_SDO~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GSENSOR_SDO,
	o => \GSENSOR_SDO~input_o\);

-- Location: IOIBUF_X20_Y0_N15
\GPIO[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(4),
	o => \GPIO[4]~input_o\);

-- Location: IOIBUF_X24_Y0_N1
\GPIO[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(5),
	o => \GPIO[5]~input_o\);

-- Location: IOIBUF_X20_Y0_N22
\GPIO[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(6),
	o => \GPIO[6]~input_o\);

-- Location: IOIBUF_X24_Y0_N8
\GPIO[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(7),
	o => \GPIO[7]~input_o\);

-- Location: IOIBUF_X16_Y0_N29
\GPIO[8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(8),
	o => \GPIO[8]~input_o\);

-- Location: IOIBUF_X14_Y0_N8
\GPIO[9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(9),
	o => \GPIO[9]~input_o\);

-- Location: IOIBUF_X14_Y0_N1
\GPIO[10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(10),
	o => \GPIO[10]~input_o\);

-- Location: IOIBUF_X54_Y0_N29
\GPIO[11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(11),
	o => \GPIO[11]~input_o\);

-- Location: IOIBUF_X51_Y0_N22
\GPIO[12]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(12),
	o => \GPIO[12]~input_o\);

-- Location: IOIBUF_X46_Y0_N1
\GPIO[13]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(13),
	o => \GPIO[13]~input_o\);

-- Location: IOIBUF_X46_Y0_N8
\GPIO[14]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(14),
	o => \GPIO[14]~input_o\);

-- Location: IOIBUF_X40_Y0_N15
\GPIO[15]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(15),
	o => \GPIO[15]~input_o\);

-- Location: IOIBUF_X40_Y0_N22
\GPIO[16]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(16),
	o => \GPIO[16]~input_o\);

-- Location: IOIBUF_X36_Y0_N1
\GPIO[17]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(17),
	o => \GPIO[17]~input_o\);

-- Location: IOIBUF_X38_Y0_N8
\GPIO[18]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(18),
	o => \GPIO[18]~input_o\);

-- Location: IOIBUF_X36_Y0_N8
\GPIO[19]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(19),
	o => \GPIO[19]~input_o\);

-- Location: IOIBUF_X38_Y0_N15
\GPIO[20]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(20),
	o => \GPIO[20]~input_o\);

-- Location: IOIBUF_X34_Y0_N1
\GPIO[21]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(21),
	o => \GPIO[21]~input_o\);

-- Location: IOIBUF_X34_Y0_N22
\GPIO[22]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(22),
	o => \GPIO[22]~input_o\);

-- Location: IOIBUF_X20_Y0_N1
\GPIO[23]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(23),
	o => \GPIO[23]~input_o\);

-- Location: IOIBUF_X31_Y0_N15
\GPIO[24]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(24),
	o => \GPIO[24]~input_o\);

-- Location: IOIBUF_X20_Y0_N8
\GPIO[25]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(25),
	o => \GPIO[25]~input_o\);

-- Location: IOIBUF_X29_Y0_N15
\GPIO[26]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(26),
	o => \GPIO[26]~input_o\);

-- Location: IOIBUF_X20_Y0_N29
\GPIO[27]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(27),
	o => \GPIO[27]~input_o\);

-- Location: IOIBUF_X29_Y0_N22
\GPIO[28]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(28),
	o => \GPIO[28]~input_o\);

-- Location: IOIBUF_X18_Y0_N1
\GPIO[29]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(29),
	o => \GPIO[29]~input_o\);

-- Location: IOIBUF_X26_Y0_N1
\GPIO[30]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(30),
	o => \GPIO[30]~input_o\);

-- Location: IOIBUF_X24_Y0_N15
\GPIO[31]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(31),
	o => \GPIO[31]~input_o\);

-- Location: IOIBUF_X22_Y0_N8
\GPIO[32]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(32),
	o => \GPIO[32]~input_o\);

-- Location: IOIBUF_X24_Y0_N22
\GPIO[33]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(33),
	o => \GPIO[33]~input_o\);

-- Location: IOIBUF_X22_Y0_N15
\GPIO[34]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(34),
	o => \GPIO[34]~input_o\);

-- Location: IOIBUF_X18_Y0_N22
\GPIO[35]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(35),
	o => \GPIO[35]~input_o\);

-- Location: IOIBUF_X29_Y0_N29
\ARDUINO_IO[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(0),
	o => \ARDUINO_IO[0]~input_o\);

-- Location: IOIBUF_X29_Y0_N8
\ARDUINO_IO[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(1),
	o => \ARDUINO_IO[1]~input_o\);

-- Location: IOIBUF_X29_Y0_N1
\ARDUINO_IO[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(2),
	o => \ARDUINO_IO[2]~input_o\);

-- Location: IOIBUF_X31_Y0_N8
\ARDUINO_IO[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(3),
	o => \ARDUINO_IO[3]~input_o\);

-- Location: IOIBUF_X34_Y0_N15
\ARDUINO_IO[4]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(4),
	o => \ARDUINO_IO[4]~input_o\);

-- Location: IOIBUF_X34_Y0_N8
\ARDUINO_IO[5]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(5),
	o => \ARDUINO_IO[5]~input_o\);

-- Location: IOIBUF_X40_Y0_N8
\ARDUINO_IO[6]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(6),
	o => \ARDUINO_IO[6]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\ARDUINO_IO[7]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(7),
	o => \ARDUINO_IO[7]~input_o\);

-- Location: IOIBUF_X69_Y0_N22
\ARDUINO_IO[8]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(8),
	o => \ARDUINO_IO[8]~input_o\);

-- Location: IOIBUF_X58_Y0_N29
\ARDUINO_IO[9]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(9),
	o => \ARDUINO_IO[9]~input_o\);

-- Location: IOIBUF_X56_Y0_N8
\ARDUINO_IO[10]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(10),
	o => \ARDUINO_IO[10]~input_o\);

-- Location: IOIBUF_X58_Y0_N15
\ARDUINO_IO[11]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(11),
	o => \ARDUINO_IO[11]~input_o\);

-- Location: IOIBUF_X62_Y0_N15
\ARDUINO_IO[12]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(12),
	o => \ARDUINO_IO[12]~input_o\);

-- Location: IOIBUF_X56_Y0_N1
\ARDUINO_IO[13]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_IO(13),
	o => \ARDUINO_IO[13]~input_o\);

-- Location: IOIBUF_X71_Y54_N29
\ARDUINO_RESET_N~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ARDUINO_RESET_N,
	o => \ARDUINO_RESET_N~input_o\);

-- Location: IOIBUF_X31_Y0_N22
\GPIO[0]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(0),
	o => \GPIO[0]~input_o\);

-- Location: IOIBUF_X24_Y0_N29
\GPIO[1]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(1),
	o => \GPIO[1]~input_o\);

-- Location: IOIBUF_X31_Y0_N29
\GPIO[2]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(2),
	o => \GPIO[2]~input_o\);

-- Location: IOIBUF_X22_Y0_N1
\GPIO[3]~input\ : fiftyfivenm_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	listen_to_nsleep_signal => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO(3),
	o => \GPIO[3]~input_o\);

-- Location: UNVM_X0_Y40_N40
\~QUARTUS_CREATED_UNVM~\ : fiftyfivenm_unvm
-- pragma translate_off
GENERIC MAP (
	addr_range1_end_addr => -1,
	addr_range1_offset => -1,
	addr_range2_end_addr => -1,
	addr_range2_offset => -1,
	addr_range3_offset => -1,
	is_compressed_image => "false",
	is_dual_boot => "false",
	is_eram_skip => "false",
	max_ufm_valid_addr => -1,
	max_valid_addr => -1,
	min_ufm_valid_addr => -1,
	min_valid_addr => -1,
	part_name => "quartus_created_unvm",
	reserve_block => "true")
-- pragma translate_on
PORT MAP (
	nosc_ena => \~GND~combout\,
	xe_ye => \~GND~combout\,
	se => \~GND~combout\,
	busy => \~QUARTUS_CREATED_UNVM~~busy\);

-- Location: ADCBLOCK_X43_Y51_N0
\~QUARTUS_CREATED_ADC2~\ : fiftyfivenm_adcblock
-- pragma translate_off
GENERIC MAP (
	analog_input_pin_mask => 0,
	clkdiv => 1,
	device_partname_fivechar_prefix => "none",
	is_this_first_or_second_adc => 2,
	prescalar => 0,
	pwd => 1,
	refsel => 0,
	reserve_block => "true",
	testbits => 66,
	tsclkdiv => 1,
	tsclksel => 0)
-- pragma translate_on
PORT MAP (
	soc => \~GND~combout\,
	usr_pwd => VCC,
	tsen => \~GND~combout\,
	chsel => \~QUARTUS_CREATED_ADC2~_CHSEL_bus\,
	eoc => \~QUARTUS_CREATED_ADC2~~eoc\);
END structure;


