#! Test1
#! Test2
#! Test3

module ffobar:
  generics:
    uint stages = 8
  ports:
    # Clock
    bit     in  clk
    # Reset
    bit     in  rst
    bit     in  en
    bit     in  din
    uint(8) in  sel
    bit     out dout

arch fdl for ffobar:
  declare:
    # Shift register
    bit[stages]  reg = x'00'
    attr (foo = 10, bar = stuff) for reg

  logic:
      
    (foo, bar) = boop()
      
