tarted
grid
device OSC
{
    // grid_property_def_start
    // grid_property_def_end

    parameter
    (
        config bit CP_CLK_USER_DIV[6:0] = 7'b0000010
    );
    port
    (
// configuration_body_def_on


    config input SC_CLK_USER_DIV[6:0] = 7'h0
    /* pragma  PAP_CFG_BIT_NAME  = "SC_CLK_USER_DIV[6],SC_CLK_USER_DIV[5],SC_CLK_USER_DIV[4],SC_CLK_USER_DIV[3],SC_CLK_USER_DIV[2],SC_CLK_USER_DIV[1],SC_CLK_USER_DIV[0]" */,

// configuration_body_def_end

        input OSC_EN = 1'b1,
        input RST_N = 1'b1,
        output CLK_USER
    );
};
//grid device end

//grid device structure netlist started
structure netlist of OSC
{
};
//grid device structure netlist end
//grid device configure body started

configuration cfg of OSC
{

 // assign config body begin
    SC_CLK_USER_DIV   :=  CP_CLK_USER_DIV;
// assign config body end
};

//grid device configure body end

timing osc_tnl of OSC
{
   int CLK_DIV = to_integer(CP_CLK_USER_DIV);

   operator V_OSC_E1 V_OSC_E1
        parameter map
        (
            CLK_DIV   => CLK_DIV
        )
        port map
        (
            CLKOUT  => CLK_USER,
            EN      => OSC_EN,
            RST_N   => RST_N
        );
};
