$date
	Sun Oct 23 07:49:34 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#290862
b10 &
b10 %
1$
b10 !
1"
#290863
0"
#290866
b1 &
b1 %
1#
#290870
b0 &
0#
b0 %
0$
#1206329
b1111 !
1"
#1206330
b1111 &
b1111 %
1$
#1206331
0"
#1206334
b101110 &
b101110 %
#1206338
b10111 &
b10111 %
#1206342
b1000110 &
b1000110 %
#1206346
b100011 &
b100011 %
#1206350
b1101010 &
b1101010 %
#1206354
b110101 &
b110101 %
#1206358
b10100000 &
b10100000 %
#1206362
b1010000 &
b1010000 %
#1206366
b101000 &
b101000 %
#1206370
b10100 &
b10100 %
#1206374
b1010 &
b1010 %
#1206378
b101 &
b101 %
#1206382
b10000 &
b10000 %
#1206386
b1000 &
b1000 %
#1206390
b100 &
b100 %
#1206394
b10 &
b10 %
#1206398
b1 &
1#
b1 %
#1206402
b0 &
b0 %
0#
0$
#2275926
b10 &
b10 %
1$
b10 !
1"
#2275927
0"
#2275930
b1 &
b1 %
1#
#2275934
b0 &
0#
b0 %
0$
#4500012
