[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of CD4504BMPWREP production of TEXAS INSTRUMENTS from the text:1\nFEATURES\nSUPPORTS\nDEFENSE,\nAEROSPACE,\n1\n2\n3\n4\n5\n6\n7\n816\n15\n14\n13\n12\n11\n10\n9VCC\nAOUT\nAIN\nBOUT\nBIN\nCOUT\nCIN\nVSSVDD\nFOUT\nFIN\nSELECT\nEOUT\nEIN\nDOUT\nDIN(TO P VIEW )\nDESCRIPTION\nCD4504B-EP\nwww.ti.com\n..........................................................................................................................................................................................\nSCHS369\n–\nNOVEMBER\n2008\nCMOS\nHEX\nVOLTAGE-LEVEL\nSHIFTER\nFOR\nTTL-TO-CMOS\nor\nCMOS-TO-CMOS\nOPERATION\nAND\nMEDICAL\nAPPLICATIONS\n•\nIndependence\nof\nPower-Supply\nSequence\n•\nControlled\nBaseline\nConsiderations\n–\nV\nCC\nCan\nExceed\nV\nDD\n;\nInput\nSignals\nCan\nExceed\nBoth\nV\nCC\nand\nV\nDD\n•\nOne\nAssembly/Test\nSite\n•\nOne\nFabrication\nSite\n•\nUp\nand\nDown\nLevel-Shifting\nCapability\n•\nAvailable\nin\nMilitary\n(\n–\n55\n°\nC/125\n°\nC)\n•\nShiftable\nInput\nThreshold\nfor\nEither\nCMOS\nor\nTemperature\nRange\n(1)\nTTL\nCompatibility\n•\nExtended\nProduct\nLife\nCycle\n•\nStandardized\nSymmetrical\nOutput\n•\nExtended\nProduct-Change\nNotification\nCharacteristics\n•\nProduct\nTraceability\n•\n100%\nTested\nfor\nQuiescent\nCurrent\nat\n20\nV\n•\nMaximum\nInput\nCurrent\nof\n1\nµ\nA\nat\n18\nV\nOver\nFull\nPackage-Temperature\nRange:\n100\nnA\nat\n18\nV\nand\n25\n°\nC\n•\n5\nV,\n10\nV,\nand\n15\nV\nParametric\nRatings\n•\nMeets\nAll\nRequirements\nof\nJEDEC\nStandard\nNo.\n13B,\n"Standard\nSpecifications\nfor\nDescription\nof\n\'B\'\nSeries\nCMOS\nDevices"\n(1)\nAdditional\ntemperature\nranges\nare\navailable\n–\ncontact\nfactory\nCD4504B\nhex\nvoltage\nlevel-shifter\nconsists\nof\nsix\ncircuits\nwhich\nshift\ninput\nsignals\nfrom\nthe\nV\nCC\nlogic\nlevel\nto\nthe\nV\nDD\nlogic\nlevel.\nTo\nshift\nTTL\nsignals\nto\nCMOS\nlogic\nlevels,\nthe\nSELECT\ninput\nis\nat\nthe\nV\nCC\nHIGH\nlogic\nstate.\nWhen\nthe\nSELECT\ninput\nis\nat\na\nLOW\nlogic\nstate,\neach\ncircuit\ntranslates\nsignals\nfrom\none\nCMOS\nlevel\nto\nanother.\nORDERING\nINFORMATION\n(1)\nT\nA\nPACKAGE\n(2)\nORDERABLE\nPART\nNUMBER\nTOP-SIDE\nMARKING\n–\n55\n°\nC\nto\n125\n°\nC\nTSSOP\n–\nPW\nReel\nof\n2000\nCD4504BMPWREP\n4504BEP\n(1)\nPackage\ndrawings,\nthermal\ndata,\nand\nsymbolization\nare\navailable\nat\nwww.ti.com/packaging\n.\n(2)\nFor\nthe\nmost\ncurrent\npackage\nand\nordering\ninformation,\nsee\nthe\nPackage\nOption\nAddendum\nat\nthe\nend\nof\nthis\ndocument,\nor\nsee\nthe\nTI\nwebsite\nat\nwww.ti.com\n.\n1\nPlease\nbe\naware\nthat\nan\nimportant\nnotice\nconcerning\navailability,\nstandard\nwarranty,\nand\nuse\nin\ncritical\napplications\nof\nTexas\nInstruments\nsemiconductor\nproducts\nand\ndisclaimers\nthereto\nappears\nat\nthe\nend\nof\nthis\ndata\nsheet.\nPRODUCTION\nDATA\ninformation\nis\ncurrent\nas\nof\npublication\ndate.\nCopyright\n©\n2008,\nTexas\nInstruments\nIncorporated\nProducts\nconform\nto\nspecifications\nper\nthe\nterms\nof\nthe\nTexas\nInstruments\nstandard\nwarranty.\nProduction\nprocessing\ndoes\nnot\nnecessarily\ninclude\ntesting\nof\nall\nparameters.\n\nABSOLUTE\nMAXIMUM\nRATINGS\nCD4504B-EP\nSCHS369\n–\nNOVEMBER\n2008\n..........................................................................................................................................................................................\nwww.ti.com\nFUNCTIONAL\nBLOCK\nDIAGRAM\nover\noperating\nfree-air\ntemperature\nrange\n(unless\notherwise\nnoted)\nMIN\nMAX\nUNIT\nV\nDD\nDC\nsupply-voltage\nrange,\nvoltages\nreferenced\nto\nV\nSS\nterminal\n–\n0.5\n+20\nV\nInput\nvoltage\nrange,\nall\ninputs\n–\n0.5\nV\nCC\n+\n0.5\nV\nDC\ninput\ncurrent,\nany\none\ninput\n±\n10\nmA\nT\nA\n=\n–\n55\n°\nC\nto\n+100\n°\nC\n500\nmW\nP\nD\nPower\ndissipation\nper\npackage\nDerate\nLinearly\nat\n12\nmW/\n°\nC\nto\nT\nA\n=\n+100\n°\nC\nto\n+125\n°\nC\n200\nnW\nDevice\ndissipation\nper\noutput\ntransistor,\n100\nmW\nfor\nTA\n=\nfull\npackage-temperature\nrange\n(all\npackage\ntypes)\nT\nA\nOperating\ntemperature\nrange\n–\n55\n+125\n°\nC\nθ\nJA\nPackage\nthermal\nimpedance\n(1)\n91.1\n°\nC/W\nT\nstg\nStorage\ntemperature\nrange\n–\n85\n+150\n°\nC\nLead\ntemperature\n(during\nsoldering),\nat\ndistance\n1/16\n±\n1/32\ninch\n(1.59\n±\n0.79\nmm)\nfrom\ncase\nfor\n+265\n°\nC\n10\ns\nmax\n(1)\nThe\npackage\nthermal\nimpedance\nis\ncalculated\nin\naccordance\nwith\nJESD\n51-7.\n2\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2008,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nCD4504B-EP\n\nSTATIC\nELECTRICAL\nCHARACTERISTICS\nCD4504B-EP\nwww.ti.com\n..........................................................................................................................................................................................\nSCHS369\n–\nNOVEMBER\n2008\nover\noperating\nfree-air\ntemperature\nrange\n(unless\notherwise\nnoted)\nCONDITIONS\nLIMITS\nAT\nINDICATED\nTEMPERATURES\n(\n°\nC)\nCHARACTERISTIC\n+25\nUNIT\nV\nO\nV\nIN\nV\nCC\nV\nCC\n–\n55\n–\n40\n+85\n+125\n(V)\n(V)\n(V)\n(V)\nMIN\nTYP\nMAX\n0,\n5\n5\n5\n1.5\n1.5\n1.5\n1.5\n0.02\n1.5\nmA\n0,\n10\n5\n10\n2\n2\n2\n2\n0.02\n2\nQuiescent\ndevice\ncurrent,\nI\nDD\nmax\nand\nI\nCC\nin\nCMOS-CMOS\nmode\n0,\n15\n5\n15\n4\n4\n120\n120\n0.02\n4\nµ\nA\n0,\n20\n5\n20\n20\n20\n600\n600\n0.04\n20\n0,\n5\n5\n5\n5\n5\n6\n6\n2.5\n5\nQuiescent\ndevice\ncurrent,\n0,\n10\n5\n10\n5\n5\n6\n6\n2.5\n5\nmA\nI\nCC\nmax\nTTL-CMOS\nmode\n0,\n15\n5\n15\n5\n5\n6\n6\n2.5\n5\n0.4\n0,\n5\n5\n0.64\n0.61\n0.42\n0.36\n0.51\n1\nOutput\nlow\n(sink)\ncurrent,\n0.5\n0,\n10\n10\n1.6\n1.5\n1.1\n0.9\n1.3\n2.6\nI\nOL\nmin\n1.5\n0,\n15\n15\n4.2\n4\n2.8\n2.4\n3.4\n6.8\n4.6\n0,\n5\n5\n–\n0.64\n–\n0.61\n–\n0.42\n–\n0.36\n–\n0.51\n–\n1\nmA\n2.5\n0,\n5\n5\n–\n2\n–\n1.8\n–\n1.3\n–\n1.15\n–\n1.6\n–\n3.2\nOutput\nhigh\n(source)\ncurrent,\nI\nOH\nmin\n9.5\n0,\n10\n10\n–\n1.6\n–\n1.5\n–\n1.1\n–\n0.9\n–\n1.3\n–\n2.6\n13.5\n0,\n15\n15\n–\n4.2\n–\n4\n–\n2.8\n–\n2.4\n–\n3.4\n–\n6.8\n0,\n5\n5\n0.05\n0\n0.05\nOutput\nvoltage:\n0,\n10\n10\n0.05\n0\n0.05\nlow-level,\nV\nOL\nmax\n0,\n15\n15\n0.05\n0\n0.05\n0,\n5\n5\n4.95\n4.95\n5\nOutput\nvoltage:\n0,\n10\n10\n9.95\n9.95\n10\nhigh-level,\nV\nOH\nmin\n0,\n15\n15\n14.95\n14.95\n15\nTTL-CMOS\n1\n5\n10\n0.8\n0.8\nTTL-CMOS\n1\n5\n15\n0.8\n0.8\nV\nInput\nlow\nvoltage,\nCMOS-CMOS\n1\n5\n10\n1.5\n1.5\nV\nIL\nmax\n(1)\nCMOS-CMOS\n1.5\n5\n15\n1.5\n1.5\nCMOS-CMOS\n1.5\n10\n15\n3\n3\nTTL-CMOS\n9\n5\n10\n2\n2\nTTL-CMOS\n13.5\n5\n15\n2\n2\nInput\nhigh\nvoltage,\nCMOS-CMOS\n9\n5\n10\n3.5\n3.5\nV\nIH\nmin\n(1)\nCMOS-CMOS\n13.5\n5\n15\n3.5\n3.5\nCMOS-CMOS\n13.5\n10\n15\n7\n7\nInput\ncurrent,\nI\nIN\nmax\n0,\n18\n18\n±\n0.1\n±\n0.1\n±\n1\n±\n1\n±\n10\n–\n5\n±\n0.1\nµ\nA\n(1)\nApplies\nto\nthe\nsix\ninput\nsignals.\nFor\nmode\ncontrol\n(P13),\nonly\nthe\nCMOS-CMOS\nratings\napply.\nCopyright\n©\n2008,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n3\nProduct\nFolder\nLink(s):\nCD4504B-EP\n\nCD4504B-EP\nSCHS369\n–\nNOVEMBER\n2008\n..........................................................................................................................................................................................\nwww.ti.com\nFigure\n1.\nTypical\nOutput\nLow\n(sink)\nCurrent\nCharacteristics\nFigure\n2.\nMinimum\nOutput\nLow\n(sink)\nCurrent\nCharacteristics\nFigure\n3.\nTypical\nOutput\nHigh\n(source)\nCurrent\nCharacteristics\n4\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2008,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nCD4504B-EP\n\nCD4504B-EP\nwww.ti.com\n..........................................................................................................................................................................................\nSCHS369\n–\nNOVEMBER\n2008\nFigure\n4.\nMinimum\nOutput\nHigh\n(source)\nCurrent\nCharacteristics\nCopyright\n©\n2008,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n5\nProduct\nFolder\nLink(s):\nCD4504B-EP\n\nRECOMMENDED\nOPERATING\nCONDITIONS\nDYNAMIC\nELECTRICAL\nCHARACTERISTICS\nCD4504B-EP\nSCHS369\n–\nNOVEMBER\n2008\n..........................................................................................................................................................................................\nwww.ti.com\nFor\nmaximum\nreliability,\nnominal\noperating\nconditions\nshould\nbe\nselected\nso\nthat\noperation\nis\nalways\nwithin\nthe\nfollowing\nranges:\nCHARACTERISTIC\nMIN\nMAX\nUNIT\nV\nDD\nSupply-voltage\nrange\n(for\nT\nA\n=\nfull\npackage\ntemperature\nrange)\n5\n18\nV\nT\nA\n=\n25\n°\nC,\nInput\nt\nr\n,t\nf\n=\n20\nns,\nC\nL\n=\n50\npF,\nR\nL\n=\n200\nΩ\nLIMITS\nV\nCC\nV\nDD\nCHARACTERISTIC\nSHIFTING\nMODE\nUNIT\n(V)\n(V)\nTYP\nMAX\n5\n10\n140\n280\nTTL\nto\nCMOS\nV\nDD\n>\nV\nCC\n5\n15\n140\n280\n5\n10\n120\n240\nCMOS\nto\nCMOS\n5\n15\n120\n240\nV\nDD\n>\nV\nCC\nt\nPHL\nPropagation\ndelay:\nhigh-to-low,\nns\n10\n15\n70\n140\n10\n5\n275\n550\nCMOS\nto\nCMOS\n15\n5\n275\n550\nV\nCC\n>\nV\nDD\n15\n10\n70\n140\n5\n10\n140\n280\nTTL\nto\nCMOS\nV\nDD\n>\nV\nCC\n5\n15\n140\n280\n5\n10\n120\n240\nCMOS\nto\nCMOS\n5\n15\n120\n240\nV\nDD\n>\nV\nCC\nt\nPLH\nPropagation\ndelay:\nlow-to-high\nns\n10\n15\n70\n140\n10\n5\n200\n400\nCMOS\nto\nCMOS\n15\n5\n200\n400\nV\nCC\n>\nV\nDD\n15\n10\n60\n120\n5\n100\n200\nt\nTHL\n,\nt\nTLH\nTransition\ntime\nAll\nmodes\n10\n50\n100\nns\n15\n40\n80\nC\nIN\nInput\ncapacitance\nAny\ninput\n5\n7.5\npF\nFigure\n5.\nQuiescent\nDevice\nCurrent\n6\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2008,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nCD4504B-EP\n\nCD4504B-EP\nwww.ti.com\n..........................................................................................................................................................................................\nSCHS369\n–\nNOVEMBER\n2008\nFigure\n6.\nInput\nCurrent\nFigure\n7.\nInput\nVoltage\nFigure\n8.\nTypical\nInput\nSwitching\nas\na\nFunction\nof\nFigure\n9.\nTypical\nInput\nSwitching\nas\na\nFunction\nof\nHigh-Level\nSupply\nVoltage\n(SELECT\nat\nV\nCC\n–\nCMOS\nHigh-Level\nSupply\nVoltage\n(SELECT\nat\nV\nSS\n–\nTTL\nMode)\nMode\nCopyright\n©\n2008,\nTexas\nInstruments\nIncorporated\nSubmit\nDocumentation\nFeedback\n7\nProduct\nFolder\nLink(s):\nCD4504B-EP\n\nCD4504B-EP\nSCHS369\n–\nNOVEMBER\n2008\n..........................................................................................................................................................................................\nwww.ti.com\nFigure\n10.\nHigh-Level\nSupply\nVoltage\nvs.\nLow-Level\nSupply\nVoltage\nA.\nDimensions\nin\nparentheses\nare\nin\nmillimeters\nand\nare\nderived\nform\nthe\nbasic\ninch\ndimensions\nas\nindicated.\nGrid\ngraduations\nare\nin\nmils\n(10\n–\n3\ninch).\nFigure\n11.\nDimensions\nand\nPad\nLayout\n8\nSubmit\nDocumentation\nFeedback\nCopyright\n©\n2008,\nTexas\nInstruments\nIncorporated\nProduct\nFolder\nLink(s):\nCD4504B-EP\n\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nCD4504BMPWREP ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 4504BEP\nV62/09606-01XE ACTIVE TSSOP PW162000RoHS & Green NIPDAU Level-1-260C-UNLIM -55 to 125 4504BEP\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2 \n OTHER QUALIFIED VERSIONS OF CD4504B-EP :\n•Catalog: CD4504B\n•Military: CD4504B-MIL\n NOTE: Qualified Version Definitions:\n•Catalog - TI\'s standard catalog product\n•Military - QML certified for Military and Defense Applications\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nCD4504BMPWREP TSSOP PW162000 330.0 12.4 6.95.61.68.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nCD4504BMPWREP TSSOP PW 162000 356.0 356.0 35.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n14X 0.65\n2X\n4.55\n16X 0.30\n0.19 TYP6.66.2\n1.2 MAX\n0.150.050.25\nGAGE PLANE\n-80B\nNOTE 44.54.3A\nNOTE 35.14.9\n0.750.50(0.15) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/20171\n8\n916\n0.1 C A BPIN 1 INDEX AREA\nSEE DETAIL  A0.1 C\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-153. SEATINGPLANE\nA  20DETAIL A\nTYPICALSCALE  2.500\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.05 MAX\nALL AROUND0.05 MINALL AROUND16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. LAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 10XSYMMSYMM\n1\n8 916\n15.000METALSOLDER MASK\nOPENINGMETAL UNDER\nSOLDER MASKSOLDER MASKOPENING\nEXPOSED METAL EXPOSED METAL\nSOLDER MASK DETAILSNON-SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n16X (1.5)\n16X (0.45)\n14X (0.65)\n(5.8)(R0.05) TYPTSSOP - 1.2 mm max height PW0016A\nSMALL OUTLINE PACKAGE\n4220204/A   02/2017\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE: 10XSYMM\nSYMM1\n8 916\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: CD4504BMPWREP

**Manufacturer:** Texas Instruments  
**Product Code:** CD4504BMPWREP  
**Type:** CMOS Hex Voltage-Level Shifter

#### Key Specifications:
- **Voltage Ratings:**
  - VDD (DC supply voltage range): -0.5V to +20V
  - Input voltage range: -0.5V to VCC + 0.5V
- **Current Ratings:**
  - DC input current (any one input): ±10 mA
  - Quiescent device current (I_DD): 4 µA (max) in CMOS-CMOS mode
- **Power Consumption:**
  - Power dissipation per package: 500 mW (derating at 12 mW/°C from 100°C to 125°C)
- **Operating Temperature Range:**
  - -55°C to +125°C
- **Package Type:**
  - TSSOP (Thin Shrink Small Outline Package), 16 pins
- **Special Features:**
  - Supports TTL-to-CMOS and CMOS-to-CMOS operation
  - Independence of power-supply sequence
  - Shiftable input threshold for TTL compatibility
  - 100% tested for quiescent current at 20V
  - Extended product life cycle and product traceability
- **Moisture Sensitive Level (MSL):**
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The CD4504BMPWREP is a CMOS hex voltage-level shifter designed to facilitate the translation of logic levels between different voltage domains, specifically from TTL (Transistor-Transistor Logic) to CMOS (Complementary Metal-Oxide-Semiconductor) and vice versa. It consists of six circuits that can shift input signals from the VCC logic level to the VDD logic level, making it versatile for various applications.

#### Typical Applications:
- **Level Shifting:** Used in systems where different components operate at different voltage levels, ensuring compatibility between TTL and CMOS devices.
- **Signal Processing:** Ideal for interfacing between microcontrollers and sensors that may operate at different voltage levels.
- **Medical and Aerospace Applications:** The component is designed to meet stringent requirements for reliability and performance in critical applications.
- **Data Communication:** Facilitates communication between devices with different logic levels, enhancing system integration.

This component is particularly useful in mixed-voltage systems, where it ensures that signals are correctly interpreted across different logic families, thereby improving the overall functionality and reliability of electronic designs.