<stg><name>loser_tree.1</name>


<trans_list>

<trans id="204" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:0 %multi_radix_hex_loser_temp0_9_addr = getelementptr i32 %multi_radix_hex_loser_temp0_9, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_9_addr"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:1 %multi_radix_hex_loser_temp0_8_addr = getelementptr i32 %multi_radix_hex_loser_temp0_8, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_8_addr"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:2 %multi_radix_hex_loser_temp0_7_addr = getelementptr i32 %multi_radix_hex_loser_temp0_7, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_7_addr"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:3 %multi_radix_hex_loser_temp0_63_addr = getelementptr i32 %multi_radix_hex_loser_temp0_63, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_63_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %multi_radix_hex_loser_temp0_62_addr = getelementptr i32 %multi_radix_hex_loser_temp0_62, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_62_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %multi_radix_hex_loser_temp0_61_addr = getelementptr i32 %multi_radix_hex_loser_temp0_61, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_61_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %multi_radix_hex_loser_temp0_60_addr = getelementptr i32 %multi_radix_hex_loser_temp0_60, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_60_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %multi_radix_hex_loser_temp0_6_addr = getelementptr i32 %multi_radix_hex_loser_temp0_6, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_6_addr"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %multi_radix_hex_loser_temp0_59_addr = getelementptr i32 %multi_radix_hex_loser_temp0_59, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_59_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %multi_radix_hex_loser_temp0_58_addr = getelementptr i32 %multi_radix_hex_loser_temp0_58, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_58_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %multi_radix_hex_loser_temp0_57_addr = getelementptr i32 %multi_radix_hex_loser_temp0_57, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_57_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %multi_radix_hex_loser_temp0_56_addr = getelementptr i32 %multi_radix_hex_loser_temp0_56, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_56_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %multi_radix_hex_loser_temp0_55_addr = getelementptr i32 %multi_radix_hex_loser_temp0_55, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_55_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %multi_radix_hex_loser_temp0_54_addr = getelementptr i32 %multi_radix_hex_loser_temp0_54, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_54_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %multi_radix_hex_loser_temp0_53_addr = getelementptr i32 %multi_radix_hex_loser_temp0_53, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_53_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %multi_radix_hex_loser_temp0_52_addr = getelementptr i32 %multi_radix_hex_loser_temp0_52, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_52_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %multi_radix_hex_loser_temp0_51_addr = getelementptr i32 %multi_radix_hex_loser_temp0_51, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_51_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %multi_radix_hex_loser_temp0_50_addr = getelementptr i32 %multi_radix_hex_loser_temp0_50, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_50_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %multi_radix_hex_loser_temp0_5_addr = getelementptr i32 %multi_radix_hex_loser_temp0_5, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_5_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %multi_radix_hex_loser_temp0_49_addr = getelementptr i32 %multi_radix_hex_loser_temp0_49, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_49_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %multi_radix_hex_loser_temp0_48_addr = getelementptr i32 %multi_radix_hex_loser_temp0_48, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_48_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %multi_radix_hex_loser_temp0_47_addr = getelementptr i32 %multi_radix_hex_loser_temp0_47, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_47_addr"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %multi_radix_hex_loser_temp0_46_addr = getelementptr i32 %multi_radix_hex_loser_temp0_46, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_46_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %multi_radix_hex_loser_temp0_45_addr = getelementptr i32 %multi_radix_hex_loser_temp0_45, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_45_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %multi_radix_hex_loser_temp0_44_addr = getelementptr i32 %multi_radix_hex_loser_temp0_44, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_44_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %multi_radix_hex_loser_temp0_43_addr = getelementptr i32 %multi_radix_hex_loser_temp0_43, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_43_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %multi_radix_hex_loser_temp0_42_addr = getelementptr i32 %multi_radix_hex_loser_temp0_42, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_42_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %multi_radix_hex_loser_temp0_41_addr = getelementptr i32 %multi_radix_hex_loser_temp0_41, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_41_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %multi_radix_hex_loser_temp0_40_addr = getelementptr i32 %multi_radix_hex_loser_temp0_40, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_40_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %multi_radix_hex_loser_temp0_4_addr = getelementptr i32 %multi_radix_hex_loser_temp0_4, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_4_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %multi_radix_hex_loser_temp0_39_addr = getelementptr i32 %multi_radix_hex_loser_temp0_39, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_39_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %multi_radix_hex_loser_temp0_38_addr = getelementptr i32 %multi_radix_hex_loser_temp0_38, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_38_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %multi_radix_hex_loser_temp0_37_addr = getelementptr i32 %multi_radix_hex_loser_temp0_37, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_37_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %multi_radix_hex_loser_temp0_36_addr = getelementptr i32 %multi_radix_hex_loser_temp0_36, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_36_addr"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %multi_radix_hex_loser_temp0_35_addr = getelementptr i32 %multi_radix_hex_loser_temp0_35, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_35_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %multi_radix_hex_loser_temp0_34_addr = getelementptr i32 %multi_radix_hex_loser_temp0_34, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_34_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %multi_radix_hex_loser_temp0_33_addr = getelementptr i32 %multi_radix_hex_loser_temp0_33, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_33_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %multi_radix_hex_loser_temp0_32_addr = getelementptr i32 %multi_radix_hex_loser_temp0_32, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_32_addr"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %multi_radix_hex_loser_temp0_31_addr = getelementptr i32 %multi_radix_hex_loser_temp0_31, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_31_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %multi_radix_hex_loser_temp0_30_addr = getelementptr i32 %multi_radix_hex_loser_temp0_30, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_30_addr"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %multi_radix_hex_loser_temp0_3_addr = getelementptr i32 %multi_radix_hex_loser_temp0_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_3_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %multi_radix_hex_loser_temp0_29_addr = getelementptr i32 %multi_radix_hex_loser_temp0_29, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_29_addr"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %multi_radix_hex_loser_temp0_28_addr = getelementptr i32 %multi_radix_hex_loser_temp0_28, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_28_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %multi_radix_hex_loser_temp0_27_addr = getelementptr i32 %multi_radix_hex_loser_temp0_27, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_27_addr"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:44 %multi_radix_hex_loser_temp0_26_addr = getelementptr i32 %multi_radix_hex_loser_temp0_26, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_26_addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:45 %multi_radix_hex_loser_temp0_25_addr = getelementptr i32 %multi_radix_hex_loser_temp0_25, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_25_addr"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %multi_radix_hex_loser_temp0_24_addr = getelementptr i32 %multi_radix_hex_loser_temp0_24, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_24_addr"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:47 %multi_radix_hex_loser_temp0_23_addr = getelementptr i32 %multi_radix_hex_loser_temp0_23, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_23_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:48 %multi_radix_hex_loser_temp0_22_addr = getelementptr i32 %multi_radix_hex_loser_temp0_22, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_22_addr"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %multi_radix_hex_loser_temp0_21_addr = getelementptr i32 %multi_radix_hex_loser_temp0_21, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_21_addr"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:50 %multi_radix_hex_loser_temp0_20_addr = getelementptr i32 %multi_radix_hex_loser_temp0_20, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_20_addr"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:51 %multi_radix_hex_loser_temp0_2_addr = getelementptr i32 %multi_radix_hex_loser_temp0_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_2_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:52 %multi_radix_hex_loser_temp0_19_addr = getelementptr i32 %multi_radix_hex_loser_temp0_19, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_19_addr"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:53 %multi_radix_hex_loser_temp0_18_addr = getelementptr i32 %multi_radix_hex_loser_temp0_18, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_18_addr"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:54 %multi_radix_hex_loser_temp0_17_addr = getelementptr i32 %multi_radix_hex_loser_temp0_17, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_17_addr"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:55 %multi_radix_hex_loser_temp0_16_addr = getelementptr i32 %multi_radix_hex_loser_temp0_16, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_16_addr"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:56 %multi_radix_hex_loser_temp0_15_addr = getelementptr i32 %multi_radix_hex_loser_temp0_15, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_15_addr"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:57 %multi_radix_hex_loser_temp0_14_addr = getelementptr i32 %multi_radix_hex_loser_temp0_14, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_14_addr"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:58 %multi_radix_hex_loser_temp0_13_addr = getelementptr i32 %multi_radix_hex_loser_temp0_13, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_13_addr"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:59 %multi_radix_hex_loser_temp0_12_addr = getelementptr i32 %multi_radix_hex_loser_temp0_12, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_12_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:60 %multi_radix_hex_loser_temp0_11_addr = getelementptr i32 %multi_radix_hex_loser_temp0_11, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_11_addr"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:61 %multi_radix_hex_loser_temp0_10_addr = getelementptr i32 %multi_radix_hex_loser_temp0_10, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_10_addr"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:62 %multi_radix_hex_loser_temp0_1_addr = getelementptr i32 %multi_radix_hex_loser_temp0_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_1_addr"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:63 %multi_radix_hex_loser_temp0_0_addr = getelementptr i32 %multi_radix_hex_loser_temp0_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="multi_radix_hex_loser_temp0_0_addr"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="64">
<![CDATA[
entry:64 %current_indices = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_indices"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:66 %call_ln0 = call void @loser_tree.1_Pipeline_1, i32 %current_indices

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="14">
<![CDATA[
entry:67 %loser_tree_data = load i14 %multi_radix_hex_loser_temp0_0_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="14">
<![CDATA[
entry:68 %loser_tree_data_65 = load i14 %multi_radix_hex_loser_temp0_1_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_65"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="14">
<![CDATA[
entry:69 %loser_tree_data_66 = load i14 %multi_radix_hex_loser_temp0_2_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_66"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="14">
<![CDATA[
entry:70 %loser_tree_data_67 = load i14 %multi_radix_hex_loser_temp0_3_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_67"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="14">
<![CDATA[
entry:71 %loser_tree_data_68 = load i14 %multi_radix_hex_loser_temp0_4_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_68"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="14">
<![CDATA[
entry:72 %loser_tree_data_69 = load i14 %multi_radix_hex_loser_temp0_5_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_69"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="14">
<![CDATA[
entry:73 %loser_tree_data_70 = load i14 %multi_radix_hex_loser_temp0_6_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_70"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="14">
<![CDATA[
entry:74 %loser_tree_data_71 = load i14 %multi_radix_hex_loser_temp0_7_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_71"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="14">
<![CDATA[
entry:75 %loser_tree_data_72 = load i14 %multi_radix_hex_loser_temp0_8_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_72"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="14">
<![CDATA[
entry:76 %loser_tree_data_73 = load i14 %multi_radix_hex_loser_temp0_9_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_73"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="14">
<![CDATA[
entry:77 %loser_tree_data_74 = load i14 %multi_radix_hex_loser_temp0_10_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_74"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="14">
<![CDATA[
entry:78 %loser_tree_data_75 = load i14 %multi_radix_hex_loser_temp0_11_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_75"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="14">
<![CDATA[
entry:79 %loser_tree_data_76 = load i14 %multi_radix_hex_loser_temp0_12_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_76"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="14">
<![CDATA[
entry:80 %loser_tree_data_77 = load i14 %multi_radix_hex_loser_temp0_13_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_77"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="14">
<![CDATA[
entry:81 %loser_tree_data_78 = load i14 %multi_radix_hex_loser_temp0_14_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_78"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="14">
<![CDATA[
entry:82 %loser_tree_data_79 = load i14 %multi_radix_hex_loser_temp0_15_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_79"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="14">
<![CDATA[
entry:83 %loser_tree_data_80 = load i14 %multi_radix_hex_loser_temp0_16_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_80"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="14">
<![CDATA[
entry:84 %loser_tree_data_81 = load i14 %multi_radix_hex_loser_temp0_17_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_81"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="14">
<![CDATA[
entry:85 %loser_tree_data_82 = load i14 %multi_radix_hex_loser_temp0_18_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_82"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="14">
<![CDATA[
entry:86 %loser_tree_data_83 = load i14 %multi_radix_hex_loser_temp0_19_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_83"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="14">
<![CDATA[
entry:87 %loser_tree_data_84 = load i14 %multi_radix_hex_loser_temp0_20_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_84"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="14">
<![CDATA[
entry:88 %loser_tree_data_85 = load i14 %multi_radix_hex_loser_temp0_21_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_85"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="14">
<![CDATA[
entry:89 %loser_tree_data_86 = load i14 %multi_radix_hex_loser_temp0_22_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_86"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="14">
<![CDATA[
entry:90 %loser_tree_data_87 = load i14 %multi_radix_hex_loser_temp0_23_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_87"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="14">
<![CDATA[
entry:91 %loser_tree_data_88 = load i14 %multi_radix_hex_loser_temp0_24_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_88"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="14">
<![CDATA[
entry:92 %loser_tree_data_89 = load i14 %multi_radix_hex_loser_temp0_25_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_89"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="14">
<![CDATA[
entry:93 %loser_tree_data_90 = load i14 %multi_radix_hex_loser_temp0_26_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_90"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="14">
<![CDATA[
entry:94 %loser_tree_data_91 = load i14 %multi_radix_hex_loser_temp0_27_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_91"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="14">
<![CDATA[
entry:95 %loser_tree_data_92 = load i14 %multi_radix_hex_loser_temp0_28_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_92"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="14">
<![CDATA[
entry:96 %loser_tree_data_93 = load i14 %multi_radix_hex_loser_temp0_29_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_93"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="14">
<![CDATA[
entry:97 %loser_tree_data_94 = load i14 %multi_radix_hex_loser_temp0_30_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_94"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="14">
<![CDATA[
entry:98 %loser_tree_data_95 = load i14 %multi_radix_hex_loser_temp0_31_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_95"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="14">
<![CDATA[
entry:99 %loser_tree_data_96 = load i14 %multi_radix_hex_loser_temp0_32_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_96"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="14">
<![CDATA[
entry:100 %loser_tree_data_97 = load i14 %multi_radix_hex_loser_temp0_33_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_97"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="14">
<![CDATA[
entry:101 %loser_tree_data_98 = load i14 %multi_radix_hex_loser_temp0_34_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_98"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="14">
<![CDATA[
entry:102 %loser_tree_data_99 = load i14 %multi_radix_hex_loser_temp0_35_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_99"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="14">
<![CDATA[
entry:103 %loser_tree_data_100 = load i14 %multi_radix_hex_loser_temp0_36_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_100"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="14">
<![CDATA[
entry:104 %loser_tree_data_101 = load i14 %multi_radix_hex_loser_temp0_37_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_101"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="14">
<![CDATA[
entry:105 %loser_tree_data_102 = load i14 %multi_radix_hex_loser_temp0_38_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_102"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="14">
<![CDATA[
entry:106 %loser_tree_data_103 = load i14 %multi_radix_hex_loser_temp0_39_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_103"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="14">
<![CDATA[
entry:107 %loser_tree_data_104 = load i14 %multi_radix_hex_loser_temp0_40_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_104"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="14">
<![CDATA[
entry:108 %loser_tree_data_105 = load i14 %multi_radix_hex_loser_temp0_41_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_105"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="14">
<![CDATA[
entry:109 %loser_tree_data_106 = load i14 %multi_radix_hex_loser_temp0_42_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_106"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="14">
<![CDATA[
entry:110 %loser_tree_data_107 = load i14 %multi_radix_hex_loser_temp0_43_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_107"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="14">
<![CDATA[
entry:111 %loser_tree_data_108 = load i14 %multi_radix_hex_loser_temp0_44_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_108"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="14">
<![CDATA[
entry:112 %loser_tree_data_109 = load i14 %multi_radix_hex_loser_temp0_45_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_109"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="14">
<![CDATA[
entry:113 %loser_tree_data_110 = load i14 %multi_radix_hex_loser_temp0_46_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_110"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="14">
<![CDATA[
entry:114 %loser_tree_data_111 = load i14 %multi_radix_hex_loser_temp0_47_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_111"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="14">
<![CDATA[
entry:115 %loser_tree_data_112 = load i14 %multi_radix_hex_loser_temp0_48_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_112"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="14">
<![CDATA[
entry:116 %loser_tree_data_113 = load i14 %multi_radix_hex_loser_temp0_49_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_113"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="14">
<![CDATA[
entry:117 %loser_tree_data_114 = load i14 %multi_radix_hex_loser_temp0_50_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_114"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="14">
<![CDATA[
entry:118 %loser_tree_data_115 = load i14 %multi_radix_hex_loser_temp0_51_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_115"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="14">
<![CDATA[
entry:119 %loser_tree_data_116 = load i14 %multi_radix_hex_loser_temp0_52_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_116"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="14">
<![CDATA[
entry:120 %loser_tree_data_117 = load i14 %multi_radix_hex_loser_temp0_53_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_117"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="14">
<![CDATA[
entry:121 %loser_tree_data_118 = load i14 %multi_radix_hex_loser_temp0_54_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_118"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="14">
<![CDATA[
entry:122 %loser_tree_data_119 = load i14 %multi_radix_hex_loser_temp0_55_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_119"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="14">
<![CDATA[
entry:123 %loser_tree_data_120 = load i14 %multi_radix_hex_loser_temp0_56_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_120"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="14">
<![CDATA[
entry:124 %loser_tree_data_121 = load i14 %multi_radix_hex_loser_temp0_57_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_121"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="14">
<![CDATA[
entry:125 %loser_tree_data_122 = load i14 %multi_radix_hex_loser_temp0_58_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_122"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="14">
<![CDATA[
entry:126 %loser_tree_data_123 = load i14 %multi_radix_hex_loser_temp0_59_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_123"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="14">
<![CDATA[
entry:127 %loser_tree_data_124 = load i14 %multi_radix_hex_loser_temp0_60_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_124"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="14">
<![CDATA[
entry:128 %loser_tree_data_125 = load i14 %multi_radix_hex_loser_temp0_61_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_125"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="14">
<![CDATA[
entry:129 %loser_tree_data_126 = load i14 %multi_radix_hex_loser_temp0_62_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_126"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="14">
<![CDATA[
entry:130 %loser_tree_data_127 = load i14 %multi_radix_hex_loser_temp0_63_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_127"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="135" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:66 %call_ln0 = call void @loser_tree.1_Pipeline_1, i32 %current_indices

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="14">
<![CDATA[
entry:67 %loser_tree_data = load i14 %multi_radix_hex_loser_temp0_0_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="14">
<![CDATA[
entry:68 %loser_tree_data_65 = load i14 %multi_radix_hex_loser_temp0_1_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_65"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="14">
<![CDATA[
entry:69 %loser_tree_data_66 = load i14 %multi_radix_hex_loser_temp0_2_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_66"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="14">
<![CDATA[
entry:70 %loser_tree_data_67 = load i14 %multi_radix_hex_loser_temp0_3_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_67"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="14">
<![CDATA[
entry:71 %loser_tree_data_68 = load i14 %multi_radix_hex_loser_temp0_4_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_68"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="14">
<![CDATA[
entry:72 %loser_tree_data_69 = load i14 %multi_radix_hex_loser_temp0_5_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_69"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="14">
<![CDATA[
entry:73 %loser_tree_data_70 = load i14 %multi_radix_hex_loser_temp0_6_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_70"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="14">
<![CDATA[
entry:74 %loser_tree_data_71 = load i14 %multi_radix_hex_loser_temp0_7_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_71"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="14">
<![CDATA[
entry:75 %loser_tree_data_72 = load i14 %multi_radix_hex_loser_temp0_8_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_72"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="14">
<![CDATA[
entry:76 %loser_tree_data_73 = load i14 %multi_radix_hex_loser_temp0_9_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_73"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="14">
<![CDATA[
entry:77 %loser_tree_data_74 = load i14 %multi_radix_hex_loser_temp0_10_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_74"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="14">
<![CDATA[
entry:78 %loser_tree_data_75 = load i14 %multi_radix_hex_loser_temp0_11_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_75"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="14">
<![CDATA[
entry:79 %loser_tree_data_76 = load i14 %multi_radix_hex_loser_temp0_12_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_76"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="14">
<![CDATA[
entry:80 %loser_tree_data_77 = load i14 %multi_radix_hex_loser_temp0_13_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_77"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="14">
<![CDATA[
entry:81 %loser_tree_data_78 = load i14 %multi_radix_hex_loser_temp0_14_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_78"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="14">
<![CDATA[
entry:82 %loser_tree_data_79 = load i14 %multi_radix_hex_loser_temp0_15_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_79"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="14">
<![CDATA[
entry:83 %loser_tree_data_80 = load i14 %multi_radix_hex_loser_temp0_16_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_80"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="14">
<![CDATA[
entry:84 %loser_tree_data_81 = load i14 %multi_radix_hex_loser_temp0_17_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_81"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="14">
<![CDATA[
entry:85 %loser_tree_data_82 = load i14 %multi_radix_hex_loser_temp0_18_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_82"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="14">
<![CDATA[
entry:86 %loser_tree_data_83 = load i14 %multi_radix_hex_loser_temp0_19_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_83"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="14">
<![CDATA[
entry:87 %loser_tree_data_84 = load i14 %multi_radix_hex_loser_temp0_20_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_84"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="14">
<![CDATA[
entry:88 %loser_tree_data_85 = load i14 %multi_radix_hex_loser_temp0_21_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_85"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="14">
<![CDATA[
entry:89 %loser_tree_data_86 = load i14 %multi_radix_hex_loser_temp0_22_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_86"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="14">
<![CDATA[
entry:90 %loser_tree_data_87 = load i14 %multi_radix_hex_loser_temp0_23_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_87"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="14">
<![CDATA[
entry:91 %loser_tree_data_88 = load i14 %multi_radix_hex_loser_temp0_24_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_88"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="14">
<![CDATA[
entry:92 %loser_tree_data_89 = load i14 %multi_radix_hex_loser_temp0_25_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_89"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="14">
<![CDATA[
entry:93 %loser_tree_data_90 = load i14 %multi_radix_hex_loser_temp0_26_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_90"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="14">
<![CDATA[
entry:94 %loser_tree_data_91 = load i14 %multi_radix_hex_loser_temp0_27_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_91"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="14">
<![CDATA[
entry:95 %loser_tree_data_92 = load i14 %multi_radix_hex_loser_temp0_28_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_92"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="14">
<![CDATA[
entry:96 %loser_tree_data_93 = load i14 %multi_radix_hex_loser_temp0_29_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_93"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="14">
<![CDATA[
entry:97 %loser_tree_data_94 = load i14 %multi_radix_hex_loser_temp0_30_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_94"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="14">
<![CDATA[
entry:98 %loser_tree_data_95 = load i14 %multi_radix_hex_loser_temp0_31_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_95"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="14">
<![CDATA[
entry:99 %loser_tree_data_96 = load i14 %multi_radix_hex_loser_temp0_32_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_96"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="14">
<![CDATA[
entry:100 %loser_tree_data_97 = load i14 %multi_radix_hex_loser_temp0_33_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_97"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="14">
<![CDATA[
entry:101 %loser_tree_data_98 = load i14 %multi_radix_hex_loser_temp0_34_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_98"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="14">
<![CDATA[
entry:102 %loser_tree_data_99 = load i14 %multi_radix_hex_loser_temp0_35_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_99"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="14">
<![CDATA[
entry:103 %loser_tree_data_100 = load i14 %multi_radix_hex_loser_temp0_36_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_100"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="14">
<![CDATA[
entry:104 %loser_tree_data_101 = load i14 %multi_radix_hex_loser_temp0_37_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_101"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="14">
<![CDATA[
entry:105 %loser_tree_data_102 = load i14 %multi_radix_hex_loser_temp0_38_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_102"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="14">
<![CDATA[
entry:106 %loser_tree_data_103 = load i14 %multi_radix_hex_loser_temp0_39_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_103"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="14">
<![CDATA[
entry:107 %loser_tree_data_104 = load i14 %multi_radix_hex_loser_temp0_40_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_104"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="14">
<![CDATA[
entry:108 %loser_tree_data_105 = load i14 %multi_radix_hex_loser_temp0_41_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_105"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="14">
<![CDATA[
entry:109 %loser_tree_data_106 = load i14 %multi_radix_hex_loser_temp0_42_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_106"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="14">
<![CDATA[
entry:110 %loser_tree_data_107 = load i14 %multi_radix_hex_loser_temp0_43_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_107"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="14">
<![CDATA[
entry:111 %loser_tree_data_108 = load i14 %multi_radix_hex_loser_temp0_44_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_108"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="14">
<![CDATA[
entry:112 %loser_tree_data_109 = load i14 %multi_radix_hex_loser_temp0_45_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_109"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="14">
<![CDATA[
entry:113 %loser_tree_data_110 = load i14 %multi_radix_hex_loser_temp0_46_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_110"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="14">
<![CDATA[
entry:114 %loser_tree_data_111 = load i14 %multi_radix_hex_loser_temp0_47_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_111"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="14">
<![CDATA[
entry:115 %loser_tree_data_112 = load i14 %multi_radix_hex_loser_temp0_48_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_112"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="14">
<![CDATA[
entry:116 %loser_tree_data_113 = load i14 %multi_radix_hex_loser_temp0_49_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_113"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="14">
<![CDATA[
entry:117 %loser_tree_data_114 = load i14 %multi_radix_hex_loser_temp0_50_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_114"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="14">
<![CDATA[
entry:118 %loser_tree_data_115 = load i14 %multi_radix_hex_loser_temp0_51_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_115"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="14">
<![CDATA[
entry:119 %loser_tree_data_116 = load i14 %multi_radix_hex_loser_temp0_52_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_116"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="14">
<![CDATA[
entry:120 %loser_tree_data_117 = load i14 %multi_radix_hex_loser_temp0_53_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_117"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="14">
<![CDATA[
entry:121 %loser_tree_data_118 = load i14 %multi_radix_hex_loser_temp0_54_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_118"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="14">
<![CDATA[
entry:122 %loser_tree_data_119 = load i14 %multi_radix_hex_loser_temp0_55_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_119"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="14">
<![CDATA[
entry:123 %loser_tree_data_120 = load i14 %multi_radix_hex_loser_temp0_56_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_120"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="14">
<![CDATA[
entry:124 %loser_tree_data_121 = load i14 %multi_radix_hex_loser_temp0_57_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_121"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="14">
<![CDATA[
entry:125 %loser_tree_data_122 = load i14 %multi_radix_hex_loser_temp0_58_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_122"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="14">
<![CDATA[
entry:126 %loser_tree_data_123 = load i14 %multi_radix_hex_loser_temp0_59_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_123"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="14">
<![CDATA[
entry:127 %loser_tree_data_124 = load i14 %multi_radix_hex_loser_temp0_60_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_124"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="14">
<![CDATA[
entry:128 %loser_tree_data_125 = load i14 %multi_radix_hex_loser_temp0_61_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_125"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="14">
<![CDATA[
entry:129 %loser_tree_data_126 = load i14 %multi_radix_hex_loser_temp0_62_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_126"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="14">
<![CDATA[
entry:130 %loser_tree_data_127 = load i14 %multi_radix_hex_loser_temp0_63_addr

]]></Node>
<StgValue><ssdm name="loser_tree_data_127"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="200" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="6" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0">
<![CDATA[
entry:131 %call_ln278 = call void @loser_tree.1_Pipeline_VITIS_LOOP_282_2, i32 %loser_tree_data_127, i32 %loser_tree_data_126, i32 %loser_tree_data_125, i32 %loser_tree_data_124, i32 %loser_tree_data_123, i32 %loser_tree_data_122, i32 %loser_tree_data_121, i32 %loser_tree_data_120, i32 %loser_tree_data_119, i32 %loser_tree_data_118, i32 %loser_tree_data_117, i32 %loser_tree_data_116, i32 %loser_tree_data_115, i32 %loser_tree_data_114, i32 %loser_tree_data_113, i32 %loser_tree_data_112, i32 %loser_tree_data_111, i32 %loser_tree_data_110, i32 %loser_tree_data_109, i32 %loser_tree_data_108, i32 %loser_tree_data_107, i32 %loser_tree_data_106, i32 %loser_tree_data_105, i32 %loser_tree_data_104, i32 %loser_tree_data_103, i32 %loser_tree_data_102, i32 %loser_tree_data_101, i32 %loser_tree_data_100, i32 %loser_tree_data_99, i32 %loser_tree_data_98, i32 %loser_tree_data_97, i32 %loser_tree_data_96, i32 %loser_tree_data_95, i32 %loser_tree_data_94, i32 %loser_tree_data_93, i32 %loser_tree_data_92, i32 %loser_tree_data_91, i32 %loser_tree_data_90, i32 %loser_tree_data_89, i32 %loser_tree_data_88, i32 %loser_tree_data_87, i32 %loser_tree_data_86, i32 %loser_tree_data_85, i32 %loser_tree_data_84, i32 %loser_tree_data_83, i32 %loser_tree_data_82, i32 %loser_tree_data_81, i32 %loser_tree_data_80, i32 %loser_tree_data_79, i32 %loser_tree_data_78, i32 %loser_tree_data_77, i32 %loser_tree_data_76, i32 %loser_tree_data_75, i32 %loser_tree_data_74, i32 %loser_tree_data_73, i32 %loser_tree_data_72, i32 %loser_tree_data_71, i32 %loser_tree_data_70, i32 %loser_tree_data_69, i32 %loser_tree_data_68, i32 %loser_tree_data_67, i32 %loser_tree_data_66, i32 %loser_tree_data_65, i32 %loser_tree_data, i32 %multi_radix_hex_loser_temp0_0, i32 %multi_radix_hex_loser_temp0_1, i32 %multi_radix_hex_loser_temp0_2, i32 %multi_radix_hex_loser_temp0_3, i32 %multi_radix_hex_loser_temp0_4, i32 %multi_radix_hex_loser_temp0_5, i32 %multi_radix_hex_loser_temp0_6, i32 %multi_radix_hex_loser_temp0_7, i32 %multi_radix_hex_loser_temp0_8, i32 %multi_radix_hex_loser_temp0_9, i32 %multi_radix_hex_loser_temp0_10, i32 %multi_radix_hex_loser_temp0_11, i32 %multi_radix_hex_loser_temp0_12, i32 %multi_radix_hex_loser_temp0_13, i32 %multi_radix_hex_loser_temp0_14, i32 %multi_radix_hex_loser_temp0_15, i32 %multi_radix_hex_loser_temp0_16, i32 %multi_radix_hex_loser_temp0_17, i32 %multi_radix_hex_loser_temp0_18, i32 %multi_radix_hex_loser_temp0_19, i32 %multi_radix_hex_loser_temp0_20, i32 %multi_radix_hex_loser_temp0_21, i32 %multi_radix_hex_loser_temp0_22, i32 %multi_radix_hex_loser_temp0_23, i32 %multi_radix_hex_loser_temp0_24, i32 %multi_radix_hex_loser_temp0_25, i32 %multi_radix_hex_loser_temp0_26, i32 %multi_radix_hex_loser_temp0_27, i32 %multi_radix_hex_loser_temp0_28, i32 %multi_radix_hex_loser_temp0_29, i32 %multi_radix_hex_loser_temp0_30, i32 %multi_radix_hex_loser_temp0_31, i32 %multi_radix_hex_loser_temp0_32, i32 %multi_radix_hex_loser_temp0_33, i32 %multi_radix_hex_loser_temp0_34, i32 %multi_radix_hex_loser_temp0_35, i32 %multi_radix_hex_loser_temp0_36, i32 %multi_radix_hex_loser_temp0_37, i32 %multi_radix_hex_loser_temp0_38, i32 %multi_radix_hex_loser_temp0_39, i32 %multi_radix_hex_loser_temp0_40, i32 %multi_radix_hex_loser_temp0_41, i32 %multi_radix_hex_loser_temp0_42, i32 %multi_radix_hex_loser_temp0_43, i32 %multi_radix_hex_loser_temp0_44, i32 %multi_radix_hex_loser_temp0_45, i32 %multi_radix_hex_loser_temp0_46, i32 %multi_radix_hex_loser_temp0_47, i32 %multi_radix_hex_loser_temp0_48, i32 %multi_radix_hex_loser_temp0_49, i32 %multi_radix_hex_loser_temp0_50, i32 %multi_radix_hex_loser_temp0_51, i32 %multi_radix_hex_loser_temp0_52, i32 %multi_radix_hex_loser_temp0_53, i32 %multi_radix_hex_loser_temp0_54, i32 %multi_radix_hex_loser_temp0_55, i32 %multi_radix_hex_loser_temp0_56, i32 %multi_radix_hex_loser_temp0_57, i32 %multi_radix_hex_loser_temp0_58, i32 %multi_radix_hex_loser_temp0_59, i32 %multi_radix_hex_loser_temp0_60, i32 %multi_radix_hex_loser_temp0_61, i32 %multi_radix_hex_loser_temp0_62, i32 %multi_radix_hex_loser_temp0_63, i32 %output_r, i32 %current_indices, i6 %loser_tree_index

]]></Node>
<StgValue><ssdm name="call_ln278"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:65 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_54, i32 0, i32 0, void @empty_4, i32 4294967295, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="6" op_132_bw="0" op_133_bw="0" op_134_bw="0" op_135_bw="0" op_136_bw="0" op_137_bw="0" op_138_bw="0" op_139_bw="0" op_140_bw="0" op_141_bw="0" op_142_bw="0" op_143_bw="0" op_144_bw="0" op_145_bw="0" op_146_bw="0" op_147_bw="0" op_148_bw="0" op_149_bw="0" op_150_bw="0" op_151_bw="0" op_152_bw="0" op_153_bw="0" op_154_bw="0" op_155_bw="0" op_156_bw="0" op_157_bw="0" op_158_bw="0" op_159_bw="0" op_160_bw="0" op_161_bw="0" op_162_bw="0" op_163_bw="0" op_164_bw="0" op_165_bw="0" op_166_bw="0" op_167_bw="0" op_168_bw="0" op_169_bw="0" op_170_bw="0" op_171_bw="0" op_172_bw="0" op_173_bw="0" op_174_bw="0" op_175_bw="0" op_176_bw="0" op_177_bw="0" op_178_bw="0" op_179_bw="0" op_180_bw="0" op_181_bw="0" op_182_bw="0" op_183_bw="0" op_184_bw="0" op_185_bw="0" op_186_bw="0" op_187_bw="0" op_188_bw="0" op_189_bw="0" op_190_bw="0" op_191_bw="0" op_192_bw="0" op_193_bw="0" op_194_bw="0" op_195_bw="0" op_196_bw="0" op_197_bw="0">
<![CDATA[
entry:131 %call_ln278 = call void @loser_tree.1_Pipeline_VITIS_LOOP_282_2, i32 %loser_tree_data_127, i32 %loser_tree_data_126, i32 %loser_tree_data_125, i32 %loser_tree_data_124, i32 %loser_tree_data_123, i32 %loser_tree_data_122, i32 %loser_tree_data_121, i32 %loser_tree_data_120, i32 %loser_tree_data_119, i32 %loser_tree_data_118, i32 %loser_tree_data_117, i32 %loser_tree_data_116, i32 %loser_tree_data_115, i32 %loser_tree_data_114, i32 %loser_tree_data_113, i32 %loser_tree_data_112, i32 %loser_tree_data_111, i32 %loser_tree_data_110, i32 %loser_tree_data_109, i32 %loser_tree_data_108, i32 %loser_tree_data_107, i32 %loser_tree_data_106, i32 %loser_tree_data_105, i32 %loser_tree_data_104, i32 %loser_tree_data_103, i32 %loser_tree_data_102, i32 %loser_tree_data_101, i32 %loser_tree_data_100, i32 %loser_tree_data_99, i32 %loser_tree_data_98, i32 %loser_tree_data_97, i32 %loser_tree_data_96, i32 %loser_tree_data_95, i32 %loser_tree_data_94, i32 %loser_tree_data_93, i32 %loser_tree_data_92, i32 %loser_tree_data_91, i32 %loser_tree_data_90, i32 %loser_tree_data_89, i32 %loser_tree_data_88, i32 %loser_tree_data_87, i32 %loser_tree_data_86, i32 %loser_tree_data_85, i32 %loser_tree_data_84, i32 %loser_tree_data_83, i32 %loser_tree_data_82, i32 %loser_tree_data_81, i32 %loser_tree_data_80, i32 %loser_tree_data_79, i32 %loser_tree_data_78, i32 %loser_tree_data_77, i32 %loser_tree_data_76, i32 %loser_tree_data_75, i32 %loser_tree_data_74, i32 %loser_tree_data_73, i32 %loser_tree_data_72, i32 %loser_tree_data_71, i32 %loser_tree_data_70, i32 %loser_tree_data_69, i32 %loser_tree_data_68, i32 %loser_tree_data_67, i32 %loser_tree_data_66, i32 %loser_tree_data_65, i32 %loser_tree_data, i32 %multi_radix_hex_loser_temp0_0, i32 %multi_radix_hex_loser_temp0_1, i32 %multi_radix_hex_loser_temp0_2, i32 %multi_radix_hex_loser_temp0_3, i32 %multi_radix_hex_loser_temp0_4, i32 %multi_radix_hex_loser_temp0_5, i32 %multi_radix_hex_loser_temp0_6, i32 %multi_radix_hex_loser_temp0_7, i32 %multi_radix_hex_loser_temp0_8, i32 %multi_radix_hex_loser_temp0_9, i32 %multi_radix_hex_loser_temp0_10, i32 %multi_radix_hex_loser_temp0_11, i32 %multi_radix_hex_loser_temp0_12, i32 %multi_radix_hex_loser_temp0_13, i32 %multi_radix_hex_loser_temp0_14, i32 %multi_radix_hex_loser_temp0_15, i32 %multi_radix_hex_loser_temp0_16, i32 %multi_radix_hex_loser_temp0_17, i32 %multi_radix_hex_loser_temp0_18, i32 %multi_radix_hex_loser_temp0_19, i32 %multi_radix_hex_loser_temp0_20, i32 %multi_radix_hex_loser_temp0_21, i32 %multi_radix_hex_loser_temp0_22, i32 %multi_radix_hex_loser_temp0_23, i32 %multi_radix_hex_loser_temp0_24, i32 %multi_radix_hex_loser_temp0_25, i32 %multi_radix_hex_loser_temp0_26, i32 %multi_radix_hex_loser_temp0_27, i32 %multi_radix_hex_loser_temp0_28, i32 %multi_radix_hex_loser_temp0_29, i32 %multi_radix_hex_loser_temp0_30, i32 %multi_radix_hex_loser_temp0_31, i32 %multi_radix_hex_loser_temp0_32, i32 %multi_radix_hex_loser_temp0_33, i32 %multi_radix_hex_loser_temp0_34, i32 %multi_radix_hex_loser_temp0_35, i32 %multi_radix_hex_loser_temp0_36, i32 %multi_radix_hex_loser_temp0_37, i32 %multi_radix_hex_loser_temp0_38, i32 %multi_radix_hex_loser_temp0_39, i32 %multi_radix_hex_loser_temp0_40, i32 %multi_radix_hex_loser_temp0_41, i32 %multi_radix_hex_loser_temp0_42, i32 %multi_radix_hex_loser_temp0_43, i32 %multi_radix_hex_loser_temp0_44, i32 %multi_radix_hex_loser_temp0_45, i32 %multi_radix_hex_loser_temp0_46, i32 %multi_radix_hex_loser_temp0_47, i32 %multi_radix_hex_loser_temp0_48, i32 %multi_radix_hex_loser_temp0_49, i32 %multi_radix_hex_loser_temp0_50, i32 %multi_radix_hex_loser_temp0_51, i32 %multi_radix_hex_loser_temp0_52, i32 %multi_radix_hex_loser_temp0_53, i32 %multi_radix_hex_loser_temp0_54, i32 %multi_radix_hex_loser_temp0_55, i32 %multi_radix_hex_loser_temp0_56, i32 %multi_radix_hex_loser_temp0_57, i32 %multi_radix_hex_loser_temp0_58, i32 %multi_radix_hex_loser_temp0_59, i32 %multi_radix_hex_loser_temp0_60, i32 %multi_radix_hex_loser_temp0_61, i32 %multi_radix_hex_loser_temp0_62, i32 %multi_radix_hex_loser_temp0_63, i32 %output_r, i32 %current_indices, i6 %loser_tree_index

]]></Node>
<StgValue><ssdm name="call_ln278"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0">
<![CDATA[
entry:132 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
