D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/sim/qrun.out/work 0 compiled
D:/github/basic-verilog-component/Basic-Logic-Components/AND-Gate/tb/uvmf_template_output/project_benches/AND/sim/qrun.out/work 1 skipped
