INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HANIO/Tek Port RAM/Tek Port RAM.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HANIO/Tek Port RAM/Tek Port RAM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
