/* drivers/devfreq/dram_timing_parameter.h
 *
 * Copyright (c) 2014 Samsung Electronics Co., Ltd.
 *              http://www.samsung.com/
 *
 * EXYNOS - DRAM timing parameter
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef __DRAM_PARAMS_H__
#define __DRAM_PARAMS_H__

/* DRAM Timing Parameter Test Option */
#define	DREX_n_PHY_DVFS				(1)
#define	DREX_ONLY_DVFS				(2)

/* SW.Sol Guide Parameter */
#define TIMING_PARAM_OPTION		(DREX_ONLY_DVFS)

typedef struct {
	u32 uTimingRow;
	u32 uTimingData;
	u32 uTimingPower;
	u32 uRFCpb;
	u32 uRdFetch;
	u32 uDvfsRdLat;
	u32 uMRW0;				/* - for CS0, MR2 */
	u32 uMRW1;				/* - for CS1, MR2 */
	u32 uMRW2;				/* - for CS0, MR1 */
	u32 uMRW3;				/* - for CS1, MR1 */
	u32 uMRW4;				/* - for CS0, NOP */
	u32 uMRW5;				/* - for CS1, NOP */
	u32 uVddMif;
	u32 uDvfsOffset;
} DVFS_MIF_DMC_PARAM_TABLE;

#if (TIMING_PARAM_OPTION == DREX_ONLY_DVFS)
static const DVFS_MIF_DMC_PARAM_TABLE g_aDvfsMifParam[] =  {
	/*     TimingRow,  TimingData, TimingPower,RFCpb,      RdFetch,    RL, MRW0,       MRW1,       MRW2,       MRW3,       MRW4,       MRW5,       VddMif, DvfsOffset */
	[0] = {0x57588652, 0x4740085E, 0x4CAA0446, 0x00002626, 0x00000003, 14, 0x00000870, 0x00100870, 0x0000060C, 0x0010060C, 0x07000000, 0x07100000, 900000, 0}, /* L2=825 */
	[1] = {0x4747754F, 0x3630084E, 0x40890335, 0x00001F1F, 0x00000002, 14, 0x00000860, 0x00100860, 0x0000040C, 0x0010040C, 0x07000000, 0x07100000, 850000, 0}, /* L3=667 */
	[2] = {0x3A35644C, 0x3530083E, 0x34700335, 0x00001919, 0x00000002, 14, 0x0000081C, 0x0010081C, 0x0000078C, 0x0010078C, 0x07000000, 0x07100000, 825000, 0}, /* L4=543 */
	[3] = {0x2C34534A, 0x2420083E, 0x28550225, 0x00001313, 0x00000002, 14, 0x0000081C, 0x0010081C, 0x0000060C, 0x0010060C, 0x07000000, 0x07100000, 825000, 15}, /* L5=413 */
	[4] = {0x1D233247, 0x2320082E, 0x1C380225, 0x00000D0D, 0x00000002, 14, 0x0000081C, 0x0010081C, 0x0000060C, 0x0010060C, 0x07000000, 0x07100000, 825000, 30}, /* L6=272 */
	[5] = {0x192331C6, 0x2320082E, 0x142E0225, 0x00000A0A, 0x00000002, 14, 0x0000081C, 0x0010081C, 0x0000060C, 0x0010060C, 0x07000000, 0x07100000, 825000, 30}, /* L7=222 */
	[6] = {0x19233185, 0x2320082E, 0x10230225, 0x00000808, 0x00000002, 14, 0x0000081C, 0x0010081C, 0x0000060C, 0x0010060C, 0x07000000, 0x07100000, 825000, 40}, /* L8=167 */
	[7] = {0x19232144, 0x2320082E, 0x101F0225, 0x00000707, 0x00000002, 14, 0x0000081C, 0x0010081C, 0x0000060C, 0x0010060C, 0x07000000, 0x07100000, 825000, 40}, /* L9=136 */
	[8] = {0x19232103, 0x2320082E, 0x101F0225, 0x00000505, 0x00000002, 14, 0x0000081C, 0x0010081C, 0x0000060C, 0x0010060C, 0x07000000, 0x07100000, 825000, 40}, /* L10=109 */
	[9] = {0x192320C3, 0x2320082E, 0x101F0225, 0x00000505, 0x00000002, 14, 0x0000081C, 0x0010081C, 0x0000060C, 0x0010060C, 0x07000000, 0x07100000, 825000, 40}, /* L11=78 */
};
#elif (TIMING_PARAM_OPTION == DREX_n_PHY_DVFS)		/* with PHY */
static const DVFS_MIF_DMC_PARAM_TABLE g_aDvfsMifParam[] = {
	/*     TimingRow,  TimingData,TimingPower, RFCpb,      RdFetch,    RL, MRW0,       MRW1,       MRW2,       MRW3,       MRW4,       MRW5,       VddMif, DvfsOffset */
	[0] = {0x575A9713, 0x4740085E, 0x545B0446, 0x00002626, 0x00000003, 14, 0x00000870, 0x00100870, 0x0000060C, 0x0010060C, 0x07000000, 0x07100000, 900000, 0}, /* L0=825 */
	[1] = {0x474885D0, 0x3630064A, 0x444A0335, 0x00001F1F, 0x00000002, 10, 0x00000860, 0x00100860, 0x0000040C, 0x0010040C, 0x07000000, 0x07100000, 850000, 0}, /* L1=667 */
	[2] = {0x3A4764CD, 0x35300549, 0x383C0335, 0x00001919, 0x00000002, 9,  0x0000081C, 0x0010081C, 0x0000078C, 0x0010078C, 0x07000000, 0x07100000, 825000, 0}, /* L2=543 */
	[3] = {0x2C35538A, 0x24200438, 0x2C2E0225, 0x00001313, 0x00000002, 8,  0x0000081C, 0x0010081C, 0x0000060C, 0x0010060C, 0x07000000, 0x07100000, 825000, 15}, /* L3=413 */
	[4] = {0x1D244287, 0x23200326, 0x1C1F0225, 0x00000D0D, 0x00000002, 6,  0x0000081C, 0x0010081C, 0x0000060C, 0x0010060C, 0x07000000, 0x07100000, 825000, 30}, /* L4=272 */
	[5] = {0x19233206, 0x23200326, 0x181F0225, 0x00000A0A, 0x00000002, 6,  0x0000081C, 0x0010081C, 0x0000060C, 0x0010060C, 0x07000000, 0x07100000, 825000, 30}, /* L5=222 */
	[6] = {0x19223185, 0x23200326, 0x141F0225, 0x00000808, 0x00000002, 6,  0x0000081C, 0x0010081C, 0x0000060C, 0x0010060C, 0x07000000, 0x07100000, 825000, 40}, /* L6=167 */
	[7] = {0x19222144, 0x23200326, 0x101F0225, 0x00000707, 0x00000002, 6,  0x0000081C, 0x0010081C, 0x0000060C, 0x0010060C, 0x07000000, 0x07100000, 825000, 40}, /* L7=136 */
	[8] = {0x19222103, 0x23200326, 0x101F0225, 0x00000505, 0x00000002, 6,  0x0000081C, 0x0010081C, 0x0000060C, 0x0010060C, 0x07000000, 0x07100000, 825000, 40}, /* L8=109 */
};
#endif

#endif	/* __DRAM_PARAMS_H__ */
