This is a pipelined RISC-V CPU in verilog, no delay in data memory nor instruction memory.
It follows the following architecture:
<img width="445" alt="image" src="https://github.com/HaoWen46/Pipelined_RISCV_CPU/assets/89247904/7e68f1fa-2412-4eee-80c0-b3af1b740f58">
