ISim log file
Running: /home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/PicoTestbench_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/PicoTestbench_isim_beh.wdb 
ISim P.58f (signature 0xfbc00daa)
This is a Full version of ISim.
WARNING: File "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PicoFramework.v" Line 282.  For instance PicoFramework/\ext_clk.pipe_clock_i /, width 1 of formal port CLK_RXUSRCLK is not equal to width 8 of actual signal PIPE_RXUSRCLK_IN.
WARNING: File "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PicoFramework.v" Line 283.  For instance PicoFramework/\ext_clk.pipe_clock_i /, width 8 of formal port CLK_RXOUTCLK_OUT is not equal to width 1 of actual signal PIPE_RXOUTCLK_IN.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1s
Simulator is doing circuit initialization process.
                   0: PicoSimInit
Finished circuit initialization process.
Enable Stream 126 as   in
Enable Stream 126 as  out
Enable Stream   1 as   in
Enable Stream   1 as  out
7022000: Host received 128b 
	[Addr : 050] 0x42424242_deadbeef_00000001_00000001
9326000: Host received 128b 
	[Addr : 0a0] 0x42424242_deadbeef_00000011_00000010
10350000: Host received 128b 
	[Addr : 0f0] 0x42424242_deadbeef_00001011_00001000
12654000: Host received 128b 
	[Addr : 050] 0x42424242_deadbeef_00001012_00000001
All Tests Successful!
Stopped at time : 16930 ns : File "/home/albertng/Documents/SmithWaterman/samples/StreamLoopback128/firmware/ISE_m505lx325/source/PicoTestbench.v" Line 35
# exit 0
