

================================================================
== Vitis HLS Report for 'tasi_pkg_pusher_512_s'
================================================================
* Date:           Sat Mar 18 14:38:45 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.029 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.02>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %tasi_dataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %tasi_dataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %tasi_dataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %tasi_meta2pkgPushCmd, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %tasi_meta2pkgPushCmd, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %tasi_meta2pkgPushCmd, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferWriteData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferWriteData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferWriteData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i577 %tasi_dataFifo, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %tasi_meta2pkgPushCmd, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %txBufferWriteData_internal, void @empty_0, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i72 %m_axis_txwrite_cmd, void @empty_5, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tasiPkgPushState_load = load i3 %tasiPkgPushState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:151]   --->   Operation 18 'load' 'tasiPkgPushState_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rhs = load i23 %cmd_bbt_V"   --->   Operation 19 'load' 'rhs' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cmd_type_V_load = load i1 %cmd_type_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 20 'load' 'cmd_type_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cmd_dsa_V_load = load i6 %cmd_dsa_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 21 'load' 'cmd_dsa_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cmd_eof_V_load = load i1 %cmd_eof_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 22 'load' 'cmd_eof_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%cmd_drr_V_load = load i1 %cmd_drr_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 23 'load' 'cmd_drr_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Val2_10 = load i32 %cmd_saddr_V"   --->   Operation 24 'load' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cmd_tag_V_load = load i4 %cmd_tag_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 25 'load' 'cmd_tag_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cmd_rsvd_V_load = load i4 %cmd_rsvd_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 26 'load' 'cmd_rsvd_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lengthFirstPkg_V_load = load i18 %lengthFirstPkg_V"   --->   Operation 27 'load' 'lengthFirstPkg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%remainingLength_V_load = load i18 %remainingLength_V"   --->   Operation 28 'load' 'remainingLength_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%offset_V_2 = load i6 %offset_V"   --->   Operation 29 'load' 'offset_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%prevWord_data_V_10 = load i512 %prevWord_data_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:235]   --->   Operation 30 'load' 'prevWord_data_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%prevWord_keep_V_9 = load i64 %prevWord_keep_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:235]   --->   Operation 31 'load' 'prevWord_keep_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.65ns)   --->   "%switch_ln151 = switch i3 %tasiPkgPushState_load, void, i3 5, void, i3 1, void, i3 2, void, i3 4, void, i3 3, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:151]   --->   Operation 32 'switch' 'switch_ln151' <Predicate = true> <Delay = 0.65>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %tasi_dataFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 33 'nbreadreq' 'tmp_4_i' <Predicate = (tasiPkgPushState_load == 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 1024> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %tmp_4_i, void %._crit_edge16.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:231]   --->   Operation 34 'br' 'br_ln231' <Predicate = (tasiPkgPushState_load == 3)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.16ns)   --->   "%tasi_dataFifo_read_2 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %tasi_dataFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 35 'read' 'tasi_dataFifo_read_2' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 1024> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_V = trunc i577 %tasi_dataFifo_read_2" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 36 'trunc' 'tmp_data_V' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_keep_V = partselect i64 @_ssdm_op_PartSelect.i64.i577.i32.i32, i577 %tasi_dataFifo_read_2, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 37 'partselect' 'tmp_keep_V' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_last_V_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %tasi_dataFifo_read_2, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'bitselect' 'tmp_last_V_1' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln1077 = zext i6 %offset_V_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/../../axi_utils.hpp:1077]   --->   Operation 39 'zext' 'zext_ln1077' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln1077_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset_V_2, i3 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/../../axi_utils.hpp:1077]   --->   Operation 40 'bitconcatenate' 'shl_ln1077_1' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln1077_1 = zext i9 %shl_ln1077_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/../../axi_utils.hpp:1077]   --->   Operation 41 'zext' 'zext_ln1077_1' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.72ns)   --->   "%sub_ln1077 = sub i10 512, i10 %zext_ln1077_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/../../axi_utils.hpp:1077]   --->   Operation 42 'sub' 'sub_ln1077' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.72ns)   --->   "%sub_ln674 = sub i10 512, i10 %zext_ln1077_1"   --->   Operation 43 'sub' 'sub_ln674' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln674_4 = zext i10 %sub_ln674"   --->   Operation 44 'zext' 'zext_ln674_4' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%lshr_ln674_4 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674_4"   --->   Operation 45 'lshr' 'lshr_ln674_4' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%p_Result_143 = and i512 %tmp_data_V, i512 %lshr_ln674_4"   --->   Operation 46 'and' 'p_Result_143' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_235 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %sub_ln1077, i32 9"   --->   Operation 47 'bitselect' 'tmp_235' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln414_7 = zext i1 %tmp_235"   --->   Operation 48 'zext' 'zext_ln414_7' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.34ns)   --->   "%icmp_ln414 = icmp_ne  i23 %zext_ln414_7, i23 0"   --->   Operation 49 'icmp' 'icmp_ln414' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.72ns)   --->   "%sub_ln414 = sub i10 511, i10 %sub_ln1077"   --->   Operation 50 'sub' 'sub_ln414' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414 = select i1 %icmp_ln414, i10 511, i10 %sub_ln1077"   --->   Operation 51 'select' 'select_ln414' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%select_ln414_4 = select i1 %icmp_ln414, i10 %sub_ln414, i10 %sub_ln1077"   --->   Operation 52 'select' 'select_ln414_4' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.72ns)   --->   "%sub_ln414_2 = sub i10 511, i10 %sub_ln1077"   --->   Operation 53 'sub' 'sub_ln414_2' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_5 = select i1 %icmp_ln414, i10 %sub_ln414_2, i10 0"   --->   Operation 54 'select' 'select_ln414_5' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414)   --->   "%zext_ln414_8 = zext i10 %select_ln414_4"   --->   Operation 55 'zext' 'zext_ln414_8' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_9 = zext i10 %select_ln414"   --->   Operation 56 'zext' 'zext_ln414_9' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%zext_ln414_10 = zext i10 %select_ln414_5"   --->   Operation 57 'zext' 'zext_ln414_10' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.44ns) (out node of the LUT)   --->   "%shl_ln414 = shl i512 %p_Result_143, i512 %zext_ln414_8"   --->   Operation 58 'shl' 'shl_ln414' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 1.44> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%shl_ln414_4 = shl i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_9"   --->   Operation 59 'shl' 'shl_ln414_4' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%lshr_ln414_3 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_10"   --->   Operation 60 'lshr' 'lshr_ln414_3' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.74ns) (out node of the LUT)   --->   "%and_ln414 = and i512 %shl_ln414_4, i512 %lshr_ln414_3"   --->   Operation 61 'and' 'and_ln414' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.70ns)   --->   "%sub_ln1078 = sub i7 64, i7 %zext_ln1077" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/../../axi_utils.hpp:1078]   --->   Operation 62 'sub' 'sub_ln1078' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.70ns)   --->   "%sub_ln674_1 = sub i7 64, i7 %zext_ln1077"   --->   Operation 63 'sub' 'sub_ln674_1' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_5)   --->   "%zext_ln674_5 = zext i7 %sub_ln674_1"   --->   Operation 64 'zext' 'zext_ln674_5' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_5)   --->   "%lshr_ln674_5 = lshr i64 18446744073709551615, i64 %zext_ln674_5"   --->   Operation 65 'lshr' 'lshr_ln674_5' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_5)   --->   "%p_Result_145 = and i64 %tmp_keep_V, i64 %lshr_ln674_5"   --->   Operation 66 'and' 'p_Result_145' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_237 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %sub_ln1078, i32 6"   --->   Operation 67 'bitselect' 'tmp_237' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln414_11 = zext i1 %tmp_237"   --->   Operation 68 'zext' 'zext_ln414_11' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.34ns)   --->   "%icmp_ln414_1 = icmp_ne  i26 %zext_ln414_11, i26 0"   --->   Operation 69 'icmp' 'icmp_ln414_1' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.70ns)   --->   "%sub_ln414_3 = sub i7 63, i7 %sub_ln1078"   --->   Operation 70 'sub' 'sub_ln414_3' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%select_ln414_7 = select i1 %icmp_ln414_1, i7 63, i7 %sub_ln1078"   --->   Operation 71 'select' 'select_ln414_7' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_5)   --->   "%select_ln414_8 = select i1 %icmp_ln414_1, i7 %sub_ln414_3, i7 %sub_ln1078"   --->   Operation 72 'select' 'select_ln414_8' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.70ns)   --->   "%sub_ln414_4 = sub i7 63, i7 %sub_ln1078"   --->   Operation 73 'sub' 'sub_ln414_4' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%select_ln414_9 = select i1 %icmp_ln414_1, i7 %sub_ln414_4, i7 0"   --->   Operation 74 'select' 'select_ln414_9' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node shl_ln414_5)   --->   "%zext_ln414_12 = zext i7 %select_ln414_8"   --->   Operation 75 'zext' 'zext_ln414_12' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%zext_ln414_13 = zext i7 %select_ln414_7"   --->   Operation 76 'zext' 'zext_ln414_13' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%zext_ln414_14 = zext i7 %select_ln414_9"   --->   Operation 77 'zext' 'zext_ln414_14' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (1.09ns) (out node of the LUT)   --->   "%shl_ln414_5 = shl i64 %p_Result_145, i64 %zext_ln414_12"   --->   Operation 78 'shl' 'shl_ln414_5' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 1.09> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%shl_ln414_6 = shl i64 18446744073709551615, i64 %zext_ln414_13"   --->   Operation 79 'shl' 'shl_ln414_6' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_7)   --->   "%lshr_ln414_4 = lshr i64 18446744073709551615, i64 %zext_ln414_14"   --->   Operation 80 'lshr' 'lshr_ln414_4' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.66ns) (out node of the LUT)   --->   "%and_ln414_7 = and i64 %shl_ln414_6, i64 %lshr_ln414_4"   --->   Operation 81 'and' 'and_ln414_7' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.66> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_10)   --->   "%zext_ln674_6 = zext i9 %shl_ln1077_1"   --->   Operation 82 'zext' 'zext_ln674_6' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_10)   --->   "%zext_ln674_7 = zext i9 %shl_ln1077_1"   --->   Operation 83 'zext' 'zext_ln674_7' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_10)   --->   "%lshr_ln674_6 = lshr i512 %prevWord_data_V_10, i512 %zext_ln674_6"   --->   Operation 84 'lshr' 'lshr_ln674_6' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_10)   --->   "%lshr_ln674_7 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674_7"   --->   Operation 85 'lshr' 'lshr_ln674_7' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_10)   --->   "%p_Result_147 = and i512 %lshr_ln674_6, i512 %lshr_ln674_7"   --->   Operation 86 'and' 'p_Result_147' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln414_15 = zext i9 %shl_ln1077_1"   --->   Operation 87 'zext' 'zext_ln414_15' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.72ns)   --->   "%lshr_ln414_5 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414_15"   --->   Operation 88 'lshr' 'lshr_ln414_5' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (1.44ns) (out node of the LUT)   --->   "%and_ln414_10 = and i512 %p_Result_147, i512 %lshr_ln414_5"   --->   Operation 89 'and' 'and_ln414_10' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_12)   --->   "%zext_ln674_8 = zext i6 %offset_V_2"   --->   Operation 90 'zext' 'zext_ln674_8' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_12)   --->   "%zext_ln674_9 = zext i6 %offset_V_2"   --->   Operation 91 'zext' 'zext_ln674_9' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_12)   --->   "%lshr_ln674_8 = lshr i64 %prevWord_keep_V_9, i64 %zext_ln674_8"   --->   Operation 92 'lshr' 'lshr_ln674_8' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_12)   --->   "%lshr_ln674_9 = lshr i64 18446744073709551615, i64 %zext_ln674_9"   --->   Operation 93 'lshr' 'lshr_ln674_9' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_12)   --->   "%p_Result_149 = and i64 %lshr_ln674_8, i64 %lshr_ln674_9"   --->   Operation 94 'and' 'p_Result_149' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln414_16 = zext i6 %offset_V_2"   --->   Operation 95 'zext' 'zext_ln414_16' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.62ns)   --->   "%lshr_ln414_6 = lshr i64 18446744073709551615, i64 %zext_ln414_16"   --->   Operation 96 'lshr' 'lshr_ln414_6' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (1.09ns) (out node of the LUT)   --->   "%and_ln414_12 = and i64 %p_Result_149, i64 %lshr_ln414_6"   --->   Operation 97 'and' 'and_ln414_12' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 1.09> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V_1)   --->   "%zext_ln819 = zext i6 %offset_V_2"   --->   Operation 98 'zext' 'zext_ln819' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V_1)   --->   "%shl_ln819 = shl i64 1, i64 %zext_ln819"   --->   Operation 99 'shl' 'shl_ln819' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node sendWord_last_V_1)   --->   "%and_ln819 = and i64 %shl_ln819, i64 %tmp_keep_V"   --->   Operation 100 'and' 'and_ln819' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (1.06ns) (out node of the LUT)   --->   "%sendWord_last_V_1 = icmp_eq  i64 %and_ln819, i64 0"   --->   Operation 101 'icmp' 'sendWord_last_V_1' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.38ns)   --->   "%store_ln239 = store i512 %tmp_data_V, i512 %prevWord_data_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:239]   --->   Operation 102 'store' 'store_ln239' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.38>
ST_1 : Operation 103 [1/1] (0.38ns)   --->   "%store_ln239 = store i64 %tmp_keep_V, i64 %prevWord_keep_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:239]   --->   Operation 103 'store' 'store_ln239' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.38>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %tmp_last_V_1, void %._crit_edge17.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:240]   --->   Operation 104 'br' 'br_ln240' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.27ns)   --->   "%select_ln243 = select i1 %sendWord_last_V_1, i3 0, i3 5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:243]   --->   Operation 105 'select' 'select_ln243' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i & tmp_last_V_1)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.51ns)   --->   "%store_ln243 = store i3 %select_ln243, i3 %tasiPkgPushState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:243]   --->   Operation 106 'store' 'store_ln243' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i & tmp_last_V_1)> <Delay = 0.51>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln247 = br void %._crit_edge17.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:247]   --->   Operation 107 'br' 'br_ln247' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i & tmp_last_V_1)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln249 = br void %._crit_edge16.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:249]   --->   Operation 108 'br' 'br_ln249' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln250 = br void %tasi_pkg_pusher<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:250]   --->   Operation 109 'br' 'br_ln250' <Predicate = (tasiPkgPushState_load == 3)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_3_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %tasi_dataFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 110 'nbreadreq' 'tmp_3_i' <Predicate = (tasiPkgPushState_load == 4)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 1024> <FIFO>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %tmp_3_i, void %._crit_edge14.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:217]   --->   Operation 111 'br' 'br_ln217' <Predicate = (tasiPkgPushState_load == 4)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (1.16ns)   --->   "%tasi_dataFifo_read_1 = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %tasi_dataFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 112 'read' 'tasi_dataFifo_read_1' <Predicate = (tasiPkgPushState_load == 4 & tmp_3_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 1024> <FIFO>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %tasi_dataFifo_read_1, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 113 'bitselect' 'tmp_last_V' <Predicate = (tasiPkgPushState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln224 = br i1 %tmp_last_V, void %._crit_edge15.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:224]   --->   Operation 114 'br' 'br_ln224' <Predicate = (tasiPkgPushState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.51ns)   --->   "%store_ln226 = store i3 0, i3 %tasiPkgPushState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:226]   --->   Operation 115 'store' 'store_ln226' <Predicate = (tasiPkgPushState_load == 4 & tmp_3_i & tmp_last_V)> <Delay = 0.51>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln227 = br void %._crit_edge15.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:227]   --->   Operation 116 'br' 'br_ln227' <Predicate = (tasiPkgPushState_load == 4 & tmp_3_i & tmp_last_V)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln228 = br void %._crit_edge14.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:228]   --->   Operation 117 'br' 'br_ln228' <Predicate = (tasiPkgPushState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln229 = br void %tasi_pkg_pusher<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:229]   --->   Operation 118 'br' 'br_ln229' <Predicate = (tasiPkgPushState_load == 4)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_i_297 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i577P0A, i577 %tasi_dataFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 119 'nbreadreq' 'tmp_i_297' <Predicate = (tasiPkgPushState_load == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 1024> <FIFO>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln178 = br i1 %tmp_i_297, void %._crit_edge13.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:178]   --->   Operation 120 'br' 'br_ln178' <Predicate = (tasiPkgPushState_load == 2)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.16ns)   --->   "%tasi_dataFifo_read = read i577 @_ssdm_op_Read.ap_fifo.volatile.i577P0A, i577 %tasi_dataFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 121 'read' 'tasi_dataFifo_read' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 577> <Depth = 1024> <FIFO>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%sendWord_data_V_1 = trunc i577 %tasi_dataFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 122 'trunc' 'sendWord_data_V_1' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sendWord_keep_V_1 = partselect i64 @_ssdm_op_PartSelect.i64.i577.i32.i32, i577 %tasi_dataFifo_read, i32 512, i32 575" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 123 'partselect' 'sendWord_keep_V_1' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%sendWord_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i577.i32, i577 %tasi_dataFifo_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 124 'bitselect' 'sendWord_last_V' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.38ns)   --->   "%store_ln144 = store i512 %sendWord_data_V_1, i512 %prevWord_data_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 125 'store' 'store_ln144' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297)> <Delay = 0.38>
ST_1 : Operation 126 [1/1] (0.38ns)   --->   "%store_ln144 = store i64 %sendWord_keep_V_1, i64 %prevWord_keep_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 126 'store' 'store_ln144' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297)> <Delay = 0.38>
ST_1 : Operation 127 [1/1] (0.69ns)   --->   "%icmp_ln1080_1 = icmp_ugt  i18 %remainingLength_V_load, i18 64"   --->   Operation 127 'icmp' 'icmp_ln1080_1' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln1080_1, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:183]   --->   Operation 128 'br' 'br_ln183' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.69ns)   --->   "%icmp_ln1064 = icmp_eq  i18 %remainingLength_V_load, i18 64"   --->   Operation 129 'icmp' 'icmp_ln1064' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %icmp_ln1064, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:188]   --->   Operation 130 'br' 'br_ln188' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i18 %remainingLength_V_load"   --->   Operation 131 'trunc' 'trunc_ln223' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.75ns)   --->   "%sendWord_keep_V_3 = mux i64 @_ssdm_op_Mux.ap_auto.64i64.i6, i64 18446744073709551615, i64 1, i64 3, i64 7, i64 15, i64 31, i64 63, i64 127, i64 255, i64 511, i64 1023, i64 2047, i64 4095, i64 8191, i64 16383, i64 32767, i64 65535, i64 131071, i64 262143, i64 524287, i64 1048575, i64 2097151, i64 4194303, i64 8388607, i64 16777215, i64 33554431, i64 67108863, i64 134217727, i64 268435455, i64 536870911, i64 1073741823, i64 2147483647, i64 4294967295, i64 8589934591, i64 17179869183, i64 34359738367, i64 68719476735, i64 137438953471, i64 274877906943, i64 549755813887, i64 1099511627775, i64 2199023255551, i64 4398046511103, i64 8796093022207, i64 17592186044415, i64 35184372088831, i64 70368744177663, i64 140737488355327, i64 281474976710655, i64 562949953421311, i64 1125899906842623, i64 2251799813685247, i64 4503599627370495, i64 9007199254740991, i64 18014398509481983, i64 36028797018963967, i64 72057594037927935, i64 144115188075855871, i64 288230376151711743, i64 576460752303423487, i64 1152921504606846975, i64 2305843009213693951, i64 4611686018427387903, i64 9223372036854775807, i6 %trunc_ln223"   --->   Operation 132 'mux' 'sendWord_keep_V_3' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & !icmp_ln1064)> <Delay = 0.75> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_142 = partset i32 @llvm.part.set.i32.i18, i32 %p_Val2_10, i18 0, i32 0, i32 17"   --->   Operation 133 'partset' 'p_Result_142' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.41ns)   --->   "%store_ln391 = store i32 %p_Result_142, i32 %cmd_saddr_V"   --->   Operation 134 'store' 'store_ln391' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & !icmp_ln1064)> <Delay = 0.41>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln886_1 = zext i18 %lengthFirstPkg_V_load"   --->   Operation 135 'zext' 'zext_ln886_1' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & !icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.82ns)   --->   "%sub_ln886_1 = sub i23 %rhs, i23 %zext_ln886_1"   --->   Operation 136 'sub' 'sub_ln886_1' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & !icmp_ln1064)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.41ns)   --->   "%store_ln886 = store i23 %sub_ln886_1, i23 %cmd_bbt_V"   --->   Operation 137 'store' 'store_ln886' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & !icmp_ln1064)> <Delay = 0.41>
ST_1 : Operation 138 [1/1] (0.27ns)   --->   "%select_ln207 = select i1 %sendWord_last_V, i3 5, i3 3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:207]   --->   Operation 138 'select' 'select_ln207' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & !icmp_ln1064)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.51ns)   --->   "%store_ln207 = store i3 %select_ln207, i3 %tasiPkgPushState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:207]   --->   Operation 139 'store' 'store_ln207' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & !icmp_ln1064)> <Delay = 0.51>
ST_1 : Operation 140 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 140 'br' 'br_ln0' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & !icmp_ln1064)> <Delay = 0.38>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_s = partset i32 @llvm.part.set.i32.i18, i32 %p_Val2_10, i18 0, i32 0, i32 17"   --->   Operation 141 'partset' 'p_Result_s' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.41ns)   --->   "%store_ln391 = store i32 %p_Result_s, i32 %cmd_saddr_V"   --->   Operation 142 'store' 'store_ln391' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & icmp_ln1064)> <Delay = 0.41>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i18 %lengthFirstPkg_V_load"   --->   Operation 143 'zext' 'zext_ln886' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & icmp_ln1064)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.82ns)   --->   "%sub_ln886 = sub i23 %rhs, i23 %zext_ln886"   --->   Operation 144 'sub' 'sub_ln886' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & icmp_ln1064)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.41ns)   --->   "%store_ln886 = store i23 %sub_ln886, i23 %cmd_bbt_V"   --->   Operation 145 'store' 'store_ln886' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & icmp_ln1064)> <Delay = 0.41>
ST_1 : Operation 146 [1/1] (0.51ns)   --->   "%store_ln195 = store i3 4, i3 %tasiPkgPushState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:195]   --->   Operation 146 'store' 'store_ln195' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & icmp_ln1064)> <Delay = 0.51>
ST_1 : Operation 147 [1/1] (0.38ns)   --->   "%br_ln196 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:196]   --->   Operation 147 'br' 'br_ln196' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & icmp_ln1064)> <Delay = 0.38>
ST_1 : Operation 148 [1/1] (0.79ns)   --->   "%add_ln886 = add i18 %remainingLength_V_load, i18 262080"   --->   Operation 148 'add' 'add_ln886' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & icmp_ln1080_1)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.38ns)   --->   "%store_ln886 = store i18 %add_ln886, i18 %remainingLength_V"   --->   Operation 149 'store' 'store_ln886' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & icmp_ln1080_1)> <Delay = 0.38>
ST_1 : Operation 150 [1/1] (0.38ns)   --->   "%br_ln186 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:186]   --->   Operation 150 'br' 'br_ln186' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & icmp_ln1080_1)> <Delay = 0.38>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln215 = br void %tasi_pkg_pusher<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:215]   --->   Operation 151 'br' 'br_ln215' <Predicate = (tasiPkgPushState_load == 2)> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%lhs = trunc i32 %p_Val2_10"   --->   Operation 152 'trunc' 'lhs' <Predicate = (tasiPkgPushState_load == 1)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i18 %lhs"   --->   Operation 153 'zext' 'zext_ln1540' <Predicate = (tasiPkgPushState_load == 1)> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln1540_2 = zext i23 %rhs"   --->   Operation 154 'zext' 'zext_ln1540_2' <Predicate = (tasiPkgPushState_load == 1)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.82ns)   --->   "%ret = add i24 %zext_ln1540_2, i24 %zext_ln1540"   --->   Operation 155 'add' 'ret' <Predicate = (tasiPkgPushState_load == 1)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.76ns)   --->   "%icmp_ln1080 = icmp_ugt  i24 %ret, i24 262144"   --->   Operation 156 'icmp' 'icmp_ln1080' <Predicate = (tasiPkgPushState_load == 1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln161 = br i1 %icmp_ln1080, void, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:161]   --->   Operation 157 'br' 'br_ln161' <Predicate = (tasiPkgPushState_load == 1)> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 158 'br' 'br_ln0' <Predicate = (tasiPkgPushState_load == 1 & !icmp_ln1080)> <Delay = 0.38>
ST_1 : Operation 159 [1/1] (0.79ns)   --->   "%p_Val2_4 = sub i18 0, i18 %lhs"   --->   Operation 159 'sub' 'p_Val2_4' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln1080)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln163 = store i18 %p_Val2_4, i18 %lengthFirstPkg_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:163]   --->   Operation 160 'store' 'store_ln163' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln1080)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.38ns)   --->   "%store_ln164 = store i18 %p_Val2_4, i18 %remainingLength_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:164]   --->   Operation 161 'store' 'store_ln164' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln1080)> <Delay = 0.38>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i18 %p_Val2_4"   --->   Operation 162 'trunc' 'trunc_ln674' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln1080)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln165 = store i6 %trunc_ln674, i6 %offset_V" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:165]   --->   Operation 163 'store' 'store_ln165' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln1080)> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%len_V = trunc i18 %p_Val2_4"   --->   Operation 164 'trunc' 'len_V' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln1080)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.38ns)   --->   "%br_ln170 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:170]   --->   Operation 165 'br' 'br_ln170' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln1080)> <Delay = 0.38>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%storemerge_i = phi i3 4, void, i3 2, void"   --->   Operation 166 'phi' 'storemerge_i' <Predicate = (tasiPkgPushState_load == 1)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.51ns)   --->   "%store_ln168 = store i3 %storemerge_i, i3 %tasiPkgPushState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:168]   --->   Operation 167 'store' 'store_ln168' <Predicate = (tasiPkgPushState_load == 1)> <Delay = 0.51>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln176 = br void %tasi_pkg_pusher<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:176]   --->   Operation 168 'br' 'br_ln176' <Predicate = (tasiPkgPushState_load == 1)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %offset_V_2, i3 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/../../axi_utils.hpp:1077]   --->   Operation 169 'bitconcatenate' 'shl_ln' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node p_Result_152)   --->   "%zext_ln674 = zext i9 %shl_ln"   --->   Operation 170 'zext' 'zext_ln674' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node p_Result_152)   --->   "%zext_ln674_1 = zext i9 %shl_ln"   --->   Operation 171 'zext' 'zext_ln674_1' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node p_Result_152)   --->   "%lshr_ln674 = lshr i512 %prevWord_data_V_10, i512 %zext_ln674"   --->   Operation 172 'lshr' 'lshr_ln674' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node p_Result_152)   --->   "%lshr_ln674_1 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln674_1"   --->   Operation 173 'lshr' 'lshr_ln674_1' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node p_Result_152)   --->   "%p_Result_151 = and i512 %lshr_ln674, i512 %lshr_ln674_1"   --->   Operation 174 'and' 'p_Result_151' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node p_Result_152)   --->   "%zext_ln414 = zext i9 %shl_ln"   --->   Operation 175 'zext' 'zext_ln414' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node p_Result_152)   --->   "%lshr_ln414 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln414"   --->   Operation 176 'lshr' 'lshr_ln414' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (1.44ns) (out node of the LUT)   --->   "%p_Result_152 = and i512 %p_Result_151, i512 %lshr_ln414"   --->   Operation 177 'and' 'p_Result_152' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 1.44> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node p_Result_154)   --->   "%zext_ln674_2 = zext i6 %offset_V_2"   --->   Operation 178 'zext' 'zext_ln674_2' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node p_Result_154)   --->   "%zext_ln674_3 = zext i6 %offset_V_2"   --->   Operation 179 'zext' 'zext_ln674_3' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node p_Result_154)   --->   "%lshr_ln674_2 = lshr i64 %prevWord_keep_V_9, i64 %zext_ln674_2"   --->   Operation 180 'lshr' 'lshr_ln674_2' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node p_Result_154)   --->   "%lshr_ln674_3 = lshr i64 18446744073709551615, i64 %zext_ln674_3"   --->   Operation 181 'lshr' 'lshr_ln674_3' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node p_Result_154)   --->   "%p_Result_153 = and i64 %lshr_ln674_2, i64 %lshr_ln674_3"   --->   Operation 182 'and' 'p_Result_153' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node p_Result_154)   --->   "%zext_ln414_6 = zext i6 %offset_V_2"   --->   Operation 183 'zext' 'zext_ln414_6' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node p_Result_154)   --->   "%lshr_ln414_2 = lshr i64 18446744073709551615, i64 %zext_ln414_6"   --->   Operation 184 'lshr' 'lshr_ln414_2' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (1.09ns) (out node of the LUT)   --->   "%p_Result_154 = and i64 %p_Result_153, i64 %lshr_ln414_2"   --->   Operation 185 'and' 'p_Result_154' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 1.09> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.51ns)   --->   "%store_ln260 = store i3 0, i3 %tasiPkgPushState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:260]   --->   Operation 186 'store' 'store_ln260' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.51>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i72P0A, i72 %tasi_meta2pkgPushCmd, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 187 'nbreadreq' 'tmp_i' <Predicate = (tasiPkgPushState_load == 7) | (tasiPkgPushState_load == 6) | (tasiPkgPushState_load == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 72> <Depth = 128> <FIFO>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln154 = br i1 %tmp_i, void %._crit_edge12.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:154]   --->   Operation 188 'br' 'br_ln154' <Predicate = (tasiPkgPushState_load == 7) | (tasiPkgPushState_load == 6) | (tasiPkgPushState_load == 0)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (1.16ns)   --->   "%tasi_meta2pkgPushCmd_read = read i72 @_ssdm_op_Read.ap_fifo.volatile.i72P0A, i72 %tasi_meta2pkgPushCmd" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 189 'read' 'tasi_meta2pkgPushCmd_read' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 72> <Depth = 128> <FIFO>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i72 %tasi_meta2pkgPushCmd_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 190 'trunc' 'trunc_ln144' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i72.i32, i72 %tasi_meta2pkgPushCmd_read, i32 23" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 191 'bitselect' 'tmp' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln144_s = partselect i6 @_ssdm_op_PartSelect.i6.i72.i32.i32, i72 %tasi_meta2pkgPushCmd_read, i32 24, i32 29" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 192 'partselect' 'trunc_ln144_s' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_230 = bitselect i1 @_ssdm_op_BitSelect.i1.i72.i32, i72 %tasi_meta2pkgPushCmd_read, i32 30" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 193 'bitselect' 'tmp_230' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_231 = bitselect i1 @_ssdm_op_BitSelect.i1.i72.i32, i72 %tasi_meta2pkgPushCmd_read, i32 31" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 194 'bitselect' 'tmp_231' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln144_27 = partselect i32 @_ssdm_op_PartSelect.i32.i72.i32.i32, i72 %tasi_meta2pkgPushCmd_read, i32 32, i32 63" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 195 'partselect' 'trunc_ln144_27' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln144_28 = partselect i4 @_ssdm_op_PartSelect.i4.i72.i32.i32, i72 %tasi_meta2pkgPushCmd_read, i32 64, i32 67" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 196 'partselect' 'trunc_ln144_28' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%trunc_ln144_29 = partselect i4 @_ssdm_op_PartSelect.i4.i72.i32.i32, i72 %tasi_meta2pkgPushCmd_read, i32 68, i32 71" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 197 'partselect' 'trunc_ln144_29' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.41ns)   --->   "%store_ln144 = store i23 %trunc_ln144, i23 %cmd_bbt_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 198 'store' 'store_ln144' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp, i1 %cmd_type_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 199 'store' 'store_ln144' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln144 = store i6 %trunc_ln144_s, i6 %cmd_dsa_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 200 'store' 'store_ln144' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp_230, i1 %cmd_eof_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 201 'store' 'store_ln144' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln144 = store i1 %tmp_231, i1 %cmd_drr_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 202 'store' 'store_ln144' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.41ns)   --->   "%store_ln144 = store i32 %trunc_ln144_27, i32 %cmd_saddr_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 203 'store' 'store_ln144' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.41>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln144 = store i4 %trunc_ln144_28, i4 %cmd_tag_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 204 'store' 'store_ln144' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln144 = store i4 %trunc_ln144_29, i4 %cmd_rsvd_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 205 'store' 'store_ln144' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.51ns)   --->   "%store_ln157 = store i3 1, i3 %tasiPkgPushState" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:157]   --->   Operation 206 'store' 'store_ln157' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.51>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln158 = br void %._crit_edge12.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:158]   --->   Operation 207 'br' 'br_ln158' <Predicate = (tasiPkgPushState_load != 5 & tasiPkgPushState_load != 1 & tasiPkgPushState_load != 2 & tasiPkgPushState_load != 4 & tasiPkgPushState_load != 3 & tmp_i)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln159 = br void %tasi_pkg_pusher<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:159]   --->   Operation 208 'br' 'br_ln159' <Predicate = (tasiPkgPushState_load == 7) | (tasiPkgPushState_load == 6) | (tasiPkgPushState_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.74>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node p_Result_148)   --->   "%tmp_236 = partselect i512 @llvm.part.select.i512, i512 %shl_ln414, i32 511, i32 0"   --->   Operation 209 'partselect' 'tmp_236' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i & icmp_ln414)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node p_Result_148)   --->   "%select_ln414_6 = select i1 %icmp_ln414, i512 %tmp_236, i512 %shl_ln414"   --->   Operation 210 'select' 'select_ln414_6' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node p_Result_148)   --->   "%p_Result_144 = and i512 %select_ln414_6, i512 %and_ln414"   --->   Operation 211 'and' 'p_Result_144' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node p_Result_150)   --->   "%tmp_238 = partselect i64 @llvm.part.select.i64, i64 %shl_ln414_5, i32 63, i32 0"   --->   Operation 212 'partselect' 'tmp_238' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i & icmp_ln414_1)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node p_Result_150)   --->   "%select_ln414_10 = select i1 %icmp_ln414_1, i64 %tmp_238, i64 %shl_ln414_5"   --->   Operation 213 'select' 'select_ln414_10' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node p_Result_150)   --->   "%p_Result_146 = and i64 %select_ln414_10, i64 %and_ln414_7"   --->   Operation 214 'and' 'p_Result_146' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node p_Result_148)   --->   "%xor_ln414 = xor i512 %lshr_ln414_5, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095"   --->   Operation 215 'xor' 'xor_ln414' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node p_Result_148)   --->   "%and_ln414_9 = and i512 %p_Result_144, i512 %xor_ln414"   --->   Operation 216 'and' 'and_ln414_9' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.57ns) (out node of the LUT)   --->   "%p_Result_148 = or i512 %and_ln414_9, i512 %and_ln414_10"   --->   Operation 217 'or' 'p_Result_148' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.57> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node p_Result_150)   --->   "%xor_ln414_1 = xor i64 %lshr_ln414_6, i64 18446744073709551615"   --->   Operation 218 'xor' 'xor_ln414_1' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node p_Result_150)   --->   "%and_ln414_11 = and i64 %p_Result_146, i64 %xor_ln414_1"   --->   Operation 219 'and' 'and_ln414_11' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.41ns) (out node of the LUT)   --->   "%p_Result_150 = or i64 %and_ln414_11, i64 %and_ln414_12"   --->   Operation 220 'or' 'p_Result_150' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.41> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.00ns)   --->   "%p_7 = bitconcatenate i1024 @_ssdm_op_BitConcatenate.i1024.i447.i1.i64.i512, i447 0, i1 %sendWord_last_V_1, i64 %p_Result_150, i512 %p_Result_148" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 221 'bitconcatenate' 'p_7' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 0.00>
ST_2 : Operation 222 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferWriteData_internal, i1024 %p_7" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 222 'write' 'write_ln173' <Predicate = (tasiPkgPushState_load == 3 & tmp_4_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%p_014 = zext i577 %tasi_dataFifo_read_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 223 'zext' 'p_014' <Predicate = (tasiPkgPushState_load == 4 & tmp_3_i)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferWriteData_internal, i1024 %p_014" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 224 'write' 'write_ln173' <Predicate = (tasiPkgPushState_load == 4 & tmp_3_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%p_9 = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i4.i4.i32.i1.i1.i6.i1.i23, i4 %cmd_rsvd_V_load, i4 %cmd_tag_V_load, i32 %p_Result_142, i1 %cmd_drr_V_load, i1 %cmd_eof_V_load, i6 %cmd_dsa_V_load, i1 %cmd_type_V_load, i23 %sub_ln886_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 225 'bitconcatenate' 'p_9' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & !icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 226 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i72P128A, i72 %m_axis_txwrite_cmd, i72 %p_9" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 226 'write' 'write_ln173' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & !icmp_ln1064)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 227 [1/1] (0.00ns)   --->   "%p_8 = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i4.i4.i32.i1.i1.i6.i1.i23, i4 %cmd_rsvd_V_load, i4 %cmd_tag_V_load, i32 %p_Result_s, i1 %cmd_drr_V_load, i1 %cmd_eof_V_load, i6 %cmd_dsa_V_load, i1 %cmd_type_V_load, i23 %sub_ln886" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 227 'bitconcatenate' 'p_8' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 228 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i72P128A, i72 %m_axis_txwrite_cmd, i72 %p_8" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 228 'write' 'write_ln173' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & icmp_ln1064)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%sendWord_keep_V_4 = phi i64 %sendWord_keep_V_1, void, i64 %sendWord_keep_V_1, void, i64 %sendWord_keep_V_3, void"   --->   Operation 229 'phi' 'sendWord_keep_V_4' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%sendWord_last_V_2 = phi i1 %sendWord_last_V, void, i1 1, void, i1 1, void"   --->   Operation 230 'phi' 'sendWord_last_V_2' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_49_i = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 %sendWord_last_V_2, i64 %sendWord_keep_V_4, i512 %sendWord_data_V_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 231 'bitconcatenate' 'tmp_49_i' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln173_5 = zext i577 %tmp_49_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 232 'zext' 'zext_ln173_5' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297)> <Delay = 0.00>
ST_2 : Operation 233 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferWriteData_internal, i1024 %zext_ln173_5" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 233 'write' 'write_ln173' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln214 = br void %._crit_edge13.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:214]   --->   Operation 234 'br' 'br_ln214' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297)> <Delay = 0.00>
ST_2 : Operation 235 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i72 @_ssdm_op_BitConcatenate.i72.i4.i4.i32.i1.i1.i6.i1.i23, i4 %cmd_rsvd_V_load, i4 %cmd_tag_V_load, i32 %p_Val2_10, i1 %cmd_drr_V_load, i1 %cmd_eof_V_load, i6 %cmd_dsa_V_load, i1 %cmd_type_V_load, i23 %rhs" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 235 'bitconcatenate' 'p_s' <Predicate = (tasiPkgPushState_load == 1 & !icmp_ln1080)> <Delay = 0.00>
ST_2 : Operation 236 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i72P128A, i72 %m_axis_txwrite_cmd, i72 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 236 'write' 'write_ln173' <Predicate = (tasiPkgPushState_load == 1 & !icmp_ln1080)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_43_i = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i16.i16, i32 %p_Val2_10, i16 0, i16 %len_V" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 237 'bitconcatenate' 'tmp_43_i' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln1080)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%or_ln173 = or i64 %tmp_43_i, i64 3229614080" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 238 'or' 'or_ln173' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln1080)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln173_4 = zext i64 %or_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 239 'zext' 'zext_ln173_4' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln1080)> <Delay = 0.00>
ST_2 : Operation 240 [2/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i72P128A, i72 %m_axis_txwrite_cmd, i72 %zext_ln173_4" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 240 'write' 'write_ln173' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln1080)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i577 @_ssdm_op_BitConcatenate.i577.i1.i64.i512, i1 1, i64 %p_Result_154, i512 %p_Result_152" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 241 'bitconcatenate' 'or_ln' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_2 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i577 %or_ln" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 242 'zext' 'zext_ln173' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>
ST_2 : Operation 243 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i1024P0A, i1024 %txBufferWriteData_internal, i1024 %zext_ln173" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 243 'write' 'write_ln173' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln261 = br void %tasi_pkg_pusher<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:261]   --->   Operation 244 'br' 'br_ln261' <Predicate = (tasiPkgPushState_load == 5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 245 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i72P128A, i72 %m_axis_txwrite_cmd, i72 %p_9" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 245 'write' 'write_ln173' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & !icmp_ln1064)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 246 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i72P128A, i72 %m_axis_txwrite_cmd, i72 %p_8" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 246 'write' 'write_ln173' <Predicate = (tasiPkgPushState_load == 2 & tmp_i_297 & !icmp_ln1080_1 & icmp_ln1064)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 247 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i72P128A, i72 %m_axis_txwrite_cmd, i72 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 247 'write' 'write_ln173' <Predicate = (tasiPkgPushState_load == 1 & !icmp_ln1080)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 248 [1/2] (0.00ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.axis.volatile.i72P128A, i72 %m_axis_txwrite_cmd, i72 %zext_ln173_4" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 248 'write' 'write_ln173' <Predicate = (tasiPkgPushState_load == 1 & icmp_ln1080)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 249 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 3.03ns
The critical path consists of the following:
	fifo read operation ('tasi_dataFifo_read_2', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'tasi_dataFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [52]  (1.17 ns)
	'and' operation ('and_ln819') [129]  (0 ns)
	'icmp' operation ('sendWord.last.V') [130]  (1.06 ns)
	'select' operation ('select_ln243', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:243) [137]  (0.278 ns)
	'store' operation ('store_ln243', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:243) of variable 'select_ln243', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/toe/tx_app_stream_if/tx_app_stream_if.cpp:243 on static variable 'tasiPkgPushState' [138]  (0.518 ns)

 <State 2>: 1.75ns
The critical path consists of the following:
	'select' operation ('select_ln414_6') [77]  (0 ns)
	'and' operation ('__Result__') [81]  (0 ns)
	'and' operation ('and_ln414_9') [113]  (0 ns)
	'or' operation ('__Result__') [115]  (0.578 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'txBufferWriteData_internal' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [132]  (1.17 ns)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
