#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
<<<<<<<< HEAD:intellight/top_level/vivado_7008.backup.jou
# Start of session at: Tue Nov 22 16:19:28 2022
# Process ID: 7008
# Current directory: D:/intelligent_traffic_light/intellight/top_level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12520 D:\intelligent_traffic_light\intellight\top_level\top_level.xpr
========
# Start of session at: Mon Nov 14 18:24:45 2022
# Process ID: 14300
# Current directory: D:/intelligent_traffic_light/intellight/top_level
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent212 D:\intelligent_traffic_light\intellight\top_level\top_level.xpr
>>>>>>>> parent of ae750207 (shfcuidtf7):intellight/top_level/vivado_14300.backup.jou
# Log file: D:/intelligent_traffic_light/intellight/top_level/vivado.log
# Journal file: D:/intelligent_traffic_light/intellight/top_level\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/intellight/top_level/top_level.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 [get_ips  top_level_Intellight_Accelerat_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips top_level_Intellight_Accelerat_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
catch { config_ip_cache -export [get_ips -all top_level_Intellight_Accelerat_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs top_level_Intellight_Accelerat_0_0_synth_1 -jobs 6
wait_on_run top_level_Intellight_Accelerat_0_0_synth_1
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
<<<<<<<< HEAD:intellight/top_level/vivado_7008.backup.jou
========
regenerate_bd_layout
open_run impl_1
open_bd_design {D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd}
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:Intellight_Accelerator:1.0 [get_ips  top_level_Intellight_Accelerat_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips top_level_Intellight_Accelerat_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
catch { config_ip_cache -export [get_ips -all top_level_Intellight_Accelerat_0_0] }
catch { config_ip_cache -export [get_ips -all top_level_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
launch_runs top_level_Intellight_Accelerat_0_0_synth_1 -jobs 6
wait_on_run top_level_Intellight_Accelerat_0_0_synth_1
export_simulation -of_objects [get_files D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd] -directory D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/sim_scripts -ip_user_files_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files -ipstatic_source_dir D:/intelligent_traffic_light/intellight/top_level/top_level.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/modelsim} {questa=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/questa} {riviera=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/riviera} {activehdl=D:/intelligent_traffic_light/intellight/top_level/top_level.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {50}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
reset_run synth_1
reset_run top_level_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
report_ip_status -name ip_status 
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/intelligent_traffic_light/intellight/top_level/top_level.srcs/sources_1/bd/top_level/top_level.bd]
refresh_design
>>>>>>>> parent of ae750207 (shfcuidtf7):intellight/top_level/vivado_14300.backup.jou
