Analysis & Synthesis report for alteratest
Thu Nov 10 16:06:48 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Nov 10 16:06:48 2016          ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name                      ; alteratest                                 ;
; Top-level Entity Name              ; ethtest                                    ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; N/A until Partition Merge                  ;
;     Total combinational functions  ; N/A until Partition Merge                  ;
;     Dedicated logic registers      ; N/A until Partition Merge                  ;
; Total registers                    ; N/A until Partition Merge                  ;
; Total pins                         ; N/A until Partition Merge                  ;
; Total virtual pins                 ; N/A until Partition Merge                  ;
; Total memory bits                  ; N/A until Partition Merge                  ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                  ;
; Total PLLs                         ; N/A until Partition Merge                  ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; ethtest            ; alteratest         ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name          ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+-----------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; altera_eth_tse        ; 15.0    ; N/A          ; N/A          ; |ethtest|Ethernet:eth0                                                                                                                                                                                                                                                     ; Ethernet.v      ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac                                                                                                                                                                                            ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                       ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL                                                                                                                        ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG                                                                                                                         ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT                                                                                      ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1                                                   ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2                                                   ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6                                                                                       ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7                                                                                       ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8                                                                                       ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9                                                                                       ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10                                                                                      ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11                                                                                      ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12                                                                                      ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT                                                                                      ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1                                                      ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2                                                      ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                    ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF                                                                                                                      ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                    ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                        ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX                                                                 ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC                                  ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS   ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS                             ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT                                                    ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                 ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL     ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT                                                    ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC                                                                                 ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                        ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                     ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                            ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                           ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                         ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                    ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                 ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                               ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                        ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                     ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                            ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                           ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                         ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                    ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                               ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR                                                      ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR                            ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM                                                  ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX                                                                                                                     ;                 ;
; Altera ; Triple-Speed Ethernet ; N/A     ; N/A          ; OpenCore     ; |ethtest|Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                     ;                 ;
+--------+-----------------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
OpenCore Simulation-Only Evaluation feature is turned on for all cores in the design.


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Thu Nov 10 16:06:24 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alteratest -c alteratest
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file alteratest.v
    Info (12023): Found entity 1: alteratest
Info (12021): Found 1 design units, including 1 entities, in source file output_files/ethtest.v
    Info (12023): Found entity 1: ethtest
Info (12021): Found 1 design units, including 1 entities, in source file ethernet.v
    Info (12023): Found entity 1: Ethernet
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/ethernet_0002.v
    Info (12023): Found entity 1: Ethernet_0002
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_eth_tse_mac.v
    Info (12023): Found entity 1: altera_eth_tse_mac
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_clk_cntl.v
    Info (12023): Found entity 1: altera_tse_clk_cntl
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_crc328checker.v
    Info (12023): Found entity 1: altera_tse_crc328checker
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_crc328generator.v
    Info (12023): Found entity 1: altera_tse_crc328generator
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_crc32ctl8.v
    Info (12023): Found entity 1: altera_tse_crc32ctl8
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_crc32galois8.v
    Info (12023): Found entity 1: altera_tse_crc32galois8
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_gmii_io.v
    Info (12023): Found entity 1: altera_tse_gmii_io
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_lb_read_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_read_cntl
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_lb_wrt_cntl.v
    Info (12023): Found entity 1: altera_tse_lb_wrt_cntl
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_hashing.v
    Info (12023): Found entity 1: altera_tse_hashing
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_host_control.v
    Info (12023): Found entity 1: altera_tse_host_control
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_host_control_small.v
    Info (12023): Found entity 1: altera_tse_host_control_small
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mac_control.v
    Info (12023): Found entity 1: altera_tse_mac_control
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_register_map.v
    Info (12023): Found entity 1: altera_tse_register_map
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_register_map_small.v
    Info (12023): Found entity 1: altera_tse_register_map_small
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_rx_counter_cntl
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_shared_mac_control.v
    Info (12023): Found entity 1: altera_tse_shared_mac_control
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_shared_register_map.v
    Info (12023): Found entity 1: altera_tse_shared_register_map
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_counter_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_counter_cntl
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_lfsr_10.v
    Info (12023): Found entity 1: altera_tse_lfsr_10
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_loopback_ff.v
    Info (12023): Found entity 1: altera_tse_loopback_ff
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_altshifttaps.v
    Info (12023): Found entity 1: altera_tse_altshifttaps
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_fifoless_mac_rx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_rx
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mac_rx.v
    Info (12023): Found entity 1: altera_tse_mac_rx
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_fifoless_mac_tx.v
    Info (12023): Found entity 1: altera_tse_fifoless_mac_tx
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mac_tx.v
    Info (12023): Found entity 1: altera_tse_mac_tx
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_magic_detection.v
    Info (12023): Found entity 1: altera_tse_magic_detection
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mdio.v
    Info (12023): Found entity 1: altera_tse_mdio
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mdio_clk_gen.v
    Info (12023): Found entity 1: altera_tse_mdio_clk_gen
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mdio_cntl.v
    Info (12023): Found entity 1: altera_tse_mdio_cntl
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_mdio.v
    Info (12023): Found entity 1: altera_tse_top_mdio
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mii_rx_if.v
    Info (12023): Found entity 1: altera_tse_mii_rx_if
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_mii_tx_if.v
    Info (12023): Found entity 1: altera_tse_mii_tx_if
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_pipeline_base.v
    Info (12023): Found entity 1: altera_tse_pipeline_base
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_pipeline_stage.sv
    Info (12023): Found entity 1: altera_tse_pipeline_stage
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_dpram_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_16x32
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_dpram_8x32.v
    Info (12023): Found entity 1: altera_tse_dpram_8x32
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_dpram_ecc_16x32.v
    Info (12023): Found entity 1: altera_tse_dpram_ecc_16x32
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_quad_16x32.v
    Info (12023): Found entity 1: altera_tse_quad_16x32
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_quad_8x32.v
    Info (12023): Found entity 1: altera_tse_quad_8x32
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_fifoless_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_fifoless_retransmit_cntl
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_retransmit_cntl.v
    Info (12023): Found entity 1: altera_tse_retransmit_cntl
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rgmii_in1.v
    Info (12023): Found entity 1: altera_tse_rgmii_in1
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rgmii_in4.v
    Info (12023): Found entity 1: altera_tse_rgmii_in4
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_nf_rgmii_module.v
    Info (12023): Found entity 1: altera_tse_nf_rgmii_module
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rgmii_module.v
    Info (12023): Found entity 1: altera_tse_rgmii_module
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rgmii_out1.v
    Info (12023): Found entity 1: altera_tse_rgmii_out1
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rgmii_out4.v
    Info (12023): Found entity 1: altera_tse_rgmii_out4
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_ff.v
    Info (12023): Found entity 1: altera_tse_rx_ff
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_min_ff.v
    Info (12023): Found entity 1: altera_tse_rx_min_ff
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_rx_ff_cntrl_32_shift16
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_ff_length.v
    Info (12023): Found entity 1: altera_tse_rx_ff_length
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_rx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_rx_stat_extract
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_timing_adapter32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter32
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_timing_adapter8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter8
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_timing_adapter_fifo32.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo32
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_timing_adapter_fifo8.v
    Info (12023): Found entity 1: altera_tse_timing_adapter_fifo8
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_1geth.v
    Info (12023): Found entity 1: altera_tse_top_1geth
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_fifoless_1geth.v
    Info (12023): Found entity 1: altera_tse_top_fifoless_1geth
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_w_fifo.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_w_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_w_fifo_10_100_1000
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_wo_fifo.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_wo_fifo_10_100_1000.v
    Info (12023): Found entity 1: altera_tse_top_wo_fifo_10_100_1000
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_top_gen_host.v
    Info (12023): Found entity 1: altera_tse_top_gen_host
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff.v
    Info (12023): Found entity 1: altera_tse_tx_ff
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_min_ff.v
    Info (12023): Found entity 1: altera_tse_tx_min_ff
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff_cntrl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff_cntrl_32.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff_cntrl_32_shift16.v
    Info (12023): Found entity 1: altera_tse_tx_ff_cntrl_32_shift16
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff_length.v
    Info (12023): Found entity 1: altera_tse_tx_ff_length
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_ff_read_cntl.v
    Info (12023): Found entity 1: altera_tse_tx_ff_read_cntl
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_tx_stat_extract.v
    Info (12023): Found entity 1: altera_tse_tx_stat_extract
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_false_path_marker.v
    Info (12023): Found entity 1: altera_tse_false_path_marker
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_reset_synchronizer.v
    Info (12023): Found entity 1: altera_tse_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_clock_crosser.v
    Info (12023): Found entity 1: altera_tse_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_13.v
    Info (12023): Found entity 1: altera_tse_a_fifo_13
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_24.v
    Info (12023): Found entity 1: altera_tse_a_fifo_24
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_34.v
    Info (12023): Found entity 1: altera_tse_a_fifo_34
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_opt_1246.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_1246
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_opt_14_44.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_14_44
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_a_fifo_opt_36_10.v
    Info (12023): Found entity 1: altera_tse_a_fifo_opt_36_10
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_gray_cnt.v
    Info (12023): Found entity 1: altera_tse_gray_cnt
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_sdpm_altsyncram.v
    Info (12023): Found entity 1: altera_tse_sdpm_altsyncram
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_altsyncram_dpm_fifo.v
    Info (12023): Found entity 1: altera_tse_altsyncram_dpm_fifo
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_bin_cnt.v
    Info (12023): Found entity 1: altera_tse_bin_cnt
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ph_calculator.sv
    Info (12023): Found entity 1: altera_tse_ph_calculator
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_sdpm_gen.v
    Info (12023): Found entity 1: altera_tse_sdpm_gen
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f
    Info (12023): Found entity 2: altera_tse_ecc_dec_x10
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x10.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b
    Info (12023): Found entity 2: altera_tse_ecc_enc_x10
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x10_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x10_wrapper
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre
    Info (12023): Found entity 2: altera_tse_ecc_dec_x14
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x14.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b
    Info (12023): Found entity 2: altera_tse_ecc_enc_x14
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x14_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x14_wrapper
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe
    Info (12023): Found entity 2: altera_tse_ecc_dec_x2
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x2.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b
    Info (12023): Found entity 2: altera_tse_ecc_enc_x2
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x2_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x2_wrapper
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre
    Info (12023): Found entity 2: altera_tse_ecc_dec_x23
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x23.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b
    Info (12023): Found entity 2: altera_tse_ecc_enc_x23
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x23_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x23_wrapper
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre
    Info (12023): Found entity 2: altera_tse_ecc_dec_x36
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x36.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b
    Info (12023): Found entity 2: altera_tse_ecc_enc_x36
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x36_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x36_wrapper
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre
    Info (12023): Found entity 2: altera_tse_ecc_dec_x40
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x40.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b
    Info (12023): Found entity 2: altera_tse_ecc_enc_x40
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x40_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x40_wrapper
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_dec_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire
    Info (12023): Found entity 2: altera_tse_ecc_dec_x30
Info (12021): Found 2 design units, including 2 entities, in source file ethernet/altera_tse_ecc_enc_x30.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b
    Info (12023): Found entity 2: altera_tse_ecc_enc_x30
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_enc_x30_wrapper.v
    Info (12023): Found entity 1: altera_tse_ecc_enc_x30_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file ethernet/altera_tse_ecc_status_crosser.v
    Info (12023): Found entity 1: altera_tse_ecc_status_crosser
Info (12127): Elaborating entity "ethtest" for the top level hierarchy
Warning (10034): Output port "tx_data" at ethtest.v(8) has no driver
Warning (10034): Output port "tx_en" at ethtest.v(9) has no driver
Warning (10034): Output port "tx_err" at ethtest.v(11) has no driver
Info (12128): Elaborating entity "Ethernet" for hierarchy "Ethernet:eth0"
Info (12128): Elaborating entity "Ethernet_0002" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst"
Info (12128): Elaborating entity "altera_eth_tse_mac" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac"
Info (12128): Elaborating entity "altera_tse_reset_synchronizer" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0"
Info (12128): Elaborating entity "altera_tse_mac_control" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL"
Info (12128): Elaborating entity "altera_tse_register_map" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1"
Info (12130): Elaborated megafunction instantiation "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1"
Info (12133): Instantiated megafunction "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_std_synchronizer:U_SYNC_1" with the following parameter:
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6"
Info (12128): Elaborating entity "altera_tse_rx_counter_cntl" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12130): Elaborated megafunction instantiation "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12133): Instantiated megafunction "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1" with the following parameter:
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u"
Info (12131): Elaborated megafunction instantiation "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_std_synchronizer_bundle:U_SYNC_1"
Info (12128): Elaborating entity "altera_tse_dpram_16x32" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16"
    Info (12134): Parameter "numwords_b" = "16"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "4"
    Info (12134): Parameter "widthad_b" = "4"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kpl1.tdf
    Info (12023): Found entity 1: altsyncram_kpl1
Info (12128): Elaborating entity "altsyncram_kpl1" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_kpl1:auto_generated"
Info (12128): Elaborating entity "altera_tse_tx_counter_cntl" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT"
Info (12128): Elaborating entity "altera_tse_dpram_8x32" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "address_aclr_b" = "CLEAR1"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR1"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kml1.tdf
    Info (12023): Found entity 1: altsyncram_kml1
Info (12128): Elaborating entity "altsyncram_kml1" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_kml1:auto_generated"
Info (12128): Elaborating entity "altera_tse_clock_crosser" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8"
Info (12128): Elaborating entity "altera_tse_host_control" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL"
Info (12128): Elaborating entity "altera_tse_rgmii_module" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII"
Info (12128): Elaborating entity "altera_tse_rgmii_in4" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4"
Info (12128): Elaborating entity "altddio_in" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component"
Info (12130): Elaborated megafunction instantiation "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component"
Info (12133): Instantiated megafunction "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_13e.tdf
    Info (12023): Found entity 1: ddio_in_13e
Info (12128): Elaborating entity "ddio_in_13e" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_13e:auto_generated"
Info (12128): Elaborating entity "altera_tse_rgmii_in1" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1"
Info (12128): Elaborating entity "altddio_in" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component"
Info (12130): Elaborated megafunction instantiation "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component"
Info (12133): Instantiated megafunction "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_type" = "altddio_in"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_in_u2e.tdf
    Info (12023): Found entity 1: ddio_in_u2e
Info (12128): Elaborating entity "ddio_in_u2e" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_u2e:auto_generated"
Info (12128): Elaborating entity "altera_tse_rgmii_out4" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4"
Info (12128): Elaborating entity "altddio_out" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component"
Info (12130): Elaborated megafunction instantiation "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component"
Info (12133): Instantiated megafunction "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_1ob.tdf
    Info (12023): Found entity 1: ddio_out_1ob
Info (12128): Elaborating entity "ddio_out_1ob" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_1ob:auto_generated"
Info (12128): Elaborating entity "altera_tse_rgmii_out1" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1"
Info (12128): Elaborating entity "altddio_out" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component"
Info (12130): Elaborated megafunction instantiation "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component"
Info (12133): Instantiated megafunction "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_unb.tdf
    Info (12023): Found entity 1: ddio_out_unb
Info (12128): Elaborating entity "ddio_out_unb" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component|ddio_out_unb:auto_generated"
Info (12128): Elaborating entity "altera_tse_top_w_fifo_10_100_1000" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP"
Info (12128): Elaborating entity "altera_tse_clk_cntl" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT"
Info (12128): Elaborating entity "altera_tse_mii_rx_if" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX"
Info (12128): Elaborating entity "altera_tse_mii_tx_if" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX"
Info (12128): Elaborating entity "altera_tse_gmii_io" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF"
Info (12128): Elaborating entity "altera_tse_top_w_fifo" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC"
Info (12128): Elaborating entity "altera_tse_top_1geth" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH"
Info (12128): Elaborating entity "altera_tse_rx_stat_extract" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT"
Info (12128): Elaborating entity "altera_tse_mac_rx" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX"
Info (12128): Elaborating entity "altera_tse_crc328checker" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC"
Info (12128): Elaborating entity "altera_tse_crc32galois8" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS"
Info (12128): Elaborating entity "altera_tse_altshifttaps" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS"
Info (12128): Elaborating entity "altera_tse_tx_stat_extract" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT"
Info (12128): Elaborating entity "altera_tse_mac_tx" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_std_synchronizer_bundle:U_SYNC_3"
Info (12128): Elaborating entity "altera_tse_crc328generator" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC"
Info (12128): Elaborating entity "altera_tse_crc32ctl8" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL"
Info (12128): Elaborating entity "altera_tse_magic_detection" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_magic_detection:U_MAGIC"
Info (12128): Elaborating entity "altera_tse_rx_min_ff" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_std_synchronizer_bundle:U_SYNC_2"
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_92i1.tdf
    Info (12023): Found entity 1: altsyncram_92i1
Info (12128): Elaborating entity "altsyncram_92i1" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated"
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT"
Info (12128): Elaborating entity "altera_tse_a_fifo_34" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dsh1.tdf
    Info (12023): Found entity 1: altsyncram_dsh1
Info (12128): Elaborating entity "altsyncram_dsh1" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated"
Info (12128): Elaborating entity "altera_tse_gray_cnt" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT"
Info (12128): Elaborating entity "altera_tse_bin_cnt" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD"
Info (12128): Elaborating entity "altera_tse_tx_min_ff" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7sh1.tdf
    Info (12023): Found entity 1: altsyncram_7sh1
Info (12128): Elaborating entity "altsyncram_7sh1" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_7sh1:auto_generated"
Info (12128): Elaborating entity "altera_tse_retransmit_cntl" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR"
Info (12128): Elaborating entity "altera_tse_lfsr_10" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR"
Info (12128): Elaborating entity "altera_tse_a_fifo_opt_1246" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_j2i1.tdf
    Info (12023): Found entity 1: altsyncram_j2i1
Info (12128): Elaborating entity "altsyncram_j2i1" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_j2i1:auto_generated"
Info (12128): Elaborating entity "altera_tse_a_fifo_13" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS"
Info (12128): Elaborating entity "altera_tse_altsyncram_dpm_fifo" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ph1.tdf
    Info (12023): Found entity 1: altsyncram_7ph1
Info (12128): Elaborating entity "altsyncram_7ph1" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_7ph1:auto_generated"
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "Ethernet:eth0|Ethernet_0002:ethernet_inst|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_std_synchronizer_bundle:U_SYNC_1"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.11.10.16:06:44 Progress: Loading sld0fed62e8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Error (11176): Alt_sld_fab: Exception during generation: C:\Users\u\AppData\Local\Temp\alt7115_5414902821326263610.dir\0002_Temp\5471191230.txt
Error (11176): Generation stopped, 1 or more modules remaining
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 2 modules, 1 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 0 design units, including 0 entities, in source file db/ip/sld0fed62e8/alt_sld_fab.v
Error (12154): Can't elaborate inferred hierarchy "sld_hub:auto_hub"
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings
    Error: Peak virtual memory: 807 megabytes
    Error: Processing ended: Thu Nov 10 16:06:48 2016
    Error: Elapsed time: 00:00:24
    Error: Total CPU time (on all processors): 00:00:51


