#
include
<
smmintrin
.
h
>
#
include
<
assert
.
h
>
#
include
"
aom
/
aom_integer
.
h
"
#
include
"
aom_ports
/
mem
.
h
"
#
include
"
aom_dsp
/
aom_dsp_common
.
h
"
#
include
"
aom_dsp
/
blend
.
h
"
#
include
"
aom_dsp
/
x86
/
synonyms
.
h
"
#
include
"
aom_dsp
/
x86
/
blend_sse4
.
h
"
#
include
"
config
/
aom_dsp_rtcd
.
h
"
static
void
blend_a64_vmask_w4_sse4_1
(
uint8_t
*
dst
uint32_t
dst_stride
const
uint8_t
*
src0
uint32_t
src0_stride
const
uint8_t
*
src1
uint32_t
src1_stride
const
uint8_t
*
mask
int
w
int
h
)
{
const
__m128i
v_maxval_w
=
_mm_set1_epi16
(
AOM_BLEND_A64_MAX_ALPHA
)
;
(
void
)
w
;
do
{
const
__m128i
v_m0_w
=
_mm_set1_epi16
(
*
mask
)
;
const
__m128i
v_m1_w
=
_mm_sub_epi16
(
v_maxval_w
v_m0_w
)
;
const
__m128i
v_res_w
=
blend_4
(
src0
src1
v_m0_w
v_m1_w
)
;
const
__m128i
v_res_b
=
_mm_packus_epi16
(
v_res_w
v_res_w
)
;
xx_storel_32
(
dst
v_res_b
)
;
dst
+
=
dst_stride
;
src0
+
=
src0_stride
;
src1
+
=
src1_stride
;
mask
+
=
1
;
}
while
(
-
-
h
)
;
}
static
void
blend_a64_vmask_w8_sse4_1
(
uint8_t
*
dst
uint32_t
dst_stride
const
uint8_t
*
src0
uint32_t
src0_stride
const
uint8_t
*
src1
uint32_t
src1_stride
const
uint8_t
*
mask
int
w
int
h
)
{
const
__m128i
v_maxval_w
=
_mm_set1_epi16
(
AOM_BLEND_A64_MAX_ALPHA
)
;
(
void
)
w
;
do
{
const
__m128i
v_m0_w
=
_mm_set1_epi16
(
*
mask
)
;
const
__m128i
v_m1_w
=
_mm_sub_epi16
(
v_maxval_w
v_m0_w
)
;
const
__m128i
v_res_w
=
blend_8
(
src0
src1
v_m0_w
v_m1_w
)
;
const
__m128i
v_res_b
=
_mm_packus_epi16
(
v_res_w
v_res_w
)
;
xx_storel_64
(
dst
v_res_b
)
;
dst
+
=
dst_stride
;
src0
+
=
src0_stride
;
src1
+
=
src1_stride
;
mask
+
=
1
;
}
while
(
-
-
h
)
;
}
static
void
blend_a64_vmask_w16n_sse4_1
(
uint8_t
*
dst
uint32_t
dst_stride
const
uint8_t
*
src0
uint32_t
src0_stride
const
uint8_t
*
src1
uint32_t
src1_stride
const
uint8_t
*
mask
int
w
int
h
)
{
const
__m128i
v_maxval_w
=
_mm_set1_epi16
(
AOM_BLEND_A64_MAX_ALPHA
)
;
do
{
int
c
;
const
__m128i
v_m0_w
=
_mm_set1_epi16
(
*
mask
)
;
const
__m128i
v_m1_w
=
_mm_sub_epi16
(
v_maxval_w
v_m0_w
)
;
for
(
c
=
0
;
c
<
w
;
c
+
=
16
)
{
const
__m128i
v_resl_w
=
blend_8
(
src0
+
c
src1
+
c
v_m0_w
v_m1_w
)
;
const
__m128i
v_resh_w
=
blend_8
(
src0
+
c
+
8
src1
+
c
+
8
v_m0_w
v_m1_w
)
;
const
__m128i
v_res_b
=
_mm_packus_epi16
(
v_resl_w
v_resh_w
)
;
xx_storeu_128
(
dst
+
c
v_res_b
)
;
}
dst
+
=
dst_stride
;
src0
+
=
src0_stride
;
src1
+
=
src1_stride
;
mask
+
=
1
;
}
while
(
-
-
h
)
;
}
void
aom_blend_a64_vmask_sse4_1
(
uint8_t
*
dst
uint32_t
dst_stride
const
uint8_t
*
src0
uint32_t
src0_stride
const
uint8_t
*
src1
uint32_t
src1_stride
const
uint8_t
*
mask
int
w
int
h
)
{
typedef
void
(
*
blend_fn
)
(
uint8_t
*
dst
uint32_t
dst_stride
const
uint8_t
*
src0
uint32_t
src0_stride
const
uint8_t
*
src1
uint32_t
src1_stride
const
uint8_t
*
mask
int
w
int
h
)
;
static
const
blend_fn
blend
[
9
]
=
{
blend_a64_vmask_w16n_sse4_1
aom_blend_a64_vmask_c
aom_blend_a64_vmask_c
NULL
blend_a64_vmask_w4_sse4_1
NULL
NULL
NULL
blend_a64_vmask_w8_sse4_1
}
;
assert
(
IMPLIES
(
src0
=
=
dst
src0_stride
=
=
dst_stride
)
)
;
assert
(
IMPLIES
(
src1
=
=
dst
src1_stride
=
=
dst_stride
)
)
;
assert
(
h
>
=
1
)
;
assert
(
w
>
=
1
)
;
assert
(
IS_POWER_OF_TWO
(
h
)
)
;
assert
(
IS_POWER_OF_TWO
(
w
)
)
;
blend
[
w
&
0xf
]
(
dst
dst_stride
src0
src0_stride
src1
src1_stride
mask
w
h
)
;
}
static
INLINE
void
blend_a64_vmask_bn_w4_sse4_1
(
uint16_t
*
dst
uint32_t
dst_stride
const
uint16_t
*
src0
uint32_t
src0_stride
const
uint16_t
*
src1
uint32_t
src1_stride
const
uint8_t
*
mask
int
h
blend_unit_fn
blend
)
{
const
__m128i
v_maxval_w
=
_mm_set1_epi16
(
AOM_BLEND_A64_MAX_ALPHA
)
;
do
{
const
__m128i
v_m0_w
=
_mm_set1_epi16
(
*
mask
)
;
const
__m128i
v_m1_w
=
_mm_sub_epi16
(
v_maxval_w
v_m0_w
)
;
const
__m128i
v_res_w
=
blend
(
src0
src1
v_m0_w
v_m1_w
)
;
xx_storel_64
(
dst
v_res_w
)
;
dst
+
=
dst_stride
;
src0
+
=
src0_stride
;
src1
+
=
src1_stride
;
mask
+
=
1
;
}
while
(
-
-
h
)
;
}
static
void
blend_a64_vmask_b10_w4_sse4_1
(
uint16_t
*
dst
uint32_t
dst_stride
const
uint16_t
*
src0
uint32_t
src0_stride
const
uint16_t
*
src1
uint32_t
src1_stride
const
uint8_t
*
mask
int
w
int
h
)
{
(
void
)
w
;
blend_a64_vmask_bn_w4_sse4_1
(
dst
dst_stride
src0
src0_stride
src1
src1_stride
mask
h
blend_4_b10
)
;
}
static
void
blend_a64_vmask_b12_w4_sse4_1
(
uint16_t
*
dst
uint32_t
dst_stride
const
uint16_t
*
src0
uint32_t
src0_stride
const
uint16_t
*
src1
uint32_t
src1_stride
const
uint8_t
*
mask
int
w
int
h
)
{
(
void
)
w
;
blend_a64_vmask_bn_w4_sse4_1
(
dst
dst_stride
src0
src0_stride
src1
src1_stride
mask
h
blend_4_b12
)
;
}
static
INLINE
void
blend_a64_vmask_bn_w8n_sse4_1
(
uint16_t
*
dst
uint32_t
dst_stride
const
uint16_t
*
src0
uint32_t
src0_stride
const
uint16_t
*
src1
uint32_t
src1_stride
const
uint8_t
*
mask
int
w
int
h
blend_unit_fn
blend
)
{
const
__m128i
v_maxval_w
=
_mm_set1_epi16
(
AOM_BLEND_A64_MAX_ALPHA
)
;
do
{
int
c
;
const
__m128i
v_m0_w
=
_mm_set1_epi16
(
*
mask
)
;
const
__m128i
v_m1_w
=
_mm_sub_epi16
(
v_maxval_w
v_m0_w
)
;
for
(
c
=
0
;
c
<
w
;
c
+
=
8
)
{
const
__m128i
v_res_w
=
blend
(
src0
+
c
src1
+
c
v_m0_w
v_m1_w
)
;
xx_storeu_128
(
dst
+
c
v_res_w
)
;
}
dst
+
=
dst_stride
;
src0
+
=
src0_stride
;
src1
+
=
src1_stride
;
mask
+
=
1
;
}
while
(
-
-
h
)
;
}
static
void
blend_a64_vmask_b10_w8n_sse4_1
(
uint16_t
*
dst
uint32_t
dst_stride
const
uint16_t
*
src0
uint32_t
src0_stride
const
uint16_t
*
src1
uint32_t
src1_stride
const
uint8_t
*
mask
int
w
int
h
)
{
blend_a64_vmask_bn_w8n_sse4_1
(
dst
dst_stride
src0
src0_stride
src1
src1_stride
mask
w
h
blend_8_b10
)
;
}
static
void
blend_a64_vmask_b12_w8n_sse4_1
(
uint16_t
*
dst
uint32_t
dst_stride
const
uint16_t
*
src0
uint32_t
src0_stride
const
uint16_t
*
src1
uint32_t
src1_stride
const
uint8_t
*
mask
int
w
int
h
)
{
blend_a64_vmask_bn_w8n_sse4_1
(
dst
dst_stride
src0
src0_stride
src1
src1_stride
mask
w
h
blend_8_b12
)
;
}
void
aom_highbd_blend_a64_vmask_sse4_1
(
uint8_t
*
dst_8
uint32_t
dst_stride
const
uint8_t
*
src0_8
uint32_t
src0_stride
const
uint8_t
*
src1_8
uint32_t
src1_stride
const
uint8_t
*
mask
int
w
int
h
int
bd
)
{
typedef
void
(
*
blend_fn
)
(
uint16_t
*
dst
uint32_t
dst_stride
const
uint16_t
*
src0
uint32_t
src0_stride
const
uint16_t
*
src1
uint32_t
src1_stride
const
uint8_t
*
mask
int
w
int
h
)
;
static
const
blend_fn
blend
[
2
]
[
2
]
=
{
{
blend_a64_vmask_b10_w8n_sse4_1
blend_a64_vmask_b10_w4_sse4_1
}
{
blend_a64_vmask_b12_w8n_sse4_1
blend_a64_vmask_b12_w4_sse4_1
}
}
;
assert
(
IMPLIES
(
src0_8
=
=
dst_8
src0_stride
=
=
dst_stride
)
)
;
assert
(
IMPLIES
(
src1_8
=
=
dst_8
src1_stride
=
=
dst_stride
)
)
;
assert
(
h
>
=
1
)
;
assert
(
w
>
=
1
)
;
assert
(
IS_POWER_OF_TWO
(
h
)
)
;
assert
(
IS_POWER_OF_TWO
(
w
)
)
;
assert
(
bd
=
=
8
|
|
bd
=
=
10
|
|
bd
=
=
12
)
;
if
(
UNLIKELY
(
(
h
|
w
)
&
3
)
)
{
aom_highbd_blend_a64_vmask_c
(
dst_8
dst_stride
src0_8
src0_stride
src1_8
src1_stride
mask
w
h
bd
)
;
}
else
{
uint16_t
*
const
dst
=
CONVERT_TO_SHORTPTR
(
dst_8
)
;
const
uint16_t
*
const
src0
=
CONVERT_TO_SHORTPTR
(
src0_8
)
;
const
uint16_t
*
const
src1
=
CONVERT_TO_SHORTPTR
(
src1_8
)
;
blend
[
bd
=
=
12
]
[
(
w
>
>
2
)
&
1
]
(
dst
dst_stride
src0
src0_stride
src1
src1_stride
mask
w
h
)
;
}
}
