
---------- Begin Simulation Statistics ----------
final_tick                               163820231000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229654                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725908                       # Number of bytes of host memory used
host_op_rate                                   230105                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   435.44                       # Real time elapsed on the host
host_tick_rate                              376219366                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.163820                       # Number of seconds simulated
sim_ticks                                163820231000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.708280                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2093491                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2099616                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81339                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3725115                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              500                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4474813                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65325                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.638202                       # CPI: cycles per instruction
system.cpu.discardedOps                        189631                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42605381                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43398011                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10998796                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        31214401                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.610425                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        163820231                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132605830                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       194346                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        520646                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          162                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       541038                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3495                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1091361                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3498                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 163820231000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             101662                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       100779                       # Transaction distribution
system.membus.trans_dist::CleanEvict            93563                       # Transaction distribution
system.membus.trans_dist::ReadExReq            224641                       # Transaction distribution
system.membus.trans_dist::ReadExResp           224641                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        101662                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       846949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 846949                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13666624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13666624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            326304                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  326304    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              326304                       # Request fanout histogram
system.membus.respLayer1.occupancy         1103418500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           722204000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 163820231000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            241868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       541984                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           14                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          196577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           308455                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          308454                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1110                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       240758                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            2                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            2                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1639451                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1641685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        35968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     31693344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               31729312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          197539                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3224928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           747864                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004901                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.069890                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 744202     99.51%     99.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3659      0.49%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             747864                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1532580000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1098428997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2220000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 163820231000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   24                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               223993                       # number of demand (read+write) hits
system.l2.demand_hits::total                   224017                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  24                       # number of overall hits
system.l2.overall_hits::.cpu.data              223993                       # number of overall hits
system.l2.overall_hits::total                  224017                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1086                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             325220                       # number of demand (read+write) misses
system.l2.demand_misses::total                 326306                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1086                       # number of overall misses
system.l2.overall_misses::.cpu.data            325220                       # number of overall misses
system.l2.overall_misses::total                326306                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    106009000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  32897357000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      33003366000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    106009000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  32897357000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     33003366000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1110                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           549213                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               550323                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1110                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          549213                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              550323                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.978378                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.592156                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.592935                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.978378                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.592156                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.592935                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97614.180479                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 101154.163336                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101142.381691                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97614.180479                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 101154.163336                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101142.381691                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              100779                       # number of writebacks
system.l2.writebacks::total                    100779                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1086                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        325217                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            326303                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1086                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       325217                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           326303                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     84289000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  26392770000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26477059000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     84289000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  26392770000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26477059000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.978378                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.592151                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.592930                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.978378                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.592151                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.592930                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77614.180479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 81154.336950                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81142.554619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77614.180479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 81154.336950                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81142.554619                       # average overall mshr miss latency
system.l2.replacements                         197539                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       441205                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           441205                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       441205                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       441205                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           14                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               14                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           14                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           14                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          301                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           301                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             83814                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83814                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          224641                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              224641                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  23231613000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23231613000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        308455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            308455                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.728278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.728278                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103416.620296                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103416.620296                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       224641                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         224641                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  18738793000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18738793000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.728278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.728278                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83416.620296                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83416.620296                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 24                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1086                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1086                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    106009000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    106009000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1110                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.978378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978378                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97614.180479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97614.180479                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1086                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1086                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     84289000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     84289000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.978378                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978378                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77614.180479                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77614.180479                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        140179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            140179                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       100579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          100579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9665744000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9665744000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       240758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        240758                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.417760                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.417760                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96101.015122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96101.015122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       100576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       100576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7653977000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7653977000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.417747                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.417747                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76101.425787                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76101.425787                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 163820231000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 101552.459811                       # Cycle average of tags in use
system.l2.tags.total_refs                     1090894                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    328526                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.320571                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     185.494668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       490.628914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     100876.336229                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.769625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.774784                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        130986                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          766                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       130186                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999344                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1419725                       # Number of tag accesses
system.l2.tags.data_accesses                  1419725                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163820231000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          34752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       10406944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10441696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        34752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3224928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3224928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1086                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          325217                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              326303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       100779                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             100779                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            212135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          63526610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              63738745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       212135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           212135                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       19685774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             19685774                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       19685774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           212135                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         63526610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             83424519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     82541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1086.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    325206.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.017867674500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4875                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4875                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              789335                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              77758                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      326303                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     100779                       # Number of write requests accepted
system.mem_ctrls.readBursts                    326303                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   100779                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 18238                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             19982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20494                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20382                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20392                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5039                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5268                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.17                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3593108500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1631460000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9711083500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11011.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29761.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   232763                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   51951                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.34                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.94                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                326303                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               100779                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  275356                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       124102                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.828383                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.714811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.146954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        84475     68.07%     68.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13627     10.98%     79.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1809      1.46%     80.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1101      0.89%     81.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8634      6.96%     88.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3112      2.51%     90.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          407      0.33%     91.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          477      0.38%     91.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10460      8.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       124102                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      66.930051                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.713461                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    214.403047                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4678     95.96%     95.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           19      0.39%     96.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           45      0.92%     97.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            3      0.06%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          126      2.58%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7423            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4875                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4875                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.928000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.896145                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.046099                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2655     54.46%     54.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               85      1.74%     56.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1995     40.92%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              113      2.32%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.51%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4875                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20882688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5281536                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10441696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3224928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       127.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.24                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     63.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     19.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  163811700000                       # Total gap between requests
system.mem_ctrls.avgGap                     383560.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        34752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     10406592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2640768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 212134.971290572750                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 63524461.761990793049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 16119913.785251589492                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1086                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       325217                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       100779                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28571750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9682511750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4020262317000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26309.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29772.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39891865.54                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            446492760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            237316530                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1169032200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          217715760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12931410960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      38830942200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30207228000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        84040138410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        513.002197                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  78133902500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5470140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  80216188500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            439595520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            233650560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1160692680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          213059520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12931410960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      39518425470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      29628294720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        84125129430                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.521004                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  76620716000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5470140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  81729375000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    163820231000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163820231000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13343183                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13343183                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13343183                       # number of overall hits
system.cpu.icache.overall_hits::total        13343183                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1110                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1110                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1110                       # number of overall misses
system.cpu.icache.overall_misses::total          1110                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    112109000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    112109000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    112109000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    112109000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13344293                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13344293                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13344293                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13344293                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100999.099099                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100999.099099                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100999.099099                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100999.099099                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           14                       # number of writebacks
system.cpu.icache.writebacks::total                14                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1110                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1110                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1110                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1110                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109889000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109889000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109889000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109889000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98999.099099                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98999.099099                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98999.099099                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98999.099099                       # average overall mshr miss latency
system.cpu.icache.replacements                     14                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13343183                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13343183                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1110                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1110                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    112109000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    112109000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13344293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13344293                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100999.099099                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100999.099099                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1110                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1110                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109889000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109889000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98999.099099                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98999.099099                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163820231000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           848.385589                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13344293                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1110                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12021.885586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   848.385589                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.103563                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.103563                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1096                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1096                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.133789                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13345403                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13345403                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 163820231000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163820231000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163820231000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51460097                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51460097                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51460529                       # number of overall hits
system.cpu.dcache.overall_hits::total        51460529                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       655589                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         655589                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       663575                       # number of overall misses
system.cpu.dcache.overall_misses::total        663575                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  46548388000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  46548388000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  46548388000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  46548388000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52115686                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52115686                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52124104                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52124104                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.012579                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.012579                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012731                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012731                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71002.393268                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71002.393268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 70147.892853                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70147.892853                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3019                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                80                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    37.737500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       441205                       # number of writebacks
system.cpu.dcache.writebacks::total            441205                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       114361                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       114361                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       114361                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       114361                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       541228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       541228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       549214                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       549214                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38481358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38481358000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  39292481998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  39292481998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010385                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010385                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010537                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010537                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 71100.087209                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71100.087209                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 71543.117980                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71543.117980                       # average overall mshr miss latency
system.cpu.dcache.replacements                 541022                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40928732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40928732                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       236836                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        236836                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13427499000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13427499000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41165568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41165568                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005753                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005753                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56695.346147                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56695.346147                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4038                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4038                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       232798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       232798                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12546742000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12546742000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005655                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005655                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53895.402881                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53895.402881                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10531365                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10531365                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       418753                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       418753                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  33120889000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  33120889000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.038242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.038242                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79094.093654                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79094.093654                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       110323                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       110323                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       308430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       308430                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25934616000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25934616000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028167                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84085.906040                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84085.906040                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          432                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           432                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7986                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7986                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.948681                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.948681                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7986                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7986                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    811123998                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    811123998                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.948681                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.948681                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101568.244177                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101568.244177                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           37                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        95000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.026316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        95000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        93000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.026316                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        93000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163820231000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          8069.044349                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52009818                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            549214                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.698638                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  8069.044349                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984991                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          182                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          564                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2878                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         4418                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          150                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52673394                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52673394                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 163820231000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 163820231000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
