*******************************************************************

  Device    [devL6AB]

  Author    [liujiao]

  Abstract  [LUT-6 by LABMUX]

  Revision History:

********************************************************************************/
gate
device devL6AB : device CLMA
{

    parameter
    (
        config bit CP_INITA[31:0]     = 32'hffff_ffff,
        config bit CP_INITB[31:0]     = 32'hffff_ffff,        
        config string CP_MODEA        = "LUT5",               // "LUT5" "ROM" "WMUX" "ARITH"
        config string CP_MODEB        = "LUT5",               // "LUT5" "ROM" "WMUX" "ARITH"
        config string CP_Y1MUX_SEL   := "FX"  ,               // "L7"   "FX" "CYX"
        config string CP_Y0MUX_SEL   := "FX"                  // "FFAB" "FX" "CYX" 
    );
    port
    (
        // These are the config ports.        
        // These are the ports of FGB.
        input    B0, B1, B2, B3, B4, BD,      
        output   Y1, 
        
        // These are the ports of FGA.
        input    A0, A1, A2, A3, A4, AD,
        output   Y0, 

        // These are the ports shared with FGA and FGB.
        output   Y6AB,

        // These are the ports of RAM.
        // Here are the ports of RAM write adress( WA[3:0] ), and shared with ROM. 
        input    M0
    );

}// end of device devL6AB

/*******************************************************************************

  Device    [devL6AB]

  Author    [liujiao]

  Abstract  [The structure netlist of devL6AB is described in the similar fashion 
             as in HDL. In unit instantiation statement, the formal pin may be 
             connected to net which is declared explicitly. 
             
             In Valence, the connection can also be made from formal pin to other 
             pin or port, in which case Valence compiler shall create the net to 
             fulfil the connection. The built-in naming convention is kicked in 
             to name the automatically created net. However, the objects (net, instance)
             of this netlist are going to mapped from schematic. The compiler-generated
             names cause trouble for the mapping. Therefore, all wires are declared
             explicitly in the following description]

  Revision History:

********************************************************************************/
structure netlist of devL6AB
{
    // Wires for input ports
    wire ntB0,ntB1,ntB2,ntB3,ntB4,ntBD; 
    wire ntA0,ntA1,ntA2,ntA3,ntA4,ntAD; 
    wire ntM0;

    // Wires connecting to output ports
    wire ntY1;
    wire ntY0;
    wire ntY6AB;    

    // Internal wires
    wire ntL5B;
    wire ntL5A;
    //
    // Connection to ports
    //
    ntB0      <= B0;
    ntB1      <= B1; 
    ntB2      <= B2;
    ntB3      <= B3;
    ntB4      <= B4;
    ntBD      <= BD;
 
    ntA0      <= A0;
    ntA1      <= A1;
    ntA2      <= A2;
    ntA3      <= A3;
    ntA4      <= A4;
    ntAD      <= AD;

    ntM0      <= M0;

    Y1        <= ntY1;
    Y0        <= ntY0;
    Y6AB      <= ntY6AB; 
    //
    // Instances. FGB section
    //

    device FYC FYB 
        parameter map
        (
            CP_INIT => CP_INITB,
            CP_MODE => CP_MODEB
        )
        port map 
        (
            A0  => ntB0,
            A1  => ntB1,
            A2  => ntB2,
            A3  => ntB3,
            A4  => ntB4,
            AD  => ntBD,            
            L5  => ntL5B 
        );
        
        
    device YMUX Y1MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Y1MUX_SEL
        )       
        port map
        (
            FX  => ntL5B,
            Y   => ntY1
        );    
    //
    // Instances. FGA section
    //

    device FY FYA 
        parameter map
        (
            CP_INIT => CP_INITA,
            CP_MODE => CP_MODEA
        )
        port map 
        (
            A0  => ntA0,
            A1  => ntA1,
            A2  => ntA2,
            A3  => ntA3,
            A4  => ntA4,
            AD  => ntAD,
            L5  => ntL5A 
        );

    device YMUX Y0MUX
        parameter map
        (
            CP_OUT_SEL  => CP_Y0MUX_SEL
        ) 
        port map
        (
            FX => ntL5A,
            Y  => ntY0
        );    
    //
    // Instances. Common to FGA and FGB sections
    //
    
    device MUX2 L6ABMUX
        port map
        (
            DI0  => ntL5A,
            DI1  => ntL5B,
            SEL  => ntM0,
            DOUT => ntY6AB
        );
        
}; // end of structure netlist of devL6AB


