cocci_test_suite() {
	const struct dcn10_opp_mask *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 418 */;
	const struct dcn10_opp_shift *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 417 */;
	const struct dcn10_opp_registers *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 416 */;
	uint32_t cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 415 */;
	struct dc_context *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 414 */;
	struct dcn10_opp *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 413 */;
	void cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 413 */;
	const struct opp_funcs cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 401 */;
	struct output_pixel_processor **cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 395 */;
	bool cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 383 */;
	struct output_pixel_processor *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 383 */;
	struct oppbuf_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 353 */;
	const struct dc_crtc_timing *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 310 */;
	struct clamping_and_pixel_encoding_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 287 */;
	struct bit_depth_reduction_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 286 */;
	const struct clamping_and_pixel_encoding_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 276 */;
	enum signal_type cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 235 */;
	enum dc_color_depth cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 234 */;
	enum dc_color_space cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 233 */;
	const struct bit_depth_reduction_params *cocci_id/* drivers/gpu/drm/amd/display/dc/dcn10/dcn10_opp.c 142 */;
}
