
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version R-2020.09-SP5 for linux64 - Apr 23, 2021 

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
set TOPLEVEL "qr_decode"
qr_decode
#change your timing constraint here
set TEST_CYCLE 9
9
source -echo -verbose 0_readfile.tcl 
set TOP_DIR $TOPLEVEL
qr_decode
set RPT_DIR report
report
set NET_DIR netlist
netlist
sh rm -rf ./$TOP_DIR
sh rm -rf ./$RPT_DIR
sh rm -rf ./$NET_DIR
sh mkdir ./$TOP_DIR
sh mkdir ./$RPT_DIR
sh mkdir ./$NET_DIR
define_design_lib $TOPLEVEL -path ./$TOPLEVEL
1
set HDL_DIR "../hdl"
../hdl
#Read Design File (add your files here)
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/qr_decode.v"  
Running PRESTO HDLC
Compiling source file ../hdl/qr_decode.v
Presto compilation completed successfully.
Loading db file '/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/usr/cadtool/SAED32_EDK/synthesis/cur/libraries/syn/dw_foundation.sldb'
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/num2pw.v"  
Running PRESTO HDLC
Compiling source file ../hdl/num2pw.v
Presto compilation completed successfully.
1
analyze -library $TOPLEVEL -format verilog "$HDL_DIR/pw2num.v"  
Running PRESTO HDLC
Compiling source file ../hdl/pw2num.v
Presto compilation completed successfully.
1
# put all your HDL here
elaborate $TOPLEVEL -architecture verilog -library $TOPLEVEL
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ss0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../hdl/qr_decode.v:404: signed to unsigned conversion occurs. (VER-318)
Warning:  ../hdl/qr_decode.v:404: signed to unsigned conversion occurs. (VER-318)
Warning:  ../hdl/qr_decode.v:539: signed to unsigned conversion occurs. (VER-318)
Warning:  ../hdl/qr_decode.v:663: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 528 in file
	'../hdl/qr_decode.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           529            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 662 in file
	'../hdl/qr_decode.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           663            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1246 in file
	'../hdl/qr_decode.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1247           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1654 in file
	'../hdl/qr_decode.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1655           |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine qr_decode line 1777 in file
		'../hdl/qr_decode.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|    find_qrcode_reg     | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|      first_r_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|       img_r_reg        | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|       img_c_reg        | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|       state_reg        | Flip-flop |   4   |  Y  | N  | N  | N  | Y  | N  | N  |
|      read_cnt_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | Y  | N  | N  |
|     decode_cnt_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|      first_c_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|       qr_in_reg        | Flip-flop |  557  |  Y  | N  | N  | N  | Y  | N  | N  |
|  codeword_origin_reg   | Flip-flop |  352  |  Y  | N  | N  | N  | Y  | N  | N  |
|  decode_jis8_code_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    decode_valid_reg    | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
|       s_cnt_reg        | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|       S0_num_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|       S1_num_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|       S2_num_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|       S3_num_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|       S4_num_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|       S5_num_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|       S6_num_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|       S7_num_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|       eq_cnt_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq1_sigma4_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq1_sigma3_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq1_sigma2_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq1_sigma1_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq1_const_num_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq2_sigma4_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq2_sigma3_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq2_sigma2_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq2_sigma1_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq2_const_num_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq3_sigma4_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq3_sigma3_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq3_sigma2_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq3_sigma1_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq3_const_num_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq4_sigma4_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq4_sigma3_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq4_sigma2_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq4_sigma1_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq4_const_num_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq5_sigma3_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq5_sigma2_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq5_sigma1_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq5_const_num_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq6_sigma3_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq6_sigma2_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq6_sigma1_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq6_const_num_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq7_sigma3_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq7_sigma2_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq7_sigma1_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq7_const_num_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq8_sigma2_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq8_sigma1_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq8_const_num_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq9_sigma2_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq9_sigma1_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq9_const_num_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|  eq10_sigma1_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq10_const_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|  solve_sigma_cnt_reg   | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|     sigma1_pw_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|     sigma2_pw_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|     sigma3_pw_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|     sigma4_pw_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    solve_i_cnt_reg     | Flip-flop |   6   |  Y  | N  | N  | N  | Y  | N  | N  |
|       i_sol1_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | Y  | N  |
|       i_sol1_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|       i_sol2_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | Y  | N  |
|       i_sol2_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|       i_sol3_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | Y  | N  |
|       i_sol3_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|       i_sol4_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | N  | Y  | N  |
|       i_sol4_reg       | Flip-flop |   3   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq11_Y2_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq11_Y3_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq11_Y4_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq11_const_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq12_Y2_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq12_Y3_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq12_Y4_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq12_const_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq13_Y2_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq13_Y3_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq13_Y4_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq13_const_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq14_Y2_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq14_Y3_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq14_Y4_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq14_const_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq15_Y2_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq15_Y3_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq15_Y4_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq15_const_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq16_Y2_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq16_Y3_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq16_Y4_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq16_const_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq17_Y2_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq17_Y3_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq17_Y4_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq17_const_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq18_Y3_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq18_Y4_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq18_const_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq19_Y3_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq19_Y4_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq19_const_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    eq20_Y4_num_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|   eq20_const_num_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    y_coeff_cnt_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|    solve_y_cnt_reg     | Flip-flop |   5   |  Y  | N  | N  | N  | Y  | N  | N  |
|       Y1_pw_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|       Y2_pw_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|       Y3_pw_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|       Y4_pw_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    Y1_offset_pw_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    Y2_offset_pw_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    Y3_offset_pw_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|    Y4_offset_pw_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|  send_output_cnt_reg   | Flip-flop |   8   |  Y  | N  | N  | N  | Y  | N  | N  |
|  qr_decode_finish_reg  | Flip-flop |   1   |  N  | N  | N  | N  | Y  | N  | N  |
| codeword_corrected_reg | Flip-flop |  352  |  Y  | N  | N  | N  | Y  | N  | N  |
==================================================================================
Information:  Complex logic will not be considered for set/reset inference. (ELAB-2008)
Presto compilation completed successfully. (qr_decode)
Elaborated 1 design.
Current design is now 'qr_decode'.
Information: Building the design 'num2pw'. (HDL-193)
Warning:  ../hdl/num2pw.v:7: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 6 in file
	'../hdl/num2pw.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            7             |    auto/auto     |
===============================================
Presto compilation completed successfully. (num2pw)
Information: Building the design 'pw2num'. (HDL-193)
Warning:  ../hdl/pw2num.v:7: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 6 in file
	'../hdl/pw2num.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            7             |    auto/auto     |
===============================================
Presto compilation completed successfully. (pw2num)
1
#Solve Multiple Instance
set uniquify_naming_style "%s_mydesign_%d"
%s_mydesign_%d
uniquify
Information: Uniquified 108 instances of design 'num2pw'. (OPT-1056)
Information: Uniquified 85 instances of design 'pw2num'. (OPT-1056)
1
current_design $TOPLEVEL
Current design is 'qr_decode'.
{qr_decode}
link    

  Linking design 'qr_decode'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (194 designs)             /home/u107/u107061218/107061218/ICLAB/HW4/syn/qr_decode.db, etc
  saed32hvt_ss0p95v125c (library) /usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  dw_foundation.sldb (library) /usr/cadtool/SAED32_EDK/synthesis/cur/libraries/syn/dw_foundation.sldb

1
1
source -echo -verbose 1_setting.tcl 
# Setting Design and I/O Environment
set_operating_conditions -library saed32hvt_ss0p95v125c ss0p95v125c
Using operating conditions 'ss0p95v125c' found in library 'saed32hvt_ss0p95v125c'.
1
# Setting wireload model
set auto_wire_load_selection area_reselect
area_reselect
set_wire_load_mode enclosed
1
set_wire_load_selection_group predcaps
1
# Setting Timing Constraints
###  ceate your clock here
create_clock -name clk -period $TEST_CYCLE  [get_ports clk]
1
###  set clock constrain
set_ideal_network       [get_ports clk]
1
set_dont_touch_network  [all_clocks]
1
# I/O delay should depend on the real enironment. Here only shows an example of setting
set_input_delay  [expr $TEST_CYCLE*0.8]  -clock clk [remove_from_collection [all_inputs] [get_ports clk]]
1
set_output_delay [expr $TEST_CYCLE*0.8]  -clock clk [all_outputs]
1
# Setting DRC Constraint
# Defensive setting: smallest fanout_load 0.041 and WLM max fanout # 20 => 0.041*20*2 = 1.64
# max_transition and max_capacitance are given in the cell library
set_max_fanout 1.64 $TOPLEVEL
1
# Area Constraint
set_max_area   0
1
set hdlin_ff_always_sync_set_reset truetrue
true
source -echo -verbose 2_compile.tcl
# this cell's verilog will cause ncverilog to hang 
set_dont_use [format "%s%s" saed32hvt_ss0p95v125c {/SDFFNASRX1*}]
1
# before synthesis settings
set case_analysis_with_logic_constants true
true
set_fix_multiple_port_nets -feedthroughs -outputs -constants -buffer_constants
1
####check design####
check_design > ./$RPT_DIR/check_design.log
check_timing > ./$RPT_DIR/check_timing.log
set_clock_gating_style -max_fanout 10

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 3
Minimum bank bitwidth for enhanced clock gating: 6
Maximum fanout: 10
Setup time for clock gate: 0.000000
Hold time for clock gate: 0.000000
Clock gating circuitry (positive edge): and
Clock gating circuitry (negative edge): or
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: none
Control signal for control point: scan_enable
Observation point insertion: false
Observation logic depth: 5
1
# Synthesis all design (using : compile_ultra)
# you can add "-gate_clock" to do gated-clock
# you can add "-incremental" for higher performance
compile_ultra -gate_clock -exact_map -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
Warning: The value of variable 'compile_preserve_subdesign_interfaces' has been changed to true because '-no_boundary_optimization' is used. (OPT-133)
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | R-2020.09-DWBB_202009.5 |     *     |
| Licensed DW Building Blocks        | G-2012.06-DWBB_201206.4 |     *     |
============================================================================


Information: There are 89 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'qr_decode'

Loaded alib file './alib-52/saed32hvt_ss0p95v125c.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'qr_decode'
Information: Added key list 'DesignWare' to design 'qr_decode'. (DDB-72)
Information: In design 'qr_decode', the register 'eq1_sigma3_num_reg[6]' is removed because it is merged to 'eq2_sigma4_num_reg[6]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma3_num_reg[7]' is removed because it is merged to 'eq2_sigma4_num_reg[7]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma3_num_reg[5]' is removed because it is merged to 'eq3_sigma4_num_reg[5]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma2_num_reg[5]' is removed because it is merged to 'eq3_sigma4_num_reg[5]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma3_num_reg[6]' is removed because it is merged to 'eq3_sigma4_num_reg[6]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma2_num_reg[6]' is removed because it is merged to 'eq3_sigma4_num_reg[6]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma3_num_reg[7]' is removed because it is merged to 'eq3_sigma4_num_reg[7]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma2_num_reg[7]' is removed because it is merged to 'eq3_sigma4_num_reg[7]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma3_num_reg[0]' is removed because it is merged to 'eq2_sigma4_num_reg[0]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma3_num_reg[1]' is removed because it is merged to 'eq2_sigma4_num_reg[1]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma3_num_reg[2]' is removed because it is merged to 'eq2_sigma4_num_reg[2]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma3_num_reg[3]' is removed because it is merged to 'eq2_sigma4_num_reg[3]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma3_num_reg[4]' is removed because it is merged to 'eq2_sigma4_num_reg[4]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma3_num_reg[5]' is removed because it is merged to 'eq2_sigma4_num_reg[5]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma3_num_reg[4]' is removed because it is merged to 'eq4_sigma4_num_reg[4]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma2_num_reg[4]' is removed because it is merged to 'eq4_sigma4_num_reg[4]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma1_num_reg[4]' is removed because it is merged to 'eq4_sigma4_num_reg[4]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma3_num_reg[5]' is removed because it is merged to 'eq4_sigma4_num_reg[5]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma2_num_reg[5]' is removed because it is merged to 'eq4_sigma4_num_reg[5]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma1_num_reg[5]' is removed because it is merged to 'eq4_sigma4_num_reg[5]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma3_num_reg[6]' is removed because it is merged to 'eq4_sigma4_num_reg[6]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma2_num_reg[6]' is removed because it is merged to 'eq4_sigma4_num_reg[6]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma1_num_reg[6]' is removed because it is merged to 'eq4_sigma4_num_reg[6]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma3_num_reg[7]' is removed because it is merged to 'eq4_sigma4_num_reg[7]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma2_num_reg[7]' is removed because it is merged to 'eq4_sigma4_num_reg[7]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma1_num_reg[7]' is removed because it is merged to 'eq4_sigma4_num_reg[7]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma3_num_reg[0]' is removed because it is merged to 'eq3_sigma4_num_reg[0]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma2_num_reg[0]' is removed because it is merged to 'eq3_sigma4_num_reg[0]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma3_num_reg[1]' is removed because it is merged to 'eq3_sigma4_num_reg[1]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma2_num_reg[1]' is removed because it is merged to 'eq3_sigma4_num_reg[1]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma3_num_reg[2]' is removed because it is merged to 'eq3_sigma4_num_reg[2]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma2_num_reg[2]' is removed because it is merged to 'eq3_sigma4_num_reg[2]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma3_num_reg[3]' is removed because it is merged to 'eq3_sigma4_num_reg[3]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma2_num_reg[3]' is removed because it is merged to 'eq3_sigma4_num_reg[3]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma3_num_reg[4]' is removed because it is merged to 'eq3_sigma4_num_reg[4]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma2_num_reg[4]' is removed because it is merged to 'eq3_sigma4_num_reg[4]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma2_num_reg[3]' is removed because it is merged to 'eq4_sigma3_num_reg[3]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma1_num_reg[3]' is removed because it is merged to 'eq4_sigma3_num_reg[3]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_const_num_reg[3]' is removed because it is merged to 'eq4_sigma3_num_reg[3]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma2_num_reg[4]' is removed because it is merged to 'eq4_sigma3_num_reg[4]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma1_num_reg[4]' is removed because it is merged to 'eq4_sigma3_num_reg[4]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_const_num_reg[4]' is removed because it is merged to 'eq4_sigma3_num_reg[4]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma2_num_reg[5]' is removed because it is merged to 'eq4_sigma3_num_reg[5]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma1_num_reg[5]' is removed because it is merged to 'eq4_sigma3_num_reg[5]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_const_num_reg[5]' is removed because it is merged to 'eq4_sigma3_num_reg[5]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma2_num_reg[6]' is removed because it is merged to 'eq4_sigma3_num_reg[6]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma1_num_reg[6]' is removed because it is merged to 'eq4_sigma3_num_reg[6]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_const_num_reg[6]' is removed because it is merged to 'eq4_sigma3_num_reg[6]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma2_num_reg[7]' is removed because it is merged to 'eq4_sigma3_num_reg[7]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma1_num_reg[7]' is removed because it is merged to 'eq4_sigma3_num_reg[7]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_const_num_reg[7]' is removed because it is merged to 'eq4_sigma3_num_reg[7]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma3_num_reg[0]' is removed because it is merged to 'eq4_sigma4_num_reg[0]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma2_num_reg[0]' is removed because it is merged to 'eq4_sigma4_num_reg[0]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma1_num_reg[0]' is removed because it is merged to 'eq4_sigma4_num_reg[0]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma3_num_reg[1]' is removed because it is merged to 'eq4_sigma4_num_reg[1]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma2_num_reg[1]' is removed because it is merged to 'eq4_sigma4_num_reg[1]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma1_num_reg[1]' is removed because it is merged to 'eq4_sigma4_num_reg[1]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma3_num_reg[2]' is removed because it is merged to 'eq4_sigma4_num_reg[2]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma2_num_reg[2]' is removed because it is merged to 'eq4_sigma4_num_reg[2]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma1_num_reg[2]' is removed because it is merged to 'eq4_sigma4_num_reg[2]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma3_num_reg[3]' is removed because it is merged to 'eq4_sigma4_num_reg[3]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma2_num_reg[3]' is removed because it is merged to 'eq4_sigma4_num_reg[3]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_sigma1_num_reg[3]' is removed because it is merged to 'eq4_sigma4_num_reg[3]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma1_num_reg[2]' is removed because it is merged to 'eq4_sigma2_num_reg[2]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_const_num_reg[2]' is removed because it is merged to 'eq4_sigma2_num_reg[2]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma1_num_reg[3]' is removed because it is merged to 'eq4_sigma2_num_reg[3]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_const_num_reg[3]' is removed because it is merged to 'eq4_sigma2_num_reg[3]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma1_num_reg[4]' is removed because it is merged to 'eq4_sigma2_num_reg[4]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_const_num_reg[4]' is removed because it is merged to 'eq4_sigma2_num_reg[4]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma1_num_reg[5]' is removed because it is merged to 'eq4_sigma2_num_reg[5]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_const_num_reg[5]' is removed because it is merged to 'eq4_sigma2_num_reg[5]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma1_num_reg[6]' is removed because it is merged to 'eq4_sigma2_num_reg[6]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_const_num_reg[6]' is removed because it is merged to 'eq4_sigma2_num_reg[6]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma1_num_reg[7]' is removed because it is merged to 'eq4_sigma2_num_reg[7]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_const_num_reg[7]' is removed because it is merged to 'eq4_sigma2_num_reg[7]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma2_num_reg[0]' is removed because it is merged to 'eq4_sigma3_num_reg[0]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma1_num_reg[0]' is removed because it is merged to 'eq4_sigma3_num_reg[0]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_const_num_reg[0]' is removed because it is merged to 'eq4_sigma3_num_reg[0]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma2_num_reg[1]' is removed because it is merged to 'eq4_sigma3_num_reg[1]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma1_num_reg[1]' is removed because it is merged to 'eq4_sigma3_num_reg[1]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_const_num_reg[1]' is removed because it is merged to 'eq4_sigma3_num_reg[1]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma2_num_reg[2]' is removed because it is merged to 'eq4_sigma3_num_reg[2]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_sigma1_num_reg[2]' is removed because it is merged to 'eq4_sigma3_num_reg[2]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq1_const_num_reg[2]' is removed because it is merged to 'eq4_sigma3_num_reg[2]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_const_num_reg[1]' is removed because it is merged to 'eq4_sigma1_num_reg[1]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_const_num_reg[2]' is removed because it is merged to 'eq4_sigma1_num_reg[2]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_const_num_reg[3]' is removed because it is merged to 'eq4_sigma1_num_reg[3]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_const_num_reg[4]' is removed because it is merged to 'eq4_sigma1_num_reg[4]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_const_num_reg[5]' is removed because it is merged to 'eq4_sigma1_num_reg[5]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_const_num_reg[6]' is removed because it is merged to 'eq4_sigma1_num_reg[6]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_const_num_reg[7]' is removed because it is merged to 'eq4_sigma1_num_reg[7]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma1_num_reg[0]' is removed because it is merged to 'eq4_sigma2_num_reg[0]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_const_num_reg[0]' is removed because it is merged to 'eq4_sigma2_num_reg[0]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_sigma1_num_reg[1]' is removed because it is merged to 'eq4_sigma2_num_reg[1]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq2_const_num_reg[1]' is removed because it is merged to 'eq4_sigma2_num_reg[1]'. (OPT-1215)
Information: In design 'qr_decode', the register 'eq3_const_num_reg[0]' is removed because it is merged to 'eq4_sigma1_num_reg[0]'. (OPT-1215)
 Implement Synthetic for 'qr_decode'.
  Processing 'qr_decode_DW_div_uns_J1_0'
  Processing 'qr_decode_DW_div_uns_J1_1'
  Processing 'qr_decode_DW_div_uns_J1_2'
  Processing 'qr_decode_DW_div_uns_J1_3'
  Processing 'qr_decode_DW_div_uns_J1_4'
  Processing 'qr_decode_DW_div_uns_J1_5'
  Processing 'qr_decode_DW_div_uns_J1_6'
  Processing 'qr_decode_DW_div_uns_J1_7'
  Processing 'qr_decode_DW_div_uns_J1_8'
  Processing 'qr_decode_DW_div_uns_J1_9'
  Processing 'qr_decode_DW_div_uns_J1_10'
  Processing 'qr_decode_DW_div_uns_J1_11'
  Processing 'qr_decode_DW_div_uns_J1_12'
  Processing 'qr_decode_DW_div_uns_J1_13'
  Processing 'qr_decode_DW_div_uns_J1_14'
  Processing 'qr_decode_DW_div_uns_J1_15'
  Processing 'qr_decode_DW_div_uns_J1_16'
  Processing 'qr_decode_DW_div_uns_J1_17'
  Processing 'qr_decode_DW_div_uns_J1_18'
  Processing 'qr_decode_DW_div_uns_J1_19'
  Processing 'qr_decode_DW_div_uns_J1_20'
  Processing 'qr_decode_DW_div_uns_J1_21'
  Processing 'qr_decode_DW_div_uns_J1_22'
  Processing 'qr_decode_DW_div_uns_J1_23'
  Processing 'qr_decode_DW_div_uns_J1_24'
  Processing 'qr_decode_DW_div_uns_J1_25'
  Processing 'qr_decode_DW_div_uns_J1_26'
  Processing 'qr_decode_DW_div_uns_J1_27'
  Processing 'qr_decode_DW_div_uns_J1_28'
  Processing 'qr_decode_DW_div_uns_J1_29'
  Processing 'qr_decode_DW_div_uns_J1_30'
  Processing 'qr_decode_DW_div_uns_J1_31'
  Processing 'qr_decode_DW_div_uns_J1_32'
  Processing 'qr_decode_DW_div_uns_J1_33'
  Processing 'qr_decode_DW_div_uns_J1_34'
  Processing 'qr_decode_DW_div_uns_J1_35'
  Processing 'qr_decode_DW_div_uns_J1_36'
  Processing 'qr_decode_DW_div_uns_J1_37'
  Processing 'qr_decode_DW_div_uns_J1_38'
  Processing 'qr_decode_DW_div_uns_J1_39'
  Processing 'qr_decode_DW_div_uns_J1_40'
  Processing 'qr_decode_DW_div_uns_J1_41'
  Processing 'qr_decode_DW_div_uns_J1_42'
  Processing 'qr_decode_DW_div_uns_J1_43'
  Processing 'qr_decode_DW_div_uns_J1_44'
  Processing 'qr_decode_DW_div_uns_J1_45'
  Processing 'qr_decode_DW_div_uns_J1_46'
  Processing 'qr_decode_DW_div_uns_J1_47'
  Processing 'qr_decode_DW_div_uns_J1_48'
  Processing 'qr_decode_DW_div_uns_J1_49'
  Processing 'qr_decode_DW_div_uns_J1_50'
  Processing 'qr_decode_DW_div_uns_J1_51'
  Processing 'qr_decode_DW_div_uns_J1_52'
  Processing 'qr_decode_DW_div_uns_J1_53'
  Processing 'qr_decode_DW_div_uns_J1_54'
  Processing 'qr_decode_DW_div_uns_J1_55'
  Processing 'qr_decode_DW_div_uns_J1_56'
  Processing 'qr_decode_DW_div_uns_J1_57'
  Processing 'qr_decode_DW_div_uns_J1_58'
  Processing 'qr_decode_DW_div_uns_J1_59'
  Processing 'qr_decode_DW_div_uns_J1_60'
  Processing 'qr_decode_DW_div_uns_J1_61'
  Processing 'qr_decode_DW_div_uns_J1_62'
  Processing 'qr_decode_DW_div_uns_J1_63'
  Processing 'qr_decode_DW_div_uns_J1_64'
  Processing 'qr_decode_DW_div_uns_J1_65'
  Processing 'qr_decode_DW_div_uns_J1_66'
  Processing 'qr_decode_DW_div_uns_J1_67'
  Processing 'qr_decode_DW_div_uns_J1_68'
  Processing 'qr_decode_DW_div_uns_J1_69'
  Processing 'qr_decode_DW_div_uns_J1_70'
  Processing 'qr_decode_DW_div_uns_J1_71'
  Processing 'qr_decode_DW_div_uns_J1_72'
  Processing 'qr_decode_DW_div_uns_J1_73'
  Processing 'qr_decode_DW_div_uns_J1_74'
  Processing 'qr_decode_DW_div_uns_J1_75'
  Processing 'qr_decode_DW_div_uns_J1_76'
  Processing 'qr_decode_DW_div_uns_J1_77'
  Processing 'qr_decode_DW_div_uns_J1_78'
  Processing 'qr_decode_DW_div_uns_J1_79'
  Processing 'qr_decode_DW_div_uns_J1_80'
  Processing 'qr_decode_DW_div_uns_J1_81'
  Processing 'qr_decode_DW_div_uns_J1_82'
  Processing 'qr_decode_DW_div_uns_J1_83'
  Processing 'qr_decode_DW_div_uns_J1_84'
  Processing 'qr_decode_DW_div_uns_J1_85'
  Processing 'qr_decode_DW_div_uns_J1_86'
  Processing 'qr_decode_DW_div_uns_J1_87'
  Processing 'qr_decode_DW_div_uns_J1_88'
  Processing 'qr_decode_DW_div_uns_J1_89'
  Processing 'qr_decode_DW_div_uns_J1_90'
  Processing 'qr_decode_DW_div_uns_J1_91'
  Processing 'qr_decode_DW_div_uns_J1_92'
  Processing 'qr_decode_DW_div_uns_J1_93'
  Processing 'qr_decode_DW_div_uns_J1_94'
  Processing 'qr_decode_DW_div_uns_J1_95'
  Processing 'qr_decode_DW_div_uns_J1_96'
  Processing 'qr_decode_DW_div_uns_J1_97'
  Processing 'qr_decode_DW_div_uns_J1_98'
  Processing 'qr_decode_DW_div_uns_J1_99'
  Processing 'qr_decode_DW_div_uns_J1_100'
  Processing 'qr_decode_DW_div_uns_J1_101'
  Processing 'qr_decode_DW_div_uns_J1_102'
  Processing 'qr_decode_DW_div_uns_J1_103'
  Processing 'qr_decode_DW_div_uns_J1_104'
  Processing 'qr_decode_DW_div_uns_J1_105'
  Processing 'qr_decode_DW_div_uns_J1_106'
  Processing 'qr_decode_DW_div_uns_J1_107'
  Processing 'qr_decode_DW_div_uns_J1_108'
  Processing 'qr_decode_DW_div_uns_J1_109'
  Processing 'qr_decode_DW_div_uns_J1_110'
  Processing 'qr_decode_DW_div_uns_J1_111'
  Processing 'qr_decode_DW_div_uns_J1_112'
  Processing 'qr_decode_DW_div_uns_J1_113'
  Processing 'qr_decode_DW_div_uns_J1_114'
  Processing 'qr_decode_DW_div_uns_J1_115'
  Processing 'qr_decode_DW_div_uns_J1_116'
  Processing 'qr_decode_DW_div_uns_J1_117'
  Processing 'qr_decode_DW_div_uns_J1_118'
  Processing 'qr_decode_DW_div_uns_J1_119'
  Processing 'qr_decode_DW_div_uns_J1_120'
  Processing 'qr_decode_DW_div_uns_J1_121'
  Processing 'qr_decode_DW_div_uns_J1_122'
  Processing 'qr_decode_DW_div_uns_J1_123'
  Processing 'qr_decode_DW_div_uns_J1_124'
  Processing 'qr_decode_DW_div_uns_J1_125'
  Processing 'qr_decode_DW_div_uns_J1_126'
  Processing 'qr_decode_DW_div_uns_J1_127'
  Processing 'qr_decode_DW_div_uns_J1_128'
  Processing 'qr_decode_DW_div_uns_J1_129'
  Processing 'qr_decode_DW_div_uns_J1_130'
  Processing 'pw2num_mydesign_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_0'
Warning: No negative phase latch in library for Cell latch. The clock phase would be changed. (OPT-1231)
  Processing 'num2pw_mydesign_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'PMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'PMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT3_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT2_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The library cell 'NMT1_HVT' in the library 'saed32hvt_ss0p95v125c' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design num2pw_mydesign_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_RSOP_8874, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_RSOP_8875, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_RSOP_8876, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_RSOP_8877, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_RSOP_8878, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_RSOP_8879, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_RSOP_8880, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_RSOP_8881, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_RSOP_8882, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_RSOP_8883, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_RSOP_8884, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_RSOP_8885, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_RSOP_8886, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_RSOP_8887, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_8891J1_127_7861_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_8890J1_126_4764_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_8889J1_125_2923_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_8888J1_124_3304_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_inc_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_inc_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_inc_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_195, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_200, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_205, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_210, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_215, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_235, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_mult_uns_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_mult_uns_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_mult_uns_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_mult_uns_J1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_inc_J1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_inc_J1_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_399, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_404, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_409, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_414, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_419, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_424, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_inc_J1_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_429, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_434, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_439, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_444, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_449, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_454, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_459, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_464, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_469, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_474, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_479, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_484, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_489, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_494, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_499, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_504, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_509, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_514, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_519, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_524, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_529, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_534, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_539, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_544, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_549, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_554, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_559, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_564, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_569, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_574, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_579, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_584, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_589, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_594, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_599, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_604, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_609, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_614, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_619, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_624, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_inc_J1_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_629, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_634, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_639, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_644, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_649, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_654, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_add_J1_659, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW_div_uns_J1_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_inc_J1_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_inc_J1_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_inc_J1_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_inc_J1_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_inc_J1_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_sub_J1_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DW01_sub_J1_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_2899J1_128_8337_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_2926J1_131_1125_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_2953J1_134_9651_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_2976J1_137_4529_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_2998J1_140_7284_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_3016J1_143_72_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_7764J1_146_7760_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_3155J1_152_7949_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_3182J1_155_737_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_3209J1_158_5598_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_3232J1_161_8353_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_3254J1_164_1141_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_3272J1_167_9731_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design qr_decode_DP_OP_7776J1_170_2566_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design pw2num_mydesign_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_qr_decode_mydesign_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design num2pw_mydesign_106, since there are no registers. (PWR-806)
Information: Performing clock-gating on design qr_decode. (PWR-730)

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
Information: Updating design information... (UID-85)
  Structuring 'qr_decode_DW_div_uns_0'
  Mapping 'qr_decode_DW_div_uns_0'
  Structuring 'qr_decode_DW_div_uns_1'
  Mapping 'qr_decode_DW_div_uns_1'
  Structuring 'qr_decode_DW_div_uns_2'
  Mapping 'qr_decode_DW_div_uns_2'
  Structuring 'qr_decode_DW_div_uns_3'
  Mapping 'qr_decode_DW_div_uns_3'
  Mapping 'qr_decode_DW01_sub_0'
  Mapping 'qr_decode_DW01_add_64'
  Mapping 'qr_decode_DW01_add_65'
  Mapping 'qr_decode_DW01_add_66'
  Mapping 'qr_decode_DW01_add_67'
  Mapping 'qr_decode_DW01_add_68'
  Mapping 'qr_decode_DW01_add_69'
  Mapping 'qr_decode_DW01_add_70'
  Mapping 'qr_decode_DW01_add_71'
  Mapping 'qr_decode_DW01_add_72'
  Mapping 'qr_decode_DW01_add_73'
  Mapping 'qr_decode_DW01_add_74'
  Mapping 'qr_decode_DW01_add_75'
  Mapping 'qr_decode_DW01_add_76'
  Mapping 'qr_decode_DW01_add_77'
  Mapping 'qr_decode_DW01_add_78'
  Mapping 'qr_decode_DW01_add_79'
  Mapping 'qr_decode_DW01_add_80'
  Mapping 'qr_decode_DW01_add_81'
  Mapping 'qr_decode_DW01_add_82'
  Mapping 'qr_decode_DW01_add_83'
  Mapping 'qr_decode_DW01_add_84'
  Mapping 'qr_decode_DW_div_uns_3'
  Structuring 'qr_decode_DW_div_uns_4'
  Mapping 'qr_decode_DW_div_uns_4'
  Structuring 'qr_decode_DW_div_uns_5'
  Mapping 'qr_decode_DW_div_uns_5'
  Structuring 'qr_decode_DW_div_uns_6'
  Mapping 'qr_decode_DW_div_uns_6'
  Structuring 'qr_decode_DW_div_uns_7'
  Mapping 'qr_decode_DW_div_uns_7'
  Mapping 'qr_decode_DW01_sub_1'
  Mapping 'qr_decode_DW01_add_88'
  Mapping 'qr_decode_DW01_add_89'
  Mapping 'qr_decode_DW01_add_90'
  Mapping 'qr_decode_DW01_add_91'
  Mapping 'qr_decode_DW01_add_92'
  Mapping 'qr_decode_DW01_add_93'
  Mapping 'qr_decode_DW01_add_94'
  Mapping 'qr_decode_DW01_add_95'
  Mapping 'qr_decode_DW01_add_96'
  Mapping 'qr_decode_DW01_add_97'
  Mapping 'qr_decode_DW01_add_98'
  Mapping 'qr_decode_DW01_add_99'
  Mapping 'qr_decode_DW01_add_100'
  Mapping 'qr_decode_DW01_add_101'
  Mapping 'qr_decode_DW01_add_102'
  Mapping 'qr_decode_DW01_add_103'
  Mapping 'qr_decode_DW01_add_104'
  Mapping 'qr_decode_DW01_add_105'
  Mapping 'qr_decode_DW01_add_106'
  Mapping 'qr_decode_DW01_add_107'
  Mapping 'qr_decode_DW01_add_108'
  Mapping 'qr_decode_DW_div_uns_7'
  Structuring 'qr_decode_DW_div_uns_8'
  Mapping 'qr_decode_DW_div_uns_8'
  Structuring 'qr_decode_DW_div_uns_9'
  Mapping 'qr_decode_DW_div_uns_9'
  Structuring 'qr_decode_DW_div_uns_10'
  Mapping 'qr_decode_DW_div_uns_10'
  Structuring 'qr_decode_DW_div_uns_11'
  Mapping 'qr_decode_DW_div_uns_11'
  Mapping 'qr_decode_DW01_sub_2'
  Mapping 'qr_decode_DW01_add_112'
  Mapping 'qr_decode_DW01_add_113'
  Mapping 'qr_decode_DW01_add_114'
  Mapping 'qr_decode_DW01_add_115'
  Mapping 'qr_decode_DW01_add_116'
  Mapping 'qr_decode_DW01_add_117'
  Mapping 'qr_decode_DW01_add_118'
  Mapping 'qr_decode_DW01_add_119'
  Mapping 'qr_decode_DW01_add_120'
  Mapping 'qr_decode_DW01_add_121'
  Mapping 'qr_decode_DW01_add_122'
  Mapping 'qr_decode_DW01_add_123'
  Mapping 'qr_decode_DW01_add_124'
  Mapping 'qr_decode_DW01_add_125'
  Mapping 'qr_decode_DW01_add_126'
  Mapping 'qr_decode_DW01_add_127'
  Mapping 'qr_decode_DW01_add_128'
  Mapping 'qr_decode_DW01_add_129'
  Mapping 'qr_decode_DW01_add_130'
  Mapping 'qr_decode_DW01_add_131'
  Mapping 'qr_decode_DW01_add_132'
  Mapping 'qr_decode_DW_div_uns_11'
  Structuring 'qr_decode_DW_div_uns_12'
  Mapping 'qr_decode_DW_div_uns_12'
  Structuring 'qr_decode_DW_div_uns_13'
  Mapping 'qr_decode_DW_div_uns_13'
  Structuring 'qr_decode_DW_div_uns_14'
  Mapping 'qr_decode_DW_div_uns_14'
  Structuring 'qr_decode_DW_div_uns_15'
  Mapping 'qr_decode_DW_div_uns_15'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'qr_decode_DW01_add_134'
  Mapping 'qr_decode_DW01_add_135'
  Mapping 'qr_decode_DW01_add_136'
  Mapping 'qr_decode_DW01_add_137'
  Mapping 'qr_decode_DW01_add_138'
  Mapping 'qr_decode_DW01_add_139'
  Mapping 'qr_decode_DW_div_uns_15'
  Structuring 'qr_decode_DW_div_uns_16'
  Mapping 'qr_decode_DW_div_uns_16'
  Structuring 'qr_decode_DW_div_uns_17'
  Mapping 'qr_decode_DW_div_uns_17'
  Structuring 'qr_decode_DW_div_uns_18'
  Mapping 'qr_decode_DW_div_uns_18'
  Structuring 'qr_decode_DW_div_uns_19'
  Mapping 'qr_decode_DW_div_uns_19'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'qr_decode_DW01_add_141'
  Mapping 'qr_decode_DW01_add_142'
  Mapping 'qr_decode_DW01_add_143'
  Mapping 'qr_decode_DW01_add_144'
  Mapping 'qr_decode_DW01_add_145'
  Mapping 'qr_decode_DW01_add_146'
  Mapping 'qr_decode_DW_div_uns_19'
  Structuring 'qr_decode_DW_div_uns_20'
  Mapping 'qr_decode_DW_div_uns_20'
  Structuring 'qr_decode_DW_div_uns_21'
  Mapping 'qr_decode_DW_div_uns_21'
  Structuring 'qr_decode_DW_div_uns_22'
  Mapping 'qr_decode_DW_div_uns_22'
  Structuring 'qr_decode_DW_div_uns_23'
  Mapping 'qr_decode_DW_div_uns_23'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'qr_decode_DW01_add_148'
  Mapping 'qr_decode_DW01_add_149'
  Mapping 'qr_decode_DW01_add_150'
  Mapping 'qr_decode_DW01_add_151'
  Mapping 'qr_decode_DW01_add_152'
  Mapping 'qr_decode_DW01_add_153'
  Mapping 'qr_decode_DW_div_uns_23'
  Structuring 'qr_decode_DW_div_uns_24'
  Mapping 'qr_decode_DW_div_uns_24'
  Structuring 'qr_decode_DW_div_uns_25'
  Mapping 'qr_decode_DW_div_uns_25'
  Structuring 'qr_decode_DW_div_uns_26'
  Mapping 'qr_decode_DW_div_uns_26'
  Structuring 'qr_decode_DW_div_uns_27'
  Mapping 'qr_decode_DW_div_uns_27'
  Mapping 'qr_decode_DW01_sub_3'
  Mapping 'qr_decode_DW01_add_157'
  Mapping 'qr_decode_DW01_add_158'
  Mapping 'qr_decode_DW01_add_159'
  Mapping 'qr_decode_DW01_add_160'
  Mapping 'qr_decode_DW01_add_161'
  Mapping 'qr_decode_DW01_add_162'
  Mapping 'qr_decode_DW01_add_163'
  Mapping 'qr_decode_DW01_add_164'
  Mapping 'qr_decode_DW01_add_165'
  Mapping 'qr_decode_DW01_add_166'
  Mapping 'qr_decode_DW01_add_167'
  Mapping 'qr_decode_DW01_add_168'
  Mapping 'qr_decode_DW01_add_169'
  Mapping 'qr_decode_DW01_add_170'
  Mapping 'qr_decode_DW01_add_171'
  Mapping 'qr_decode_DW01_add_172'
  Mapping 'qr_decode_DW01_add_173'
  Mapping 'qr_decode_DW01_add_174'
  Mapping 'qr_decode_DW01_add_175'
  Mapping 'qr_decode_DW01_add_176'
  Mapping 'qr_decode_DW01_add_177'
  Mapping 'qr_decode_DW_div_uns_27'
  Structuring 'qr_decode_DW_div_uns_28'
  Mapping 'qr_decode_DW_div_uns_28'
  Structuring 'qr_decode_DW_div_uns_29'
  Mapping 'qr_decode_DW_div_uns_29'
  Structuring 'qr_decode_DW_div_uns_30'
  Mapping 'qr_decode_DW_div_uns_30'
  Structuring 'qr_decode_DW_div_uns_31'
  Mapping 'qr_decode_DW_div_uns_31'
  Mapping 'qr_decode_DW01_sub_4'
  Mapping 'qr_decode_DW01_add_181'
  Mapping 'qr_decode_DW01_add_182'
  Mapping 'qr_decode_DW01_add_183'
  Mapping 'qr_decode_DW01_add_184'
  Mapping 'qr_decode_DW01_add_185'
  Mapping 'qr_decode_DW01_add_186'
  Mapping 'qr_decode_DW01_add_187'
  Mapping 'qr_decode_DW01_add_188'
  Mapping 'qr_decode_DW01_add_189'
  Mapping 'qr_decode_DW01_add_190'
  Mapping 'qr_decode_DW01_add_191'
  Mapping 'qr_decode_DW01_add_192'
  Mapping 'qr_decode_DW01_add_193'
  Mapping 'qr_decode_DW01_add_194'
  Mapping 'qr_decode_DW01_add_195'
  Mapping 'qr_decode_DW01_add_196'
  Mapping 'qr_decode_DW01_add_197'
  Mapping 'qr_decode_DW01_add_198'
  Mapping 'qr_decode_DW01_add_199'
  Mapping 'qr_decode_DW01_add_200'
  Mapping 'qr_decode_DW01_add_201'
  Mapping 'qr_decode_DW_div_uns_31'
  Structuring 'qr_decode_DW_div_uns_32'
  Mapping 'qr_decode_DW_div_uns_32'
  Structuring 'qr_decode_DW_div_uns_33'
  Mapping 'qr_decode_DW_div_uns_33'
  Structuring 'qr_decode_DW_div_uns_34'
  Mapping 'qr_decode_DW_div_uns_34'
  Structuring 'qr_decode_DW_div_uns_35'
  Mapping 'qr_decode_DW_div_uns_35'
  Mapping 'qr_decode_DW01_sub_5'
  Mapping 'qr_decode_DW01_add_205'
  Mapping 'qr_decode_DW01_add_206'
  Mapping 'qr_decode_DW01_add_207'
  Mapping 'qr_decode_DW01_add_208'
  Mapping 'qr_decode_DW01_add_209'
  Mapping 'qr_decode_DW01_add_210'
  Mapping 'qr_decode_DW01_add_211'
  Mapping 'qr_decode_DW01_add_212'
  Mapping 'qr_decode_DW01_add_213'
  Mapping 'qr_decode_DW01_add_214'
  Mapping 'qr_decode_DW01_add_215'
  Mapping 'qr_decode_DW01_add_216'
  Mapping 'qr_decode_DW01_add_217'
  Mapping 'qr_decode_DW01_add_218'
  Mapping 'qr_decode_DW01_add_219'
  Mapping 'qr_decode_DW01_add_220'
  Mapping 'qr_decode_DW01_add_221'
  Mapping 'qr_decode_DW01_add_222'
  Mapping 'qr_decode_DW01_add_223'
  Mapping 'qr_decode_DW01_add_224'
  Mapping 'qr_decode_DW01_add_225'
  Mapping 'qr_decode_DW_div_uns_35'
  Structuring 'qr_decode_DW_div_uns_36'
  Mapping 'qr_decode_DW_div_uns_36'
  Structuring 'qr_decode_DW_div_uns_37'
  Mapping 'qr_decode_DW_div_uns_37'
  Structuring 'qr_decode_DW_div_uns_38'
  Mapping 'qr_decode_DW_div_uns_38'
  Structuring 'qr_decode_DW_div_uns_39'
  Mapping 'qr_decode_DW_div_uns_39'
  Mapping 'qr_decode_DW01_sub_6'
  Mapping 'qr_decode_DW01_add_229'
  Mapping 'qr_decode_DW01_add_230'
  Mapping 'qr_decode_DW01_add_231'
  Mapping 'qr_decode_DW01_add_232'
  Mapping 'qr_decode_DW01_add_233'
  Mapping 'qr_decode_DW01_add_234'
  Mapping 'qr_decode_DW01_add_235'
  Mapping 'qr_decode_DW01_add_236'
  Mapping 'qr_decode_DW01_add_237'
  Mapping 'qr_decode_DW01_add_238'
  Mapping 'qr_decode_DW01_add_239'
  Mapping 'qr_decode_DW01_add_240'
  Mapping 'qr_decode_DW01_add_241'
  Mapping 'qr_decode_DW01_add_242'
  Mapping 'qr_decode_DW01_add_243'
  Mapping 'qr_decode_DW01_add_244'
  Mapping 'qr_decode_DW01_add_245'
  Mapping 'qr_decode_DW01_add_246'
  Mapping 'qr_decode_DW01_add_247'
  Mapping 'qr_decode_DW01_add_248'
  Mapping 'qr_decode_DW01_add_249'
  Mapping 'qr_decode_DW_div_uns_39'
  Structuring 'qr_decode_DW_div_uns_40'
  Mapping 'qr_decode_DW_div_uns_40'
  Structuring 'qr_decode_DW_div_uns_41'
  Mapping 'qr_decode_DW_div_uns_41'
  Structuring 'qr_decode_DW_div_uns_42'
  Mapping 'qr_decode_DW_div_uns_42'
  Structuring 'qr_decode_DW_div_uns_43'
  Mapping 'qr_decode_DW_div_uns_43'
  Mapping 'qr_decode_DW01_sub_7'
  Mapping 'qr_decode_DW01_add_253'
  Mapping 'qr_decode_DW01_add_254'
  Mapping 'qr_decode_DW01_add_255'
  Mapping 'qr_decode_DW01_add_256'
  Mapping 'qr_decode_DW01_add_257'
  Mapping 'qr_decode_DW01_add_258'
  Mapping 'qr_decode_DW01_add_259'
  Mapping 'qr_decode_DW01_add_260'
  Mapping 'qr_decode_DW01_add_261'
  Mapping 'qr_decode_DW01_add_262'
  Mapping 'qr_decode_DW01_add_263'
  Mapping 'qr_decode_DW01_add_264'
  Mapping 'qr_decode_DW01_add_265'
  Mapping 'qr_decode_DW01_add_266'
  Mapping 'qr_decode_DW01_add_267'
  Mapping 'qr_decode_DW01_add_268'
  Mapping 'qr_decode_DW01_add_269'
  Mapping 'qr_decode_DW01_add_270'
  Mapping 'qr_decode_DW01_add_271'
  Mapping 'qr_decode_DW01_add_272'
  Mapping 'qr_decode_DW01_add_273'
  Mapping 'qr_decode_DW_div_uns_43'
  Structuring 'qr_decode_DW_div_uns_44'
  Mapping 'qr_decode_DW_div_uns_44'
  Structuring 'qr_decode_DW_div_uns_45'
  Mapping 'qr_decode_DW_div_uns_45'
  Structuring 'qr_decode_DW_div_uns_46'
  Mapping 'qr_decode_DW_div_uns_46'
  Structuring 'qr_decode_DW_div_uns_47'
  Mapping 'qr_decode_DW_div_uns_47'
  Mapping 'qr_decode_DW01_sub_8'
  Mapping 'qr_decode_DW01_add_277'
  Mapping 'qr_decode_DW01_add_278'
  Mapping 'qr_decode_DW01_add_279'
  Mapping 'qr_decode_DW01_add_280'
  Mapping 'qr_decode_DW01_add_281'
  Mapping 'qr_decode_DW01_add_282'
  Mapping 'qr_decode_DW01_add_283'
  Mapping 'qr_decode_DW01_add_284'
  Mapping 'qr_decode_DW01_add_285'
  Mapping 'qr_decode_DW01_add_286'
  Mapping 'qr_decode_DW01_add_287'
  Mapping 'qr_decode_DW01_add_288'
  Mapping 'qr_decode_DW01_add_289'
  Mapping 'qr_decode_DW01_add_290'
  Mapping 'qr_decode_DW01_add_291'
  Mapping 'qr_decode_DW01_add_292'
  Mapping 'qr_decode_DW01_add_293'
  Mapping 'qr_decode_DW01_add_294'
  Mapping 'qr_decode_DW01_add_295'
  Mapping 'qr_decode_DW01_add_296'
  Mapping 'qr_decode_DW01_add_297'
  Mapping 'qr_decode_DW_div_uns_47'
  Structuring 'qr_decode_DW_div_uns_48'
  Mapping 'qr_decode_DW_div_uns_48'
  Structuring 'qr_decode_DW_div_uns_49'
  Mapping 'qr_decode_DW_div_uns_49'
  Structuring 'qr_decode_DW_div_uns_50'
  Mapping 'qr_decode_DW_div_uns_50'
  Structuring 'qr_decode_DW_div_uns_51'
  Mapping 'qr_decode_DW_div_uns_51'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'qr_decode_DW01_add_299'
  Mapping 'qr_decode_DW01_add_300'
  Mapping 'qr_decode_DW01_add_301'
  Mapping 'qr_decode_DW01_add_302'
  Mapping 'qr_decode_DW01_add_303'
  Mapping 'qr_decode_DW01_add_304'
  Mapping 'qr_decode_DW01_add_305'
  Mapping 'qr_decode_DW01_add_306'
  Mapping 'qr_decode_DW01_add_307'
  Mapping 'qr_decode_DW01_add_308'
  Mapping 'qr_decode_DW01_add_309'
  Mapping 'qr_decode_DW01_add_310'
  Mapping 'qr_decode_DW01_add_311'
  Mapping 'qr_decode_DW01_add_312'
  Mapping 'qr_decode_DW01_add_313'
  Mapping 'qr_decode_DW01_add_314'
  Mapping 'qr_decode_DW01_add_315'
  Mapping 'qr_decode_DW01_add_316'
  Mapping 'qr_decode_DW01_add_317'
  Mapping 'qr_decode_DW01_add_318'
  Mapping 'qr_decode_DW01_add_319'
  Mapping 'qr_decode_DW01_add_320'
  Mapping 'qr_decode_DW01_add_321'
  Mapping 'qr_decode_DW01_add_322'
  Mapping 'qr_decode_DW01_add_323'
  Mapping 'qr_decode_DW01_add_324'
  Mapping 'qr_decode_DW01_add_325'
  Mapping 'qr_decode_DW01_add_326'
  Mapping 'qr_decode_DW01_add_327'
  Mapping 'qr_decode_DW01_add_328'
  Mapping 'qr_decode_DW01_add_329'
  Mapping 'qr_decode_DW01_add_330'
  Mapping 'qr_decode_DW01_add_331'
  Mapping 'qr_decode_DW01_add_332'
  Mapping 'qr_decode_DW01_add_333'
  Mapping 'qr_decode_DW01_add_334'
  Mapping 'qr_decode_DW01_add_335'
  Mapping 'qr_decode_DW01_add_336'
  Mapping 'qr_decode_DW01_add_337'
  Mapping 'qr_decode_DW_div_uns_51'
  Structuring 'qr_decode_DW_div_uns_52'
  Mapping 'qr_decode_DW_div_uns_52'
  Structuring 'qr_decode_DW_div_uns_53'
  Mapping 'qr_decode_DW_div_uns_53'
  Structuring 'qr_decode_DW_div_uns_54'
  Mapping 'qr_decode_DW_div_uns_54'
  Structuring 'qr_decode_DW_div_uns_55'
  Mapping 'qr_decode_DW_div_uns_55'
  Mapping 'qr_decode_DW01_sub_9'
  Mapping 'qr_decode_DW01_add_341'
  Mapping 'qr_decode_DW01_add_342'
  Mapping 'qr_decode_DW01_add_343'
  Mapping 'qr_decode_DW01_add_348'
  Mapping 'qr_decode_DW01_add_349'
  Mapping 'qr_decode_DW01_add_350'
  Mapping 'qr_decode_DW01_add_351'
  Mapping 'qr_decode_DW01_add_352'
  Mapping 'qr_decode_DW01_add_353'
  Mapping 'qr_decode_DW01_add_354'
  Mapping 'qr_decode_DW01_add_355'
  Mapping 'qr_decode_DW01_add_356'
  Mapping 'qr_decode_DW01_add_357'
  Mapping 'qr_decode_DW01_add_358'
  Mapping 'qr_decode_DW01_add_359'
  Mapping 'qr_decode_DW01_add_360'
  Mapping 'qr_decode_DW01_add_361'
  Mapping 'qr_decode_DW01_add_362'
  Mapping 'qr_decode_DW01_add_363'
  Mapping 'qr_decode_DW01_add_364'
  Mapping 'qr_decode_DW01_add_365'
  Mapping 'qr_decode_DW01_add_366'
  Mapping 'qr_decode_DW01_add_367'
  Mapping 'qr_decode_DW01_add_368'
  Mapping 'qr_decode_DW01_add_369'
  Mapping 'qr_decode_DW01_add_370'
  Mapping 'qr_decode_DW01_add_371'
  Mapping 'qr_decode_DW01_add_372'
  Mapping 'qr_decode_DW01_add_373'
  Mapping 'qr_decode_DW01_add_374'
  Mapping 'qr_decode_DW01_add_375'
  Mapping 'qr_decode_DW01_add_376'
  Mapping 'qr_decode_DW01_add_377'
  Mapping 'qr_decode_DW01_add_378'
  Mapping 'qr_decode_DW01_add_379'
  Mapping 'qr_decode_DW01_add_380'
  Mapping 'qr_decode_DW01_add_381'
  Mapping 'qr_decode_DW01_add_382'
  Mapping 'qr_decode_DW01_add_383'
  Mapping 'qr_decode_DW01_add_384'
  Mapping 'qr_decode_DW01_add_385'
  Mapping 'qr_decode_DW01_add_386'
  Mapping 'qr_decode_DW01_add_387'
  Mapping 'qr_decode_DW01_add_388'
  Mapping 'qr_decode_DW01_add_389'
  Mapping 'qr_decode_DW01_add_390'
  Mapping 'qr_decode_DW01_add_391'
  Mapping 'qr_decode_DW01_add_392'
  Mapping 'qr_decode_DW01_add_393'
  Mapping 'qr_decode_DW01_add_394'
  Mapping 'qr_decode_DW01_add_395'
  Mapping 'qr_decode_DW01_add_396'
  Mapping 'qr_decode_DW01_add_397'
  Mapping 'qr_decode_DW01_add_398'
  Mapping 'qr_decode_DW01_add_399'
  Mapping 'qr_decode_DW01_add_400'
  Mapping 'qr_decode_DW01_add_401'
  Mapping 'qr_decode_DW01_add_402'
  Mapping 'qr_decode_DW01_add_403'
  Mapping 'qr_decode_DW01_add_404'
  Mapping 'qr_decode_DW01_add_405'
  Mapping 'qr_decode_DW01_add_406'
  Mapping 'qr_decode_DW01_add_407'
  Mapping 'qr_decode_DW01_add_408'
  Mapping 'qr_decode_DW01_add_409'
  Mapping 'qr_decode_DW01_add_410'
  Mapping 'qr_decode_DW01_add_411'
  Mapping 'qr_decode_DW01_add_412'
  Mapping 'qr_decode_DW01_add_413'
  Mapping 'qr_decode_DW01_add_414'
  Mapping 'qr_decode_DW01_add_415'
  Mapping 'qr_decode_DW01_add_416'
  Mapping 'qr_decode_DW01_add_417'
  Mapping 'qr_decode_DW_div_uns_55'
  Structuring 'qr_decode_DW_div_uns_56'
  Mapping 'qr_decode_DW_div_uns_56'
  Structuring 'qr_decode_DW_div_uns_57'
  Mapping 'qr_decode_DW_div_uns_57'
  Structuring 'qr_decode_DW_div_uns_58'
  Mapping 'qr_decode_DW_div_uns_58'
  Structuring 'qr_decode_DW_div_uns_59'
  Mapping 'qr_decode_DW_div_uns_59'
  Mapping 'qr_decode_DW01_sub_10'
  Mapping 'qr_decode_DW01_add_421'
  Mapping 'qr_decode_DW01_add_422'
  Mapping 'qr_decode_DW01_add_423'
  Mapping 'qr_decode_DW01_add_428'
  Mapping 'qr_decode_DW01_add_429'
  Mapping 'qr_decode_DW01_add_430'
  Mapping 'qr_decode_DW01_add_431'
  Mapping 'qr_decode_DW01_add_432'
  Mapping 'qr_decode_DW01_add_433'
  Mapping 'qr_decode_DW01_add_434'
  Mapping 'qr_decode_DW01_add_435'
  Mapping 'qr_decode_DW01_add_436'
  Mapping 'qr_decode_DW01_add_437'
  Mapping 'qr_decode_DW01_add_438'
  Mapping 'qr_decode_DW01_add_439'
  Mapping 'qr_decode_DW01_add_440'
  Mapping 'qr_decode_DW01_add_441'
  Mapping 'qr_decode_DW01_add_442'
  Mapping 'qr_decode_DW01_add_443'
  Mapping 'qr_decode_DW01_add_444'
  Mapping 'qr_decode_DW01_add_445'
  Mapping 'qr_decode_DW01_add_446'
  Mapping 'qr_decode_DW01_add_447'
  Mapping 'qr_decode_DW01_add_448'
  Mapping 'qr_decode_DW01_add_449'
  Mapping 'qr_decode_DW01_add_450'
  Mapping 'qr_decode_DW01_add_451'
  Mapping 'qr_decode_DW01_add_452'
  Mapping 'qr_decode_DW01_add_453'
  Mapping 'qr_decode_DW01_add_454'
  Mapping 'qr_decode_DW01_add_455'
  Mapping 'qr_decode_DW01_add_456'
  Mapping 'qr_decode_DW01_add_457'
  Mapping 'qr_decode_DW01_add_458'
  Mapping 'qr_decode_DW01_add_459'
  Mapping 'qr_decode_DW01_add_460'
  Mapping 'qr_decode_DW01_add_461'
  Mapping 'qr_decode_DW01_add_462'
  Mapping 'qr_decode_DW01_add_463'
  Mapping 'qr_decode_DW01_add_464'
  Mapping 'qr_decode_DW01_add_465'
  Mapping 'qr_decode_DW01_add_466'
  Mapping 'qr_decode_DW01_add_467'
  Mapping 'qr_decode_DW01_add_468'
  Mapping 'qr_decode_DW01_add_469'
  Mapping 'qr_decode_DW01_add_470'
  Mapping 'qr_decode_DW01_add_471'
  Mapping 'qr_decode_DW01_add_472'
  Mapping 'qr_decode_DW01_add_473'
  Mapping 'qr_decode_DW01_add_474'
  Mapping 'qr_decode_DW01_add_475'
  Mapping 'qr_decode_DW01_add_476'
  Mapping 'qr_decode_DW01_add_477'
  Mapping 'qr_decode_DW01_add_478'
  Mapping 'qr_decode_DW01_add_479'
  Mapping 'qr_decode_DW01_add_480'
  Mapping 'qr_decode_DW01_add_481'
  Mapping 'qr_decode_DW01_add_482'
  Mapping 'qr_decode_DW01_add_483'
  Mapping 'qr_decode_DW01_add_484'
  Mapping 'qr_decode_DW01_add_485'
  Mapping 'qr_decode_DW01_add_486'
  Mapping 'qr_decode_DW01_add_487'
  Mapping 'qr_decode_DW01_add_488'
  Mapping 'qr_decode_DW01_add_489'
  Mapping 'qr_decode_DW01_add_490'
  Mapping 'qr_decode_DW01_add_491'
  Mapping 'qr_decode_DW01_add_492'
  Mapping 'qr_decode_DW01_add_493'
  Mapping 'qr_decode_DW01_add_494'
  Mapping 'qr_decode_DW01_add_495'
  Mapping 'qr_decode_DW01_add_496'
  Mapping 'qr_decode_DW01_add_497'
  Mapping 'qr_decode_DW_div_uns_59'

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:05:25  169597.4      0.43       5.2    3362.3                           2056505472.0000
    0:05:30  169272.9      0.40       5.2    4871.7                           2051900032.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Selecting critical implementations
  Mapping 'qr_decode_DW01_add_498'
  Mapping 'qr_decode_DW01_add_499'
  Mapping 'qr_decode_DP_OP_7764J1_146_7760_0'
  Mapping 'qr_decode_DW01_add_500'
  Mapping 'qr_decode_DW01_add_501'
  Mapping 'qr_decode_DW01_add_502'
  Mapping 'qr_decode_DW01_add_503'
  Mapping 'qr_decode_DP_OP_7776J1_170_2566_0'
  Mapping 'qr_decode_DW01_add_504'
  Mapping 'qr_decode_DW01_add_505'
  Mapping 'qr_decode_DW01_add_506'
  Mapping 'qr_decode_DW01_add_507'
  Mapping 'qr_decode_DW01_add_508'
  Mapping 'qr_decode_DW01_add_509'
  Mapping 'qr_decode_DW01_add_510'
  Mapping 'qr_decode_DP_OP_7764J1_146_7760_1'

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%

  Beginning Delay Optimization
  ----------------------------
    0:06:08  168294.4      0.03       0.0    4676.9                           2166799616.0000
    0:06:08  168288.1      0.00       0.0    4676.9                           2166183424.0000
    0:06:08  168288.1      0.00       0.0    4676.9                           2166183424.0000
    0:06:08  168288.1      0.00       0.0    4676.9                           2166183424.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%
    0:06:16  166738.5      0.00       0.0    4609.0                           2127934720.0000
    0:06:20  166655.7      0.00       0.0    4579.4                           2126947840.0000

  Beginning WLM Backend Optimization
  --------------------------------------
    0:06:36  166603.8      0.00       0.0    4758.9                           2094487296.0000
    0:06:40  166072.9      0.00       0.0    4702.1                           2047081344.0000
    0:06:43  165252.6      0.00       0.0    4614.1                           2019326080.0000
    0:06:47  164526.5      0.00       0.0    4252.2                           1994742144.0000
    0:06:48  164390.8      0.00       0.0    4243.0                           1990213888.0000
    0:06:48  164390.8      0.00       0.0    4243.0                           1990213888.0000
    0:06:48  164390.8      0.00       0.0    4243.0                           1990213888.0000
    0:07:02  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:03  162597.3      0.00       0.0    4122.5                           1716517760.0000
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:07:14  164459.1      0.00       0.0     233.5 U5/num[0]                 1774679808.0000
    0:07:16  164664.5      0.00       0.0     168.7 net658099                 1776423168.0000
    0:07:18  164775.3      0.00       0.0     122.0                           1776056960.0000
    0:07:18  164775.3      0.00       0.0     122.0                           1776056960.0000

Threshold voltage group cell usage:
>> saed32cell_hvt 100.00%


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:18  164775.3      0.00       0.0     122.0                           1776056960.0000
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
    0:07:35  162937.6      0.00       0.0      48.4                           1724222080.0000
    0:07:35  162937.6      0.00       0.0      48.4                           1724222080.0000
    0:07:35  162937.6      0.00       0.0      48.4                           1724222080.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:40  162948.2      0.00       0.0      48.4                           1725864960.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:07:44  162948.2      0.00       0.0      48.4                           1725864960.0000
    0:07:49  162916.5      0.00       0.0      48.5                           1726712832.0000
    0:07:49  162916.5      0.00       0.0      48.5                           1726712832.0000
    0:07:50  162916.5      0.00       0.0      48.5                           1726712832.0000
    0:07:54  162914.2      0.00       0.0      48.5                           1726695168.0000
    0:07:56  162907.6      0.00       0.0      48.5                           1726631296.0000
    0:08:00  162926.9      0.00       0.0      45.2 eq4_sigma3_num[5]         1723428608.0000
    0:08:03  163362.5      0.00       0.0       5.3 U10/num[2]                1728163328.0000
    0:08:06  163459.6      0.00       0.0       0.6 net731028                 1729313536.0000
    0:08:07  163497.4      0.00       0.0       0.0                           1729734656.0000
    0:08:07  163497.4      0.00       0.0       0.0                           1729734656.0000
    0:08:07  163497.4      0.00       0.0       0.0                           1729734656.0000
    0:08:07  163497.4      0.00       0.0       0.0                           1729734656.0000
    0:08:07  163497.4      0.00       0.0       0.0                           1729734656.0000
    0:08:07  163497.4      0.00       0.0       0.0                           1729734656.0000
    0:08:09  163473.3      0.00       0.0      37.4                           1727025408.0000
Loading db file '/usr/cadtool/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'qr_decode' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'n9280': 1826 load(s), 1 driver(s)
     Net 'clk_gate_first_c_reg/net348962': 1179 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
#compile_ultra -incremental -exact_map -no_autoungroup -no_seq_output_inversion -no_boundary_optimization
# remove dummy ports
remove_unconnected_ports [get_cells -hierarchical *]
1
remove_unconnected_ports [get_cells -hierarchical *] -blast_buses
Removing port 'pw[1]' from design 'pw2num_mydesign_31'
Removing port 'pw[0]' from design 'pw2num_mydesign_31'
Removing port 'pw[1]' from design 'pw2num_mydesign_32'
Removing port 'pw[0]' from design 'pw2num_mydesign_32'
Removing port 'pw[1]' from design 'pw2num_mydesign_33'
Removing port 'pw[0]' from design 'pw2num_mydesign_33'
Removing port 'pw[7]' from design 'pw2num_mydesign_39'
Removing port 'pw[0]' from design 'pw2num_mydesign_39'
Removing port 'pw[7]' from design 'pw2num_mydesign_40'
Removing port 'pw[0]' from design 'pw2num_mydesign_40'
Removing port 'pw[7]' from design 'pw2num_mydesign_41'
Removing port 'pw[0]' from design 'pw2num_mydesign_41'
Removing port 'pw[7]' from design 'pw2num_mydesign_43'
Removing port 'pw[6]' from design 'pw2num_mydesign_43'
Removing port 'pw[7]' from design 'pw2num_mydesign_44'
Removing port 'pw[6]' from design 'pw2num_mydesign_44'
Removing port 'pw[7]' from design 'pw2num_mydesign_45'
Removing port 'pw[6]' from design 'pw2num_mydesign_45'
Removing port 'pw[1]' from design 'pw2num_mydesign_46'
Removing port 'pw[0]' from design 'pw2num_mydesign_46'
1
1
source -echo -verbose 3_report.tcl
###-----------------------------Naming Rules----------------------------
set bus_inference_style {%s[%d]}
%s[%d]
set bus_naming_style {%s[%d]}
%s[%d]
set hdlout_internal_busses true
true
change_names -rules verilog -hierarchy
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _} -max_length 255 -type cell
1
define_name_rules name_rule -allowed {a-z A-Z 0-9 _[]} -max_length 255 -type net
1
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
1
define_name_rules name_rule -case_insensitive
1
change_names -hierarchy -rules name_rule
1
###--------------------------Netlist-related------------------------------------
write -format ddc     -hierarchy -output ./netlist/${TOPLEVEL}_syn.ddc
Writing ddc file './netlist/qr_decode_syn.ddc'.
1
write -format verilog -hierarchy -output ./netlist/${TOPLEVEL}_syn.v
Writing verilog file '/home/u107/u107061218/107061218/ICLAB/HW4/syn/netlist/qr_decode_syn.v'.
1
write_sdf -version 1.0  -context verilog ./netlist/${TOPLEVEL}_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/u107/u107061218/107061218/ICLAB/HW4/syn/netlist/qr_decode_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design 'qr_decode' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
1
write_sdc ./netlist/${TOPLEVEL}_syn.sdc
1
write_saif -output ./netlist/${TOPLEVEL}_syn.saif 
Information: Writing backward SAIF information to file './netlist/qr_decode_syn.saif'. (PWR-458)
1
###---------------------------Syntheis result reports----------------------------
# ===== Timing report =====
report_timing -delay min -max_paths 4 > ./report/report_hold_${TOPLEVEL}.out
report_timing -delay max -max_paths 4 > ./report/report_setup_${TOPLEVEL}.out
report_timing -path full -delay max -max_paths 1 -nworst 1 -significant_digits 4 > ./report/report_time_${TOPLEVEL}.out
# ===== Area report =====
report_area -hier  > ./report/report_area_${TOPLEVEL}.out
# ===== Power report =====
report_power -hier > ./report/report_power_${TOPLEVEL}.out
# ===== violations =====
report_constraint -all_violators > ./report/report_violation_${TOPLEVEL}.out
exit

Memory usage for this session 1340 Mbytes.
Memory usage for this session including child processes 1340 Mbytes.
CPU usage for this session 569 seconds ( 0.16 hours ).
Elapsed time for this session 597 seconds ( 0.17 hours ).

Thank you...
