

================================================================
== Vivado HLS Report for 'split_ip_Mat2AXIvideo'
================================================================
* Date:           Tue Jan 07 22:24:17 2020

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sobelx_or_y
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.38|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2077921|  2077921|  2077921|  2077921|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height  |  2077920|  2077920|      1924|          -|          -|  1080|    no    |
        | + loop_width  |     1921|     1921|         3|          1|          1|  1920|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     44|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     28|
|Register         |        -|      -|      85|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      85|     72|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_170_p2                     |     +    |      0|  0|  11|          11|           1|
    |j_V_fu_182_p2                     |     +    |      0|  0|  11|          11|           1|
    |AXI_video_strm_V_data_V_1_ack_in  |    and   |      0|  0|   1|           1|           1|
    |AXI_video_strm_V_dest_V_1_sRdy    |    and   |      0|  0|   1|           1|           1|
    |AXI_video_strm_V_id_V_1_sRdy      |    and   |      0|  0|   1|           1|           1|
    |AXI_video_strm_V_keep_V_1_sRdy    |    and   |      0|  0|   1|           1|           1|
    |AXI_video_strm_V_last_V_1_sRdy    |    and   |      0|  0|   1|           1|           1|
    |AXI_video_strm_V_strb_V_1_sRdy    |    and   |      0|  0|   1|           1|           1|
    |AXI_video_strm_V_user_V_1_sRdy    |    and   |      0|  0|   1|           1|           1|
    |axi_last_V_fu_188_p2              |   icmp   |      0|  0|   4|          11|           9|
    |exitcond7_fu_164_p2               |   icmp   |      0|  0|   4|          11|          11|
    |exitcond8_fu_176_p2               |   icmp   |      0|  0|   4|          11|           9|
    |ap_sig_240                        |    or    |      0|  0|   1|           1|           1|
    |ap_sig_256                        |    or    |      0|  0|   1|           1|           1|
    |ap_sig_292                        |    or    |      0|  0|   1|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  44|          65|          41|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   1|          5|    1|          5|
    |ap_reg_ppiten_pp0_it2      |   1|          2|    1|          2|
    |img_data_stream_0_V_blk_n  |   1|          2|    1|          2|
    |img_data_stream_1_V_blk_n  |   1|          2|    1|          2|
    |img_data_stream_2_V_blk_n  |   1|          2|    1|          2|
    |out_data_TDATA_blk_n       |   1|          2|    1|          2|
    |p_3_reg_148                |  11|          2|   11|         22|
    |p_s_reg_137                |  11|          2|   11|         22|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  28|         19|   28|         59|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |AXI_video_strm_V_data_V_1_areset_d        |   1|   0|    1|          0|
    |AXI_video_strm_V_data_V_1_data_reg        |  24|   0|   24|          0|
    |AXI_video_strm_V_data_V_1_mVld            |   1|   0|    1|          0|
    |AXI_video_strm_V_dest_V_1_areset_d        |   1|   0|    1|          0|
    |AXI_video_strm_V_dest_V_1_mVld            |   1|   0|    1|          0|
    |AXI_video_strm_V_id_V_1_areset_d          |   1|   0|    1|          0|
    |AXI_video_strm_V_id_V_1_mVld              |   1|   0|    1|          0|
    |AXI_video_strm_V_keep_V_1_areset_d        |   1|   0|    1|          0|
    |AXI_video_strm_V_keep_V_1_mVld            |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_areset_d        |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_data_reg        |   1|   0|    1|          0|
    |AXI_video_strm_V_last_V_1_mVld            |   1|   0|    1|          0|
    |AXI_video_strm_V_strb_V_1_areset_d        |   1|   0|    1|          0|
    |AXI_video_strm_V_strb_V_1_mVld            |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_areset_d        |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_data_reg        |   1|   0|    1|          0|
    |AXI_video_strm_V_user_V_1_mVld            |   1|   0|    1|          0|
    |ap_CS_fsm                                 |   4|   0|    4|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                     |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond8_reg_230_pp0_iter1  |   1|   0|    1|          0|
    |axi_last_V_reg_239                        |   1|   0|    1|          0|
    |exitcond8_reg_230                         |   1|   0|    1|          0|
    |i_V_reg_225                               |  11|   0|   11|          0|
    |p_3_reg_148                               |  11|   0|   11|          0|
    |p_s_reg_137                               |  11|   0|   11|          0|
    |tmp_user_V_fu_86                          |   1|   0|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  85|   0|   85|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-----------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |  split_ip_Mat2AXIvideo  | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |  split_ip_Mat2AXIvideo  | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |  split_ip_Mat2AXIvideo  | return value |
|ap_done                      | out |    1| ap_ctrl_hs |  split_ip_Mat2AXIvideo  | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |  split_ip_Mat2AXIvideo  | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |  split_ip_Mat2AXIvideo  | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |  split_ip_Mat2AXIvideo  | return value |
|img_data_stream_0_V_dout     |  in |    8|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_empty_n  |  in |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_0_V_read     | out |    1|   ap_fifo  |   img_data_stream_0_V   |    pointer   |
|img_data_stream_1_V_dout     |  in |    8|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_empty_n  |  in |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_1_V_read     | out |    1|   ap_fifo  |   img_data_stream_1_V   |    pointer   |
|img_data_stream_2_V_dout     |  in |    8|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_empty_n  |  in |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|img_data_stream_2_V_read     | out |    1|   ap_fifo  |   img_data_stream_2_V   |    pointer   |
|out_data_TDATA               | out |   24|    axis    | AXI_video_strm_V_data_V |    pointer   |
|out_data_TVALID              | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|out_data_TREADY              |  in |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|out_data_TDEST               | out |    1|    axis    | AXI_video_strm_V_dest_V |    pointer   |
|out_data_TKEEP               | out |    3|    axis    | AXI_video_strm_V_keep_V |    pointer   |
|out_data_TSTRB               | out |    3|    axis    | AXI_video_strm_V_strb_V |    pointer   |
|out_data_TUSER               | out |    1|    axis    | AXI_video_strm_V_user_V |    pointer   |
|out_data_TLAST               | out |    1|    axis    | AXI_video_strm_V_last_V |    pointer   |
|out_data_TID                 | out |    1|    axis    |  AXI_video_strm_V_id_V  |    pointer   |
+-----------------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond7)
3 --> 
	6  / (exitcond8)
	4  / (!exitcond8)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: tmp_user_V [1/1] 0.00ns
._crit_edge:0  %tmp_user_V = alloca i1

ST_1: stg_8 [1/1] 0.00ns
._crit_edge:1  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_9 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_10 [1/1] 0.00ns
._crit_edge:3  call void (...)* @_ssdm_op_SpecInterface(i8* %img_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_11 [1/1] 0.00ns
._crit_edge:4  call void (...)* @_ssdm_op_SpecInterface(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, [5 x i8]* @p_str1811, i32 1, i32 1, i32 0, i32 0, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, [1 x i8]* @p_str1809, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1809) nounwind

ST_1: stg_12 [1/1] 1.57ns
._crit_edge:5  store i1 true, i1* %tmp_user_V

ST_1: stg_13 [1/1] 1.57ns
._crit_edge:6  br label %0


 <State 2>: 3.48ns
ST_2: p_s [1/1] 0.00ns
:0  %p_s = phi i11 [ 0, %._crit_edge ], [ %i_V, %3 ]

ST_2: exitcond7 [1/1] 2.11ns
:1  %exitcond7 = icmp eq i11 %p_s, -968

ST_2: stg_16 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1080, i64 1080, i64 1080)

ST_2: i_V [1/1] 1.84ns
:3  %i_V = add i11 %p_s, 1

ST_2: stg_18 [1/1] 0.00ns
:4  br i1 %exitcond7, label %4, label %1

ST_2: stg_19 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1819) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1819)

ST_2: stg_21 [1/1] 1.57ns
:2  br label %2

ST_2: stg_22 [1/1] 0.00ns
:0  ret void


 <State 3>: 3.48ns
ST_3: p_3 [1/1] 0.00ns
:0  %p_3 = phi i11 [ 0, %1 ], [ %j_V, %"operator>>.exit" ]

ST_3: exitcond8 [1/1] 2.11ns
:1  %exitcond8 = icmp eq i11 %p_3, -128

ST_3: stg_25 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1920, i64 1920, i64 1920)

ST_3: j_V [1/1] 1.84ns
:3  %j_V = add i11 %p_3, 1

ST_3: stg_27 [1/1] 0.00ns
:4  br i1 %exitcond8, label %3, label %"operator>>.exit"

ST_3: axi_last_V [1/1] 2.11ns
operator>>.exit:4  %axi_last_V = icmp eq i11 %p_3, -129


 <State 4>: 4.38ns
ST_4: tmp_user_V_load [1/1] 0.00ns
operator>>.exit:0  %tmp_user_V_load = load i1* %tmp_user_V

ST_4: tmp_3 [1/1] 0.00ns
operator>>.exit:5  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1855)

ST_4: stg_31 [1/1] 0.00ns
operator>>.exit:6  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1809) nounwind

ST_4: tmp_13 [1/1] 4.38ns
operator>>.exit:7  %tmp_13 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_0_V)

ST_4: tmp_14 [1/1] 4.38ns
operator>>.exit:8  %tmp_14 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_1_V)

ST_4: tmp_12 [1/1] 4.38ns
operator>>.exit:9  %tmp_12 = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %img_data_stream_2_V)

ST_4: empty [1/1] 0.00ns
operator>>.exit:10  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1855, i32 %tmp_3)

ST_4: tmp_data_V [1/1] 0.00ns
operator>>.exit:11  %tmp_data_V = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %tmp_12, i8 %tmp_14, i8 %tmp_13)

ST_4: stg_37 [2/2] 0.00ns
operator>>.exit:12  call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i24 %tmp_data_V, i3 -1, i3 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)

ST_4: stg_38 [1/1] 1.57ns
operator>>.exit:14  store i1 false, i1* %tmp_user_V


 <State 5>: 0.00ns
ST_5: stg_39 [1/1] 0.00ns
operator>>.exit:1  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str1820) nounwind

ST_5: tmp_2 [1/1] 0.00ns
operator>>.exit:2  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str1820)

ST_5: stg_41 [1/1] 0.00ns
operator>>.exit:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1809) nounwind

ST_5: stg_42 [1/2] 0.00ns
operator>>.exit:12  call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %AXI_video_strm_V_data_V, i3* %AXI_video_strm_V_keep_V, i3* %AXI_video_strm_V_strb_V, i1* %AXI_video_strm_V_user_V, i1* %AXI_video_strm_V_last_V, i1* %AXI_video_strm_V_id_V, i1* %AXI_video_strm_V_dest_V, i24 %tmp_data_V, i3 -1, i3 undef, i1 %tmp_user_V_load, i1 %axi_last_V, i1 undef, i1 undef)

ST_5: empty_44 [1/1] 0.00ns
operator>>.exit:13  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str1820, i32 %tmp_2)

ST_5: stg_44 [1/1] 0.00ns
operator>>.exit:15  br label %2


 <State 6>: 0.00ns
ST_6: empty_45 [1/1] 0.00ns
:0  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1819, i32 %tmp)

ST_6: stg_46 [1/1] 0.00ns
:1  br label %0



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_user_V      (alloca           ) [ 0111111]
stg_8           (specinterface    ) [ 0000000]
stg_9           (specinterface    ) [ 0000000]
stg_10          (specinterface    ) [ 0000000]
stg_11          (specinterface    ) [ 0000000]
stg_12          (store            ) [ 0000000]
stg_13          (br               ) [ 0111111]
p_s             (phi              ) [ 0010000]
exitcond7       (icmp             ) [ 0011111]
stg_16          (speclooptripcount) [ 0000000]
i_V             (add              ) [ 0111111]
stg_18          (br               ) [ 0000000]
stg_19          (specloopname     ) [ 0000000]
tmp             (specregionbegin  ) [ 0001111]
stg_21          (br               ) [ 0011111]
stg_22          (ret              ) [ 0000000]
p_3             (phi              ) [ 0001000]
exitcond8       (icmp             ) [ 0011111]
stg_25          (speclooptripcount) [ 0000000]
j_V             (add              ) [ 0011111]
stg_27          (br               ) [ 0000000]
axi_last_V      (icmp             ) [ 0001110]
tmp_user_V_load (load             ) [ 0001010]
tmp_3           (specregionbegin  ) [ 0000000]
stg_31          (specprotocol     ) [ 0000000]
tmp_13          (read             ) [ 0000000]
tmp_14          (read             ) [ 0000000]
tmp_12          (read             ) [ 0000000]
empty           (specregionend    ) [ 0000000]
tmp_data_V      (bitconcatenate   ) [ 0001010]
stg_38          (store            ) [ 0000000]
stg_39          (specloopname     ) [ 0000000]
tmp_2           (specregionbegin  ) [ 0000000]
stg_41          (specpipeline     ) [ 0000000]
stg_42          (write            ) [ 0000000]
empty_44        (specregionend    ) [ 0000000]
stg_44          (br               ) [ 0011111]
empty_45        (specregionend    ) [ 0000000]
stg_46          (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="img_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="img_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1811"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1809"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1819"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1855"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1820"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_user_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_user_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_13_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="8" slack="0"/>
<pin id="92" dir="0" index="1" bw="8" slack="0"/>
<pin id="93" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_14_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_14/4 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_12_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="24" slack="0"/>
<pin id="111" dir="0" index="2" bw="3" slack="0"/>
<pin id="112" dir="0" index="3" bw="3" slack="0"/>
<pin id="113" dir="0" index="4" bw="1" slack="0"/>
<pin id="114" dir="0" index="5" bw="1" slack="0"/>
<pin id="115" dir="0" index="6" bw="1" slack="0"/>
<pin id="116" dir="0" index="7" bw="1" slack="0"/>
<pin id="117" dir="0" index="8" bw="24" slack="0"/>
<pin id="118" dir="0" index="9" bw="1" slack="0"/>
<pin id="119" dir="0" index="10" bw="1" slack="0"/>
<pin id="120" dir="0" index="11" bw="1" slack="0"/>
<pin id="121" dir="0" index="12" bw="1" slack="1"/>
<pin id="122" dir="0" index="13" bw="1" slack="0"/>
<pin id="123" dir="0" index="14" bw="1" slack="0"/>
<pin id="124" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_37/4 "/>
</bind>
</comp>

<comp id="137" class="1005" name="p_s_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="11" slack="1"/>
<pin id="139" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="141" class="1004" name="p_s_phi_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="1"/>
<pin id="143" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="11" slack="0"/>
<pin id="145" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="148" class="1005" name="p_3_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="1"/>
<pin id="150" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_3 (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_3_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="11" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_3/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="stg_12_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_12/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="exitcond7_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="11" slack="0"/>
<pin id="166" dir="0" index="1" bw="11" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_V_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="exitcond8_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="11" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="j_V_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="axi_last_V_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="0"/>
<pin id="190" dir="0" index="1" bw="11" slack="0"/>
<pin id="191" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last_V/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_user_V_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="3"/>
<pin id="196" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_user_V_load/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_data_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="24" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="0" index="2" bw="8" slack="0"/>
<pin id="202" dir="0" index="3" bw="8" slack="0"/>
<pin id="203" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_V/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="stg_38_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="3"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_38/4 "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_user_V_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="221" class="1005" name="exitcond7_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond7 "/>
</bind>
</comp>

<comp id="225" class="1005" name="i_V_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="230" class="1005" name="exitcond8_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond8 "/>
</bind>
</comp>

<comp id="234" class="1005" name="j_V_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="239" class="1005" name="axi_last_V_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_user_V_load_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V_load "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_data_V_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="24" slack="1"/>
<pin id="251" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="66" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="66" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="125"><net_src comp="72" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="108" pin=3"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="108" pin=4"/></net>

<net id="130"><net_src comp="14" pin="0"/><net_sink comp="108" pin=5"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="108" pin=6"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="108" pin=7"/></net>

<net id="133"><net_src comp="74" pin="0"/><net_sink comp="108" pin=9"/></net>

<net id="134"><net_src comp="76" pin="0"/><net_sink comp="108" pin=10"/></net>

<net id="135"><net_src comp="78" pin="0"/><net_sink comp="108" pin=13"/></net>

<net id="136"><net_src comp="78" pin="0"/><net_sink comp="108" pin=14"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="147"><net_src comp="137" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="163"><net_src comp="38" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="141" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="141" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="152" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="152" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="48" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="152" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="60" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="197"><net_src comp="194" pin="1"/><net_sink comp="108" pin=11"/></net>

<net id="204"><net_src comp="70" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="102" pin="2"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="96" pin="2"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="90" pin="2"/><net_sink comp="198" pin=3"/></net>

<net id="208"><net_src comp="198" pin="4"/><net_sink comp="108" pin=8"/></net>

<net id="213"><net_src comp="80" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="86" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="214" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="219"><net_src comp="214" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="220"><net_src comp="214" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="224"><net_src comp="164" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="170" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="233"><net_src comp="176" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="182" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="242"><net_src comp="188" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="108" pin=12"/></net>

<net id="247"><net_src comp="194" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="108" pin=11"/></net>

<net id="252"><net_src comp="198" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="108" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: AXI_video_strm_V_data_V | {5 }
	Port: AXI_video_strm_V_keep_V | {5 }
	Port: AXI_video_strm_V_strb_V | {5 }
	Port: AXI_video_strm_V_user_V | {5 }
	Port: AXI_video_strm_V_last_V | {5 }
	Port: AXI_video_strm_V_id_V | {5 }
	Port: AXI_video_strm_V_dest_V | {5 }
 - Input state : 
	Port: split_ip_Mat2AXIvideo : img_data_stream_0_V | {4 }
	Port: split_ip_Mat2AXIvideo : img_data_stream_1_V | {4 }
	Port: split_ip_Mat2AXIvideo : img_data_stream_2_V | {4 }
	Port: split_ip_Mat2AXIvideo : AXI_video_strm_V_data_V | {}
	Port: split_ip_Mat2AXIvideo : AXI_video_strm_V_keep_V | {}
	Port: split_ip_Mat2AXIvideo : AXI_video_strm_V_strb_V | {}
	Port: split_ip_Mat2AXIvideo : AXI_video_strm_V_user_V | {}
	Port: split_ip_Mat2AXIvideo : AXI_video_strm_V_last_V | {}
	Port: split_ip_Mat2AXIvideo : AXI_video_strm_V_id_V | {}
	Port: split_ip_Mat2AXIvideo : AXI_video_strm_V_dest_V | {}
  - Chain level:
	State 1
		stg_12 : 1
	State 2
		exitcond7 : 1
		i_V : 1
		stg_18 : 2
	State 3
		exitcond8 : 1
		j_V : 1
		stg_27 : 2
		axi_last_V : 1
	State 4
		empty : 1
		stg_37 : 1
	State 5
		empty_44 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |     i_V_fu_170     |    0    |    11   |
|          |     j_V_fu_182     |    0    |    11   |
|----------|--------------------|---------|---------|
|          |  exitcond7_fu_164  |    0    |    4    |
|   icmp   |  exitcond8_fu_176  |    0    |    4    |
|          |  axi_last_V_fu_188 |    0    |    4    |
|----------|--------------------|---------|---------|
|          |  tmp_13_read_fu_90 |    0    |    0    |
|   read   |  tmp_14_read_fu_96 |    0    |    0    |
|          | tmp_12_read_fu_102 |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |  grp_write_fu_108  |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|  tmp_data_V_fu_198 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    34   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   axi_last_V_reg_239  |    1   |
|   exitcond7_reg_221   |    1   |
|   exitcond8_reg_230   |    1   |
|      i_V_reg_225      |   11   |
|      j_V_reg_234      |   11   |
|      p_3_reg_148      |   11   |
|      p_s_reg_137      |   11   |
|   tmp_data_V_reg_249  |   24   |
|tmp_user_V_load_reg_244|    1   |
|   tmp_user_V_reg_214  |    1   |
+-----------------------+--------+
|         Total         |   73   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_108 |  p8  |   2  |  24  |   48   ||    24   |
| grp_write_fu_108 |  p11 |   2  |   1  |    2   ||    1    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   50   ||  3.142  ||    25   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   34   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   25   |
|  Register |    -   |   73   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   73   |   59   |
+-----------+--------+--------+--------+
