

================================================================
== Vitis HLS Report for 'fft_Pipeline_DFTpts'
================================================================
* Date:           Fri Oct 21 22:25:55 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_hardware
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      273|      273|  2.730 us|  2.730 us|  273|  273|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFTpts  |      271|      271|        17|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i6"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_5 = load i11 %i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:134]   --->   Operation 23 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_5, i32 10" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:134]   --->   Operation 25 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %tmp, void %for.inc.i6.split, void %_Z15fft_stage_firstPfS_S_S_.exit.exitStub" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:134]   --->   Operation 27 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %i_5, i32 2, i32 9" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 28 'partselect' 'lshr_ln2' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln137 = zext i8 %lshr_ln2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 29 'zext' 'zext_ln137' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%Stage0_R_1_addr = getelementptr i32 %Stage0_R_1, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 30 'getelementptr' 'Stage0_R_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%Stage0_R_1_load = load i8 %Stage0_R_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 31 'load' 'Stage0_R_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%Stage0_I_1_addr = getelementptr i32 %Stage0_I_1, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 32 'getelementptr' 'Stage0_I_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (3.25ns)   --->   "%Stage0_I_1_load = load i8 %Stage0_I_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 33 'load' 'Stage0_I_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%Stage0_R_3_addr = getelementptr i32 %Stage0_R_3, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 34 'getelementptr' 'Stage0_R_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (3.25ns)   --->   "%Stage0_R_3_load = load i8 %Stage0_R_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 35 'load' 'Stage0_R_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%Stage0_I_3_addr = getelementptr i32 %Stage0_I_3, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 36 'getelementptr' 'Stage0_I_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%Stage0_I_3_load = load i8 %Stage0_I_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 37 'load' 'Stage0_I_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 38 [1/1] (1.63ns)   --->   "%add_ln134 = add i11 %i_5, i11 4" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:134]   --->   Operation 38 'add' 'add_ln134' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln134 = store i11 %add_ln134, i11 %i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:134]   --->   Operation 39 'store' 'store_ln134' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 40 [1/2] (3.25ns)   --->   "%Stage0_R_1_load = load i8 %Stage0_R_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 40 'load' 'Stage0_R_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 41 [1/2] (3.25ns)   --->   "%Stage0_I_1_load = load i8 %Stage0_I_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 41 'load' 'Stage0_I_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%Stage0_R_3_load = load i8 %Stage0_R_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 42 'load' 'Stage0_R_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 43 [1/2] (3.25ns)   --->   "%Stage0_I_3_load = load i8 %Stage0_I_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 43 'load' 'Stage0_I_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 44 [4/4] (5.70ns)   --->   "%mul3_i = fmul i32 %Stage0_I_1_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 44 'fmul' 'mul3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [4/4] (5.70ns)   --->   "%mul9_i = fmul i32 %Stage0_R_1_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 45 'fmul' 'mul9_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [4/4] (5.70ns)   --->   "%mul3_1_i = fmul i32 %Stage0_I_3_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 46 'fmul' 'mul3_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [4/4] (5.70ns)   --->   "%mul9_1_i = fmul i32 %Stage0_R_3_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 47 'fmul' 'mul9_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 48 [3/4] (5.70ns)   --->   "%mul3_i = fmul i32 %Stage0_I_1_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 48 'fmul' 'mul3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [3/4] (5.70ns)   --->   "%mul9_i = fmul i32 %Stage0_R_1_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 49 'fmul' 'mul9_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [3/4] (5.70ns)   --->   "%mul3_1_i = fmul i32 %Stage0_I_3_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 50 'fmul' 'mul3_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [3/4] (5.70ns)   --->   "%mul9_1_i = fmul i32 %Stage0_R_3_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 51 'fmul' 'mul9_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 52 [2/4] (5.70ns)   --->   "%mul3_i = fmul i32 %Stage0_I_1_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 52 'fmul' 'mul3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [2/4] (5.70ns)   --->   "%mul9_i = fmul i32 %Stage0_R_1_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 53 'fmul' 'mul9_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [2/4] (5.70ns)   --->   "%mul3_1_i = fmul i32 %Stage0_I_3_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 54 'fmul' 'mul3_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [2/4] (5.70ns)   --->   "%mul9_1_i = fmul i32 %Stage0_R_3_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 55 'fmul' 'mul9_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 56 [1/4] (5.70ns)   --->   "%mul3_i = fmul i32 %Stage0_I_1_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 56 'fmul' 'mul3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/4] (5.70ns)   --->   "%mul9_i = fmul i32 %Stage0_R_1_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 57 'fmul' 'mul9_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/4] (5.70ns)   --->   "%mul3_1_i = fmul i32 %Stage0_I_3_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 58 'fmul' 'mul3_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/4] (5.70ns)   --->   "%mul9_1_i = fmul i32 %Stage0_R_3_load, i32 -0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 59 'fmul' 'mul9_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 60 [5/5] (7.25ns)   --->   "%temp_R = fsub i32 %Stage0_R_1_load, i32 %mul3_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 60 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [5/5] (7.25ns)   --->   "%temp_I = fadd i32 %Stage0_I_1_load, i32 %mul9_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 61 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [5/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %Stage0_R_3_load, i32 %mul3_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 62 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [5/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %Stage0_I_3_load, i32 %mul9_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 63 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 64 [4/5] (7.25ns)   --->   "%temp_R = fsub i32 %Stage0_R_1_load, i32 %mul3_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 64 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [4/5] (7.25ns)   --->   "%temp_I = fadd i32 %Stage0_I_1_load, i32 %mul9_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 65 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 66 [4/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %Stage0_R_3_load, i32 %mul3_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 66 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [4/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %Stage0_I_3_load, i32 %mul9_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 67 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 68 [3/5] (7.25ns)   --->   "%temp_R = fsub i32 %Stage0_R_1_load, i32 %mul3_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 68 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [3/5] (7.25ns)   --->   "%temp_I = fadd i32 %Stage0_I_1_load, i32 %mul9_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 69 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [3/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %Stage0_R_3_load, i32 %mul3_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 70 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [3/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %Stage0_I_3_load, i32 %mul9_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 71 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 72 [2/5] (7.25ns)   --->   "%temp_R = fsub i32 %Stage0_R_1_load, i32 %mul3_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 72 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [2/5] (7.25ns)   --->   "%temp_I = fadd i32 %Stage0_I_1_load, i32 %mul9_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 73 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%Stage0_R_addr = getelementptr i32 %Stage0_R, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 74 'getelementptr' 'Stage0_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [2/2] (3.25ns)   --->   "%Stage0_R_load = load i8 %Stage0_R_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 75 'load' 'Stage0_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 76 [1/1] (0.00ns)   --->   "%Stage0_I_addr = getelementptr i32 %Stage0_I, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 76 'getelementptr' 'Stage0_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 77 [2/2] (3.25ns)   --->   "%Stage0_I_load = load i8 %Stage0_I_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 77 'load' 'Stage0_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 78 [2/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %Stage0_R_3_load, i32 %mul3_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 78 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 79 [2/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %Stage0_I_3_load, i32 %mul9_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 79 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%Stage0_R_2_addr = getelementptr i32 %Stage0_R_2, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 80 'getelementptr' 'Stage0_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [2/2] (3.25ns)   --->   "%Stage0_R_2_load = load i8 %Stage0_R_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 81 'load' 'Stage0_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 82 [1/1] (0.00ns)   --->   "%Stage0_I_2_addr = getelementptr i32 %Stage0_I_2, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 82 'getelementptr' 'Stage0_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 83 [2/2] (3.25ns)   --->   "%Stage0_I_2_load = load i8 %Stage0_I_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 83 'load' 'Stage0_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 84 [1/5] (7.25ns)   --->   "%temp_R = fsub i32 %Stage0_R_1_load, i32 %mul3_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 84 'fsub' 'temp_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 85 [1/5] (7.25ns)   --->   "%temp_I = fadd i32 %Stage0_I_1_load, i32 %mul9_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 85 'fadd' 'temp_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 86 [1/2] (3.25ns)   --->   "%Stage0_R_load = load i8 %Stage0_R_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 86 'load' 'Stage0_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 87 [1/2] (3.25ns)   --->   "%Stage0_I_load = load i8 %Stage0_I_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 87 'load' 'Stage0_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 88 [1/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %Stage0_R_3_load, i32 %mul3_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:137]   --->   Operation 88 'fsub' 'temp_R_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 89 [1/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %Stage0_I_3_load, i32 %mul9_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:138]   --->   Operation 89 'fadd' 'temp_I_1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 90 [1/2] (3.25ns)   --->   "%Stage0_R_2_load = load i8 %Stage0_R_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 90 'load' 'Stage0_R_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 91 [1/2] (3.25ns)   --->   "%Stage0_I_2_load = load i8 %Stage0_I_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 91 'load' 'Stage0_I_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 92 [5/5] (7.25ns)   --->   "%sub13_i = fsub i32 %Stage0_R_load, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 92 'fsub' 'sub13_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 93 [5/5] (7.25ns)   --->   "%sub18_i = fsub i32 %Stage0_I_load, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 93 'fsub' 'sub18_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 94 [5/5] (7.25ns)   --->   "%add23_i = fadd i32 %Stage0_R_load, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:142]   --->   Operation 94 'fadd' 'add23_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 95 [5/5] (7.25ns)   --->   "%add28_i = fadd i32 %Stage0_I_load, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:143]   --->   Operation 95 'fadd' 'add28_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 96 [5/5] (7.25ns)   --->   "%sub13_1_i = fsub i32 %Stage0_R_2_load, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 96 'fsub' 'sub13_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [5/5] (7.25ns)   --->   "%sub18_1_i = fsub i32 %Stage0_I_2_load, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 97 'fsub' 'sub18_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [5/5] (7.25ns)   --->   "%add23_1_i = fadd i32 %Stage0_R_2_load, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:142]   --->   Operation 98 'fadd' 'add23_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [5/5] (7.25ns)   --->   "%add28_1_i = fadd i32 %Stage0_I_2_load, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:143]   --->   Operation 99 'fadd' 'add28_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 100 [4/5] (7.25ns)   --->   "%sub13_i = fsub i32 %Stage0_R_load, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 100 'fsub' 'sub13_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [4/5] (7.25ns)   --->   "%sub18_i = fsub i32 %Stage0_I_load, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 101 'fsub' 'sub18_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [4/5] (7.25ns)   --->   "%add23_i = fadd i32 %Stage0_R_load, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:142]   --->   Operation 102 'fadd' 'add23_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [4/5] (7.25ns)   --->   "%add28_i = fadd i32 %Stage0_I_load, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:143]   --->   Operation 103 'fadd' 'add28_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 104 [4/5] (7.25ns)   --->   "%sub13_1_i = fsub i32 %Stage0_R_2_load, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 104 'fsub' 'sub13_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [4/5] (7.25ns)   --->   "%sub18_1_i = fsub i32 %Stage0_I_2_load, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 105 'fsub' 'sub18_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [4/5] (7.25ns)   --->   "%add23_1_i = fadd i32 %Stage0_R_2_load, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:142]   --->   Operation 106 'fadd' 'add23_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [4/5] (7.25ns)   --->   "%add28_1_i = fadd i32 %Stage0_I_2_load, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:143]   --->   Operation 107 'fadd' 'add28_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 108 [3/5] (7.25ns)   --->   "%sub13_i = fsub i32 %Stage0_R_load, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 108 'fsub' 'sub13_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [3/5] (7.25ns)   --->   "%sub18_i = fsub i32 %Stage0_I_load, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 109 'fsub' 'sub18_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 110 [3/5] (7.25ns)   --->   "%add23_i = fadd i32 %Stage0_R_load, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:142]   --->   Operation 110 'fadd' 'add23_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 111 [3/5] (7.25ns)   --->   "%add28_i = fadd i32 %Stage0_I_load, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:143]   --->   Operation 111 'fadd' 'add28_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [3/5] (7.25ns)   --->   "%sub13_1_i = fsub i32 %Stage0_R_2_load, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 112 'fsub' 'sub13_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [3/5] (7.25ns)   --->   "%sub18_1_i = fsub i32 %Stage0_I_2_load, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 113 'fsub' 'sub18_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [3/5] (7.25ns)   --->   "%add23_1_i = fadd i32 %Stage0_R_2_load, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:142]   --->   Operation 114 'fadd' 'add23_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [3/5] (7.25ns)   --->   "%add28_1_i = fadd i32 %Stage0_I_2_load, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:143]   --->   Operation 115 'fadd' 'add28_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 116 [2/5] (7.25ns)   --->   "%sub13_i = fsub i32 %Stage0_R_load, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 116 'fsub' 'sub13_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 117 [2/5] (7.25ns)   --->   "%sub18_i = fsub i32 %Stage0_I_load, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 117 'fsub' 'sub18_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 118 [2/5] (7.25ns)   --->   "%add23_i = fadd i32 %Stage0_R_load, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:142]   --->   Operation 118 'fadd' 'add23_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 119 [2/5] (7.25ns)   --->   "%add28_i = fadd i32 %Stage0_I_load, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:143]   --->   Operation 119 'fadd' 'add28_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 120 [2/5] (7.25ns)   --->   "%sub13_1_i = fsub i32 %Stage0_R_2_load, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 120 'fsub' 'sub13_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 121 [2/5] (7.25ns)   --->   "%sub18_1_i = fsub i32 %Stage0_I_2_load, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 121 'fsub' 'sub18_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [2/5] (7.25ns)   --->   "%add23_1_i = fadd i32 %Stage0_R_2_load, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:142]   --->   Operation 122 'fadd' 'add23_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [2/5] (7.25ns)   --->   "%add28_1_i = fadd i32 %Stage0_I_2_load, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:143]   --->   Operation 123 'fadd' 'add28_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 124 [1/5] (7.25ns)   --->   "%sub13_i = fsub i32 %Stage0_R_load, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 124 'fsub' 'sub13_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 125 [1/5] (7.25ns)   --->   "%sub18_i = fsub i32 %Stage0_I_load, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 125 'fsub' 'sub18_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/5] (7.25ns)   --->   "%add23_i = fadd i32 %Stage0_R_load, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:142]   --->   Operation 126 'fadd' 'add23_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/5] (7.25ns)   --->   "%add28_i = fadd i32 %Stage0_I_load, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:143]   --->   Operation 127 'fadd' 'add28_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/5] (7.25ns)   --->   "%sub13_1_i = fsub i32 %Stage0_R_2_load, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 128 'fsub' 'sub13_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/5] (7.25ns)   --->   "%sub18_1_i = fsub i32 %Stage0_I_2_load, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 129 'fsub' 'sub18_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/5] (7.25ns)   --->   "%add23_1_i = fadd i32 %Stage0_R_2_load, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:142]   --->   Operation 130 'fadd' 'add23_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/5] (7.25ns)   --->   "%add28_1_i = fadd i32 %Stage0_I_2_load, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:143]   --->   Operation 131 'fadd' 'add28_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 150 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln125 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:125]   --->   Operation 132 'specloopname' 'specloopname_ln125' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%Stage1_R_1_addr = getelementptr i32 %Stage1_R_1, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 133 'getelementptr' 'Stage1_R_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (3.25ns)   --->   "%store_ln140 = store i32 %sub13_i, i8 %Stage1_R_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 134 'store' 'store_ln140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "%Stage1_I_1_addr = getelementptr i32 %Stage1_I_1, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 135 'getelementptr' 'Stage1_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %sub18_i, i8 %Stage1_I_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 136 'store' 'store_ln141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 137 [1/1] (0.00ns)   --->   "%Stage1_R_addr = getelementptr i32 %Stage1_R, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:142]   --->   Operation 137 'getelementptr' 'Stage1_R_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 138 [1/1] (3.25ns)   --->   "%store_ln142 = store i32 %add23_i, i8 %Stage1_R_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:142]   --->   Operation 138 'store' 'store_ln142' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 139 [1/1] (0.00ns)   --->   "%Stage1_I_addr = getelementptr i32 %Stage1_I, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:143]   --->   Operation 139 'getelementptr' 'Stage1_I_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 140 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %add28_i, i8 %Stage1_I_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:143]   --->   Operation 140 'store' 'store_ln143' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 141 [1/1] (0.00ns)   --->   "%Stage1_R_3_addr = getelementptr i32 %Stage1_R_3, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 141 'getelementptr' 'Stage1_R_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 142 [1/1] (3.25ns)   --->   "%store_ln140 = store i32 %sub13_1_i, i8 %Stage1_R_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:140]   --->   Operation 142 'store' 'store_ln140' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 143 [1/1] (0.00ns)   --->   "%Stage1_I_3_addr = getelementptr i32 %Stage1_I_3, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 143 'getelementptr' 'Stage1_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 144 [1/1] (3.25ns)   --->   "%store_ln141 = store i32 %sub18_1_i, i8 %Stage1_I_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:141]   --->   Operation 144 'store' 'store_ln141' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 145 [1/1] (0.00ns)   --->   "%Stage1_R_2_addr = getelementptr i32 %Stage1_R_2, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:142]   --->   Operation 145 'getelementptr' 'Stage1_R_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 146 [1/1] (3.25ns)   --->   "%store_ln142 = store i32 %add23_1_i, i8 %Stage1_R_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:142]   --->   Operation 146 'store' 'store_ln142' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 147 [1/1] (0.00ns)   --->   "%Stage1_I_2_addr = getelementptr i32 %Stage1_I_2, i64 0, i64 %zext_ln137" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:143]   --->   Operation 147 'getelementptr' 'Stage1_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 148 [1/1] (3.25ns)   --->   "%store_ln143 = store i32 %add28_1_i, i8 %Stage1_I_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:143]   --->   Operation 148 'store' 'store_ln143' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln134 = br void %for.inc.i6" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:134]   --->   Operation 149 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Stage0_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Stage0_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Stage0_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Stage1_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage0_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Stage1_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage1_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage1_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage0_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Stage0_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Stage0_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Stage1_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage0_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Stage1_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage1_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Stage1_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010000000000000000]
store_ln0          (store            ) [ 000000000000000000]
br_ln0             (br               ) [ 000000000000000000]
i_5                (load             ) [ 000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000]
tmp                (bitselect        ) [ 011111111111111110]
empty              (speclooptripcount) [ 000000000000000000]
br_ln134           (br               ) [ 000000000000000000]
lshr_ln2           (partselect       ) [ 000000000000000000]
zext_ln137         (zext             ) [ 011111111111111111]
Stage0_R_1_addr    (getelementptr    ) [ 011000000000000000]
Stage0_I_1_addr    (getelementptr    ) [ 011000000000000000]
Stage0_R_3_addr    (getelementptr    ) [ 011000000000000000]
Stage0_I_3_addr    (getelementptr    ) [ 011000000000000000]
add_ln134          (add              ) [ 000000000000000000]
store_ln134        (store            ) [ 000000000000000000]
Stage0_R_1_load    (load             ) [ 010111111111000000]
Stage0_I_1_load    (load             ) [ 010111111111000000]
Stage0_R_3_load    (load             ) [ 010111111111000000]
Stage0_I_3_load    (load             ) [ 010111111111000000]
mul3_i             (fmul             ) [ 010000011111000000]
mul9_i             (fmul             ) [ 010000011111000000]
mul3_1_i           (fmul             ) [ 010000011111000000]
mul9_1_i           (fmul             ) [ 010000011111000000]
Stage0_R_addr      (getelementptr    ) [ 010000000001000000]
Stage0_I_addr      (getelementptr    ) [ 010000000001000000]
Stage0_R_2_addr    (getelementptr    ) [ 010000000001000000]
Stage0_I_2_addr    (getelementptr    ) [ 010000000001000000]
temp_R             (fsub             ) [ 010000000000111110]
temp_I             (fadd             ) [ 010000000000111110]
Stage0_R_load      (load             ) [ 010000000000111110]
Stage0_I_load      (load             ) [ 010000000000111110]
temp_R_1           (fsub             ) [ 010000000000111110]
temp_I_1           (fadd             ) [ 010000000000111110]
Stage0_R_2_load    (load             ) [ 010000000000111110]
Stage0_I_2_load    (load             ) [ 010000000000111110]
sub13_i            (fsub             ) [ 010000000000000001]
sub18_i            (fsub             ) [ 010000000000000001]
add23_i            (fadd             ) [ 010000000000000001]
add28_i            (fadd             ) [ 010000000000000001]
sub13_1_i          (fsub             ) [ 010000000000000001]
sub18_1_i          (fsub             ) [ 010000000000000001]
add23_1_i          (fadd             ) [ 010000000000000001]
add28_1_i          (fadd             ) [ 010000000000000001]
specloopname_ln125 (specloopname     ) [ 000000000000000000]
Stage1_R_1_addr    (getelementptr    ) [ 000000000000000000]
store_ln140        (store            ) [ 000000000000000000]
Stage1_I_1_addr    (getelementptr    ) [ 000000000000000000]
store_ln141        (store            ) [ 000000000000000000]
Stage1_R_addr      (getelementptr    ) [ 000000000000000000]
store_ln142        (store            ) [ 000000000000000000]
Stage1_I_addr      (getelementptr    ) [ 000000000000000000]
store_ln143        (store            ) [ 000000000000000000]
Stage1_R_3_addr    (getelementptr    ) [ 000000000000000000]
store_ln140        (store            ) [ 000000000000000000]
Stage1_I_3_addr    (getelementptr    ) [ 000000000000000000]
store_ln141        (store            ) [ 000000000000000000]
Stage1_R_2_addr    (getelementptr    ) [ 000000000000000000]
store_ln142        (store            ) [ 000000000000000000]
Stage1_I_2_addr    (getelementptr    ) [ 000000000000000000]
store_ln143        (store            ) [ 000000000000000000]
br_ln134           (br               ) [ 000000000000000000]
ret_ln0            (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Stage0_R_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_R_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Stage0_I_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_I_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Stage0_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_R"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Stage1_R_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_R_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Stage0_I">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_I"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Stage1_I_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_I_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="Stage1_R">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_R"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="Stage1_I">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_I"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Stage0_R_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_R_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Stage0_I_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_I_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Stage0_R_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_R_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Stage1_R_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_R_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="Stage0_I_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage0_I_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="Stage1_I_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_I_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="Stage1_R_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_R_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="Stage1_I_2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage1_I_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="Stage0_R_1_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_R_1_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage0_R_1_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="Stage0_I_1_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="8" slack="0"/>
<pin id="89" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_I_1_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage0_I_1_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="Stage0_R_3_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_R_3_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage0_R_3_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="Stage0_I_3_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_I_3_addr/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage0_I_3_load/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="Stage0_R_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="9"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_R_addr/10 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage0_R_load/10 "/>
</bind>
</comp>

<comp id="137" class="1004" name="Stage0_I_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="8" slack="9"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_I_addr/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage0_I_load/10 "/>
</bind>
</comp>

<comp id="150" class="1004" name="Stage0_R_2_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="9"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_R_2_addr/10 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="8" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage0_R_2_load/10 "/>
</bind>
</comp>

<comp id="163" class="1004" name="Stage0_I_2_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="9"/>
<pin id="167" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage0_I_2_addr/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage0_I_2_load/10 "/>
</bind>
</comp>

<comp id="176" class="1004" name="Stage1_R_1_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="8" slack="16"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_R_1_addr/17 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln140_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/17 "/>
</bind>
</comp>

<comp id="189" class="1004" name="Stage1_I_1_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="8" slack="16"/>
<pin id="193" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_I_1_addr/17 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln141_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/17 "/>
</bind>
</comp>

<comp id="202" class="1004" name="Stage1_R_addr_gep_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="0" index="2" bw="8" slack="16"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_R_addr/17 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln142_access_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="1"/>
<pin id="212" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/17 "/>
</bind>
</comp>

<comp id="215" class="1004" name="Stage1_I_addr_gep_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="16"/>
<pin id="219" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_I_addr/17 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln143_access_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/17 "/>
</bind>
</comp>

<comp id="228" class="1004" name="Stage1_R_3_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="16"/>
<pin id="232" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_R_3_addr/17 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln140_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="1"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln140/17 "/>
</bind>
</comp>

<comp id="241" class="1004" name="Stage1_I_3_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="8" slack="16"/>
<pin id="245" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_I_3_addr/17 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln141_access_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="1"/>
<pin id="251" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/17 "/>
</bind>
</comp>

<comp id="254" class="1004" name="Stage1_R_2_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="8" slack="16"/>
<pin id="258" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_R_2_addr/17 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln142_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="1"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln142/17 "/>
</bind>
</comp>

<comp id="267" class="1004" name="Stage1_I_2_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="16"/>
<pin id="271" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage1_I_2_addr/17 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln143_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="1"/>
<pin id="277" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/17 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="5"/>
<pin id="282" dir="0" index="1" bw="32" slack="1"/>
<pin id="283" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp_R/7 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="5"/>
<pin id="286" dir="0" index="1" bw="32" slack="1"/>
<pin id="287" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_I/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="5"/>
<pin id="290" dir="0" index="1" bw="32" slack="1"/>
<pin id="291" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp_R_1/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="5"/>
<pin id="294" dir="0" index="1" bw="32" slack="1"/>
<pin id="295" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_I_1/7 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="0" index="1" bw="32" slack="1"/>
<pin id="299" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub13_i/12 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="0" index="1" bw="32" slack="1"/>
<pin id="303" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub18_i/12 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="0" index="1" bw="32" slack="1"/>
<pin id="307" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add23_i/12 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add28_i/12 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="1"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub13_1_i/12 "/>
</bind>
</comp>

<comp id="316" class="1004" name="grp_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="0" index="1" bw="32" slack="1"/>
<pin id="319" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub18_1_i/12 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="1"/>
<pin id="322" dir="0" index="1" bw="32" slack="1"/>
<pin id="323" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add23_1_i/12 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="0" index="1" bw="32" slack="1"/>
<pin id="327" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add28_1_i/12 "/>
</bind>
</comp>

<comp id="328" class="1004" name="grp_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="1"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul3_i/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="grp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="0" index="1" bw="32" slack="0"/>
<pin id="336" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul9_i/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="0" index="1" bw="32" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul3_1_i/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="1"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul9_1_i/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln0_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="11" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="i_5_load_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="0"/>
<pin id="355" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="11" slack="0"/>
<pin id="359" dir="0" index="2" bw="5" slack="0"/>
<pin id="360" dir="1" index="3" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="lshr_ln2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="11" slack="0"/>
<pin id="367" dir="0" index="2" bw="3" slack="0"/>
<pin id="368" dir="0" index="3" bw="5" slack="0"/>
<pin id="369" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln137_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln137/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln134_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="11" slack="0"/>
<pin id="384" dir="0" index="1" bw="4" slack="0"/>
<pin id="385" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln134_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="11" slack="0"/>
<pin id="390" dir="0" index="1" bw="11" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln134/1 "/>
</bind>
</comp>

<comp id="393" class="1005" name="i_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="11" slack="0"/>
<pin id="395" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="400" class="1005" name="tmp_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="15"/>
<pin id="402" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="404" class="1005" name="zext_ln137_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="64" slack="9"/>
<pin id="406" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln137 "/>
</bind>
</comp>

<comp id="420" class="1005" name="Stage0_R_1_addr_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="8" slack="1"/>
<pin id="422" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_R_1_addr "/>
</bind>
</comp>

<comp id="425" class="1005" name="Stage0_I_1_addr_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="1"/>
<pin id="427" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_I_1_addr "/>
</bind>
</comp>

<comp id="430" class="1005" name="Stage0_R_3_addr_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="8" slack="1"/>
<pin id="432" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_R_3_addr "/>
</bind>
</comp>

<comp id="435" class="1005" name="Stage0_I_3_addr_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="1"/>
<pin id="437" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_I_3_addr "/>
</bind>
</comp>

<comp id="440" class="1005" name="Stage0_R_1_load_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="1"/>
<pin id="442" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_R_1_load "/>
</bind>
</comp>

<comp id="446" class="1005" name="Stage0_I_1_load_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_I_1_load "/>
</bind>
</comp>

<comp id="452" class="1005" name="Stage0_R_3_load_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_R_3_load "/>
</bind>
</comp>

<comp id="458" class="1005" name="Stage0_I_3_load_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_I_3_load "/>
</bind>
</comp>

<comp id="464" class="1005" name="mul3_i_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3_i "/>
</bind>
</comp>

<comp id="469" class="1005" name="mul9_i_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="1"/>
<pin id="471" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul9_i "/>
</bind>
</comp>

<comp id="474" class="1005" name="mul3_1_i_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="1"/>
<pin id="476" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul3_1_i "/>
</bind>
</comp>

<comp id="479" class="1005" name="mul9_1_i_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul9_1_i "/>
</bind>
</comp>

<comp id="484" class="1005" name="Stage0_R_addr_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_R_addr "/>
</bind>
</comp>

<comp id="489" class="1005" name="Stage0_I_addr_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="1"/>
<pin id="491" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_I_addr "/>
</bind>
</comp>

<comp id="494" class="1005" name="Stage0_R_2_addr_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="1"/>
<pin id="496" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_R_2_addr "/>
</bind>
</comp>

<comp id="499" class="1005" name="Stage0_I_2_addr_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="1"/>
<pin id="501" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_I_2_addr "/>
</bind>
</comp>

<comp id="504" class="1005" name="temp_R_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="510" class="1005" name="temp_I_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="516" class="1005" name="Stage0_R_load_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_R_load "/>
</bind>
</comp>

<comp id="522" class="1005" name="Stage0_I_load_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_I_load "/>
</bind>
</comp>

<comp id="528" class="1005" name="temp_R_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R_1 "/>
</bind>
</comp>

<comp id="534" class="1005" name="temp_I_1_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I_1 "/>
</bind>
</comp>

<comp id="540" class="1005" name="Stage0_R_2_load_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="1"/>
<pin id="542" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_R_2_load "/>
</bind>
</comp>

<comp id="546" class="1005" name="Stage0_I_2_load_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Stage0_I_2_load "/>
</bind>
</comp>

<comp id="552" class="1005" name="sub13_i_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub13_i "/>
</bind>
</comp>

<comp id="557" class="1005" name="sub18_i_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="1"/>
<pin id="559" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub18_i "/>
</bind>
</comp>

<comp id="562" class="1005" name="add23_i_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="1"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add23_i "/>
</bind>
</comp>

<comp id="567" class="1005" name="add28_i_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add28_i "/>
</bind>
</comp>

<comp id="572" class="1005" name="sub13_1_i_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub13_1_i "/>
</bind>
</comp>

<comp id="577" class="1005" name="sub18_1_i_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="1"/>
<pin id="579" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub18_1_i "/>
</bind>
</comp>

<comp id="582" class="1005" name="add23_1_i_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add23_1_i "/>
</bind>
</comp>

<comp id="587" class="1005" name="add28_1_i_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add28_1_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="32" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="58" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="58" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="58" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="18" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="58" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="58" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="58" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="58" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="58" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="163" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="58" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="58" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="220"><net_src comp="14" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="58" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="58" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="253"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="58" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="272"><net_src comp="30" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="267" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="332"><net_src comp="62" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="62" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="62" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="34" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="361"><net_src comp="44" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="353" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="46" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="370"><net_src comp="52" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="353" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="54" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="56" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="377"><net_src comp="364" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="381"><net_src comp="374" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="386"><net_src comp="353" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="382" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="68" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="399"><net_src comp="393" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="403"><net_src comp="356" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="374" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="411"><net_src comp="404" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="412"><net_src comp="404" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="413"><net_src comp="404" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="414"><net_src comp="404" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="415"><net_src comp="404" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="416"><net_src comp="404" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="417"><net_src comp="404" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="418"><net_src comp="404" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="419"><net_src comp="404" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="423"><net_src comp="72" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="428"><net_src comp="85" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="433"><net_src comp="98" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="438"><net_src comp="111" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="443"><net_src comp="79" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="445"><net_src comp="440" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="449"><net_src comp="92" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="451"><net_src comp="446" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="455"><net_src comp="105" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="457"><net_src comp="452" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="461"><net_src comp="118" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="467"><net_src comp="328" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="472"><net_src comp="333" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="477"><net_src comp="338" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="482"><net_src comp="343" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="487"><net_src comp="124" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="492"><net_src comp="137" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="497"><net_src comp="150" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="502"><net_src comp="163" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="507"><net_src comp="280" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="513"><net_src comp="284" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="519"><net_src comp="131" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="525"><net_src comp="144" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="531"><net_src comp="288" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="533"><net_src comp="528" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="537"><net_src comp="292" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="543"><net_src comp="157" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="549"><net_src comp="170" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="555"><net_src comp="296" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="560"><net_src comp="300" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="565"><net_src comp="304" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="570"><net_src comp="308" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="575"><net_src comp="312" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="580"><net_src comp="316" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="585"><net_src comp="320" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="590"><net_src comp="324" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="274" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Stage1_R_1 | {17 }
	Port: Stage1_I_1 | {17 }
	Port: Stage1_R | {17 }
	Port: Stage1_I | {17 }
	Port: Stage1_R_3 | {17 }
	Port: Stage1_I_3 | {17 }
	Port: Stage1_R_2 | {17 }
	Port: Stage1_I_2 | {17 }
 - Input state : 
	Port: fft_Pipeline_DFTpts : Stage0_R_1 | {1 2 }
	Port: fft_Pipeline_DFTpts : Stage0_I_1 | {1 2 }
	Port: fft_Pipeline_DFTpts : Stage0_R | {10 11 }
	Port: fft_Pipeline_DFTpts : Stage0_I | {10 11 }
	Port: fft_Pipeline_DFTpts : Stage0_R_3 | {1 2 }
	Port: fft_Pipeline_DFTpts : Stage0_I_3 | {1 2 }
	Port: fft_Pipeline_DFTpts : Stage0_R_2 | {10 11 }
	Port: fft_Pipeline_DFTpts : Stage0_I_2 | {10 11 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_5 : 1
		tmp : 2
		br_ln134 : 3
		lshr_ln2 : 2
		zext_ln137 : 3
		Stage0_R_1_addr : 4
		Stage0_R_1_load : 5
		Stage0_I_1_addr : 4
		Stage0_I_1_load : 5
		Stage0_R_3_addr : 4
		Stage0_R_3_load : 5
		Stage0_I_3_addr : 4
		Stage0_I_3_load : 5
		add_ln134 : 2
		store_ln134 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		Stage0_R_load : 1
		Stage0_I_load : 1
		Stage0_R_2_load : 1
		Stage0_I_2_load : 1
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		store_ln140 : 1
		store_ln141 : 1
		store_ln142 : 1
		store_ln143 : 1
		store_ln140 : 1
		store_ln141 : 1
		store_ln142 : 1
		store_ln143 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |     grp_fu_280    |    2    |   205   |   390   |
|          |     grp_fu_284    |    2    |   205   |   390   |
|          |     grp_fu_288    |    2    |   205   |   390   |
|          |     grp_fu_292    |    2    |   205   |   390   |
|          |     grp_fu_296    |    2    |   205   |   390   |
|   fadd   |     grp_fu_300    |    2    |   205   |   390   |
|          |     grp_fu_304    |    2    |   205   |   390   |
|          |     grp_fu_308    |    2    |   205   |   390   |
|          |     grp_fu_312    |    2    |   205   |   390   |
|          |     grp_fu_316    |    2    |   205   |   390   |
|          |     grp_fu_320    |    2    |   205   |   390   |
|          |     grp_fu_324    |    2    |   205   |   390   |
|----------|-------------------|---------|---------|---------|
|          |     grp_fu_328    |    3    |   143   |   321   |
|   fmul   |     grp_fu_333    |    3    |   143   |   321   |
|          |     grp_fu_338    |    3    |   143   |   321   |
|          |     grp_fu_343    |    3    |   143   |   321   |
|----------|-------------------|---------|---------|---------|
|    add   |  add_ln134_fu_382 |    0    |    0    |    12   |
|----------|-------------------|---------|---------|---------|
| bitselect|     tmp_fu_356    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|  lshr_ln2_fu_364  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   | zext_ln137_fu_374 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    36   |   3032  |   5976  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|Stage0_I_1_addr_reg_425|    8   |
|Stage0_I_1_load_reg_446|   32   |
|Stage0_I_2_addr_reg_499|    8   |
|Stage0_I_2_load_reg_546|   32   |
|Stage0_I_3_addr_reg_435|    8   |
|Stage0_I_3_load_reg_458|   32   |
| Stage0_I_addr_reg_489 |    8   |
| Stage0_I_load_reg_522 |   32   |
|Stage0_R_1_addr_reg_420|    8   |
|Stage0_R_1_load_reg_440|   32   |
|Stage0_R_2_addr_reg_494|    8   |
|Stage0_R_2_load_reg_540|   32   |
|Stage0_R_3_addr_reg_430|    8   |
|Stage0_R_3_load_reg_452|   32   |
| Stage0_R_addr_reg_484 |    8   |
| Stage0_R_load_reg_516 |   32   |
|   add23_1_i_reg_582   |   32   |
|    add23_i_reg_562    |   32   |
|   add28_1_i_reg_587   |   32   |
|    add28_i_reg_567    |   32   |
|       i_reg_393       |   11   |
|    mul3_1_i_reg_474   |   32   |
|     mul3_i_reg_464    |   32   |
|    mul9_1_i_reg_479   |   32   |
|     mul9_i_reg_469    |   32   |
|   sub13_1_i_reg_572   |   32   |
|    sub13_i_reg_552    |   32   |
|   sub18_1_i_reg_577   |   32   |
|    sub18_i_reg_557    |   32   |
|    temp_I_1_reg_534   |   32   |
|     temp_I_reg_510    |   32   |
|    temp_R_1_reg_528   |   32   |
|     temp_R_reg_504    |   32   |
|      tmp_reg_400      |    1   |
|   zext_ln137_reg_404  |   64   |
+-----------------------+--------+
|         Total         |   908  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |   8  |   16   ||    9    |
|  grp_access_fu_92 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_105 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_118 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_131 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_144 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_157 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_170 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   36   |    -   |  3032  |  5976  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   12   |    -   |   72   |
|  Register |    -   |    -   |   908  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   36   |   12   |  3940  |  6048  |
+-----------+--------+--------+--------+--------+
