# TrainingVLSISummerJUETCE
Basic Training of Digital Electronics lab using Verilog HDL and Synopsys Tools at Jadavpur University, Department of Electronics and Telecommunication Engineering. 
