<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<board schema_version="2.0" vendor="alchitry.com" name="alchitry-au" display_name="Alchitry Au" url="https://alchitry.com/products/alchitry-au-fpga-development-board" preset_file="preset.xml">
<compatible_board_revisions>
  <revision id="0">1.0</revision>
</compatible_board_revisions>
<file_version>0.5</file_version>
<description>Alchitry Au</description>
<components>
  <component name="part0" display_name="Alchitry Au" type="fpga" part_name="xc7a35tftg256-1" pin_map_file="part0_pins.xml" vendor="Alchitry" spec_url="https://alchitry.com/products/alchitry-au-fpga-development-board">
    <interfaces>
      <interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset">
		<description>DDR3 board interface, it can use MIG IP for connection.</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
	  </preferred_ips>
	  </interface>
      <interface mode="master" name="led_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_8bits" preset_proc="led_8bits_preset">
        <description>8 LEDs</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_O" physical_port="led_8bits_tri_o" dir="out" left="7" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="led_8bits_tri_o_0"/>
              <pin_map port_index="1" component_pin="led_8bits_tri_o_1"/>
              <pin_map port_index="2" component_pin="led_8bits_tri_o_2"/>
              <pin_map port_index="3" component_pin="led_8bits_tri_o_3"/>
              <pin_map port_index="4" component_pin="led_8bits_tri_o_4"/>
              <pin_map port_index="5" component_pin="led_8bits_tri_o_5"/>
              <pin_map port_index="6" component_pin="led_8bits_tri_o_6"/>
              <pin_map port_index="7" component_pin="led_8bits_tri_o_7"/>
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="qspi_flash" preset_proc="qspi_preset">
        <description>Quad SPI Flash</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="IO0_I" physical_port="qspi_db0_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="qspi_db0_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="qspi_db0_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_I" physical_port="qspi_db1_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_O" physical_port="qspi_db1_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_T" physical_port="qspi_db1_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_I" physical_port="qspi_db2_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_O" physical_port="qspi_db2_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_T" physical_port="qspi_db2_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_I" physical_port="qspi_db3_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_O" physical_port="qspi_db3_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_T" physical_port="qspi_db3_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="qspi_csn_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="qspi_csn_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="qspi_csn_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/>
            </pin_maps>
          </port_map>
		  <port_map logical_port="SCK_I" physical_port="qspi_sclk_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_sclk_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_O" physical_port="qspi_sclk_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_sclk_i"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="SCK_T" physical_port="qspi_sclk_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_sclk_i"/>
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
        <description>Onboard Reset Button</description>
		<parameters>
            <parameter name="rst_polarity" value="0"/>
          </parameters>
          <preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
		<port_maps>
          <port_map logical_port="RST" physical_port="reset" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="reset"/>
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="slave" name="sys_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="sys_clock" preset_proc="sys_clock_preset">
        <parameters>
          <parameter name="frequency" value="100000000"/>
        </parameters>
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
        </preferred_ips>
		<port_maps>
          <port_map logical_port="clk" physical_port="clk" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="clk"/>
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="frequency" value="100000000"/>
       </parameters>
      </interface>
      <interface mode="master" name="usb_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="usb_uart" preset_proc="uart_preset">
        <preferred_ips>
          <preferred_ip vendor="xilinx.com" library="ip" name="axi_uartlite" order="0"/>
        </preferred_ips>
		<port_maps>
          <port_map logical_port="TxD" physical_port="usb_uart_txd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_txd"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="RxD" physical_port="usb_uart_rxd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_rxd"/>
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
   <interface mode="master" name="gpio_bank_a" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_bank_a" preset_proc="gpio_bank_a_preset">
     <description>GPIO_BankA</description>
        <preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="gpio_bank_a_tri_i" dir="in" left="31" right="0">
            <pin_maps>
                <pin_map port_index="0" component_pin="BankA_2"/>
                <pin_map port_index="1" component_pin="BankA_3"/>
                <pin_map port_index="2" component_pin="BankA_5"/>
                <pin_map port_index="3" component_pin="BankA_6"/>
                <pin_map port_index="4" component_pin="BankA_8"/>
                <pin_map port_index="5" component_pin="BankA_9"/>
                <pin_map port_index="6" component_pin="BankA_11"/>
                <pin_map port_index="7" component_pin="BankA_12"/>
                <pin_map port_index="8" component_pin="BankA_14"/>
                <pin_map port_index="9" component_pin="BankA_15"/>
                <pin_map port_index="10" component_pin="BankA_17"/>
                <pin_map port_index="11" component_pin="BankA_18"/>
                <pin_map port_index="12" component_pin="BankA_20"/>
                <pin_map port_index="13" component_pin="BankA_21"/>
                <pin_map port_index="14" component_pin="BankA_23"/>
                <pin_map port_index="15" component_pin="BankA_24"/>
                <pin_map port_index="16" component_pin="BankA_27"/>
                <pin_map port_index="17" component_pin="BankA_28"/>
                <pin_map port_index="18" component_pin="BankA_30"/>
                <pin_map port_index="19" component_pin="BankA_31"/>
                <pin_map port_index="20" component_pin="BankA_33"/>
                <pin_map port_index="21" component_pin="BankA_34"/>
                <pin_map port_index="22" component_pin="BankA_36"/>
                <pin_map port_index="23" component_pin="BankA_37"/>
                <pin_map port_index="24" component_pin="BankA_39"/>
                <pin_map port_index="25" component_pin="BankA_40"/>
                <pin_map port_index="26" component_pin="BankA_42"/>
                <pin_map port_index="27" component_pin="BankA_43"/>
                <pin_map port_index="28" component_pin="BankA_45"/>
                <pin_map port_index="29" component_pin="BankA_46"/>
                <pin_map port_index="30" component_pin="BankA_48"/>
                <pin_map port_index="31" component_pin="BankA_49"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="gpio_bank_a_tri_o" dir="out" left="31" right="0">
            <pin_maps>
                <pin_map port_index="0" component_pin="BankA_2"/>
                <pin_map port_index="1" component_pin="BankA_3"/>
                <pin_map port_index="2" component_pin="BankA_5"/>
                <pin_map port_index="3" component_pin="BankA_6"/>
                <pin_map port_index="4" component_pin="BankA_8"/>
                <pin_map port_index="5" component_pin="BankA_9"/>
                <pin_map port_index="6" component_pin="BankA_11"/>
                <pin_map port_index="7" component_pin="BankA_12"/>
                <pin_map port_index="8" component_pin="BankA_14"/>
                <pin_map port_index="9" component_pin="BankA_15"/>
                <pin_map port_index="10" component_pin="BankA_17"/>
                <pin_map port_index="11" component_pin="BankA_18"/>
                <pin_map port_index="12" component_pin="BankA_20"/>
                <pin_map port_index="13" component_pin="BankA_21"/>
                <pin_map port_index="14" component_pin="BankA_23"/>
                <pin_map port_index="15" component_pin="BankA_24"/>
                <pin_map port_index="16" component_pin="BankA_27"/>
                <pin_map port_index="17" component_pin="BankA_28"/>
                <pin_map port_index="18" component_pin="BankA_30"/>
                <pin_map port_index="19" component_pin="BankA_31"/>
                <pin_map port_index="20" component_pin="BankA_33"/>
                <pin_map port_index="21" component_pin="BankA_34"/>
                <pin_map port_index="22" component_pin="BankA_36"/>
                <pin_map port_index="23" component_pin="BankA_37"/>
                <pin_map port_index="24" component_pin="BankA_39"/>
                <pin_map port_index="25" component_pin="BankA_40"/>
                <pin_map port_index="26" component_pin="BankA_42"/>
                <pin_map port_index="27" component_pin="BankA_43"/>
                <pin_map port_index="28" component_pin="BankA_45"/>
                <pin_map port_index="29" component_pin="BankA_46"/>
                <pin_map port_index="30" component_pin="BankA_48"/>
                <pin_map port_index="31" component_pin="BankA_49"/>
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_T" physical_port="gpio_bank_a_tri_t" dir="out" left="31" right="0">
            <pin_maps>
                <pin_map port_index="0" component_pin="BankA_2"/>
                <pin_map port_index="1" component_pin="BankA_3"/>
                <pin_map port_index="2" component_pin="BankA_5"/>
                <pin_map port_index="3" component_pin="BankA_6"/>
                <pin_map port_index="4" component_pin="BankA_8"/>
                <pin_map port_index="5" component_pin="BankA_9"/>
                <pin_map port_index="6" component_pin="BankA_11"/>
                <pin_map port_index="7" component_pin="BankA_12"/>
                <pin_map port_index="8" component_pin="BankA_14"/>
                <pin_map port_index="9" component_pin="BankA_15"/>
                <pin_map port_index="10" component_pin="BankA_17"/>
                <pin_map port_index="11" component_pin="BankA_18"/>
                <pin_map port_index="12" component_pin="BankA_20"/>
                <pin_map port_index="13" component_pin="BankA_21"/>
                <pin_map port_index="14" component_pin="BankA_23"/>
                <pin_map port_index="15" component_pin="BankA_24"/>
                <pin_map port_index="16" component_pin="BankA_27"/>
                <pin_map port_index="17" component_pin="BankA_28"/>
                <pin_map port_index="18" component_pin="BankA_30"/>
                <pin_map port_index="19" component_pin="BankA_31"/>
                <pin_map port_index="20" component_pin="BankA_33"/>
                <pin_map port_index="21" component_pin="BankA_34"/>
                <pin_map port_index="22" component_pin="BankA_36"/>
                <pin_map port_index="23" component_pin="BankA_37"/>
                <pin_map port_index="24" component_pin="BankA_39"/>
                <pin_map port_index="25" component_pin="BankA_40"/>
                <pin_map port_index="26" component_pin="BankA_42"/>
                <pin_map port_index="27" component_pin="BankA_43"/>
                <pin_map port_index="28" component_pin="BankA_45"/>
                <pin_map port_index="29" component_pin="BankA_46"/>
                <pin_map port_index="30" component_pin="BankA_48"/>
                <pin_map port_index="31" component_pin="BankA_49"/>
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
         <interface mode="master" name="gpio_bank_b" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_bank_b" preset_proc="gpio_bank_b_preset">
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="gpio_bank_b_tri_i" dir="in" left="31" right="0">
            <pin_maps>
                <pin_map port_index="0" component_pin="BankB_2"/>
                <pin_map port_index="1" component_pin="BankB_3"/>
                <pin_map port_index="2" component_pin="BankB_5"/>
                <pin_map port_index="3" component_pin="BankB_6"/>
                <pin_map port_index="4" component_pin="BankB_8"/>
                <pin_map port_index="5" component_pin="BankB_9"/>
                <pin_map port_index="6" component_pin="BankB_11"/>
                <pin_map port_index="7" component_pin="BankB_12"/>
                <pin_map port_index="8" component_pin="BankB_14"/>
                <pin_map port_index="9" component_pin="BankB_15"/>
                <pin_map port_index="10" component_pin="BankB_17"/>
                <pin_map port_index="11" component_pin="BankB_18"/>
                <pin_map port_index="12" component_pin="BankB_20"/>
                <pin_map port_index="13" component_pin="BankB_21"/>
                <pin_map port_index="14" component_pin="BankB_23"/>
                <pin_map port_index="15" component_pin="BankB_24"/>
                <pin_map port_index="16" component_pin="BankB_27"/>
                <pin_map port_index="17" component_pin="BankB_28"/>
                <pin_map port_index="18" component_pin="BankB_30"/>
                <pin_map port_index="19" component_pin="BankB_31"/>
                <pin_map port_index="20" component_pin="BankB_33"/>
                <pin_map port_index="21" component_pin="BankB_34"/>
                <pin_map port_index="22" component_pin="BankB_36"/>
                <pin_map port_index="23" component_pin="BankB_37"/>
                <pin_map port_index="24" component_pin="BankB_39"/>
                <pin_map port_index="25" component_pin="BankB_40"/>
                <pin_map port_index="26" component_pin="BankB_42"/>
                <pin_map port_index="27" component_pin="BankB_43"/>
                <pin_map port_index="28" component_pin="BankB_45"/>
                <pin_map port_index="29" component_pin="BankB_46"/>
                <pin_map port_index="30" component_pin="BankB_48"/>
                <pin_map port_index="31" component_pin="BankB_49"/>

            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="gpio_bank_b_tri_o" dir="out" left="31" right="0">
            <pin_maps>
                <pin_map port_index="0" component_pin="BankB_2"/>
                <pin_map port_index="1" component_pin="BankB_3"/>
                <pin_map port_index="2" component_pin="BankB_5"/>
                <pin_map port_index="3" component_pin="BankB_6"/>
                <pin_map port_index="4" component_pin="BankB_8"/>
                <pin_map port_index="5" component_pin="BankB_9"/>
                <pin_map port_index="6" component_pin="BankB_11"/>
                <pin_map port_index="7" component_pin="BankB_12"/>
                <pin_map port_index="8" component_pin="BankB_14"/>
                <pin_map port_index="9" component_pin="BankB_15"/>
                <pin_map port_index="10" component_pin="BankB_17"/>
                <pin_map port_index="11" component_pin="BankB_18"/>
                <pin_map port_index="12" component_pin="BankB_20"/>
                <pin_map port_index="13" component_pin="BankB_21"/>
                <pin_map port_index="14" component_pin="BankB_23"/>
                <pin_map port_index="15" component_pin="BankB_24"/>
                <pin_map port_index="16" component_pin="BankB_27"/>
                <pin_map port_index="17" component_pin="BankB_28"/>
                <pin_map port_index="18" component_pin="BankB_30"/>
                <pin_map port_index="19" component_pin="BankB_31"/>
                <pin_map port_index="20" component_pin="BankB_33"/>
                <pin_map port_index="21" component_pin="BankB_34"/>
                <pin_map port_index="22" component_pin="BankB_36"/>
                <pin_map port_index="23" component_pin="BankB_37"/>
                <pin_map port_index="24" component_pin="BankB_39"/>
                <pin_map port_index="25" component_pin="BankB_40"/>
                <pin_map port_index="26" component_pin="BankB_42"/>
                <pin_map port_index="27" component_pin="BankB_43"/>
                <pin_map port_index="28" component_pin="BankB_45"/>
                <pin_map port_index="29" component_pin="BankB_46"/>
                <pin_map port_index="30" component_pin="BankB_48"/>
                <pin_map port_index="31" component_pin="BankB_49"/>

            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_T" physical_port="gpio_bank_b_tri_t" dir="out" left="31" right="0">
            <pin_maps>
                <pin_map port_index="0" component_pin="BankB_2"/>
                <pin_map port_index="1" component_pin="BankB_3"/>
                <pin_map port_index="2" component_pin="BankB_5"/>
                <pin_map port_index="3" component_pin="BankB_6"/>
                <pin_map port_index="4" component_pin="BankB_8"/>
                <pin_map port_index="5" component_pin="BankB_9"/>
                <pin_map port_index="6" component_pin="BankB_11"/>
                <pin_map port_index="7" component_pin="BankB_12"/>
                <pin_map port_index="8" component_pin="BankB_14"/>
                <pin_map port_index="9" component_pin="BankB_15"/>
                <pin_map port_index="10" component_pin="BankB_17"/>
                <pin_map port_index="11" component_pin="BankB_18"/>
                <pin_map port_index="12" component_pin="BankB_20"/>
                <pin_map port_index="13" component_pin="BankB_21"/>
                <pin_map port_index="14" component_pin="BankB_23"/>
                <pin_map port_index="15" component_pin="BankB_24"/>
                <pin_map port_index="16" component_pin="BankB_27"/>
                <pin_map port_index="17" component_pin="BankB_28"/>
                <pin_map port_index="18" component_pin="BankB_30"/>
                <pin_map port_index="19" component_pin="BankB_31"/>
                <pin_map port_index="20" component_pin="BankB_33"/>
                <pin_map port_index="21" component_pin="BankB_34"/>
                <pin_map port_index="22" component_pin="BankB_36"/>
                <pin_map port_index="23" component_pin="BankB_37"/>
                <pin_map port_index="24" component_pin="BankB_39"/>
                <pin_map port_index="25" component_pin="BankB_40"/>
                <pin_map port_index="26" component_pin="BankB_42"/>
                <pin_map port_index="27" component_pin="BankB_43"/>
                <pin_map port_index="28" component_pin="BankB_45"/>
                <pin_map port_index="29" component_pin="BankB_46"/>
                <pin_map port_index="30" component_pin="BankB_48"/>
                <pin_map port_index="31" component_pin="BankB_49"/>

            </pin_maps>
          </port_map>
        </port_maps>
      </interface>

         <interface mode="master" name="gpio_bank_c" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_bank_c" preset_proc="gpio_bank_c_preset">
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="gpio_bank_c_tri_i" dir="in" left="31" right="0">
            <pin_maps>
                <pin_map port_index="0" component_pin="BankC_2"/>
                <pin_map port_index="1" component_pin="BankC_3"/>
                <pin_map port_index="2" component_pin="BankC_5"/>
                <pin_map port_index="3" component_pin="BankC_6"/>
                <pin_map port_index="4" component_pin="BankC_8"/>
                <pin_map port_index="5" component_pin="BankC_9"/>
                <pin_map port_index="6" component_pin="BankC_11"/>
                <pin_map port_index="7" component_pin="BankC_12"/>
                <pin_map port_index="8" component_pin="BankC_14"/>
                <pin_map port_index="9" component_pin="BankC_15"/>
                <pin_map port_index="10" component_pin="BankC_17"/>
                <pin_map port_index="11" component_pin="BankC_18"/>
                <pin_map port_index="12" component_pin="BankC_20"/>
                <pin_map port_index="13" component_pin="BankC_21"/>
                <pin_map port_index="14" component_pin="BankC_23"/>
                <pin_map port_index="15" component_pin="BankC_24"/>
                <pin_map port_index="16" component_pin="BankC_27"/>
                <pin_map port_index="17" component_pin="BankC_28"/>
                <pin_map port_index="18" component_pin="BankC_30"/>
                <pin_map port_index="19" component_pin="BankC_31"/>
                <pin_map port_index="20" component_pin="BankC_33"/>
                <pin_map port_index="21" component_pin="BankC_34"/>
                <pin_map port_index="22" component_pin="BankC_36"/>
                <pin_map port_index="23" component_pin="BankC_37"/>
                <pin_map port_index="24" component_pin="BankC_39"/>
                <pin_map port_index="25" component_pin="BankC_40"/>
                <pin_map port_index="26" component_pin="BankC_42"/>
                <pin_map port_index="27" component_pin="BankC_43"/>
                <pin_map port_index="28" component_pin="BankC_45"/>
                <pin_map port_index="29" component_pin="BankC_46"/>
                <pin_map port_index="30" component_pin="BankC_48"/>
                <pin_map port_index="31" component_pin="BankC_49"/>

            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="gpio_bank_c_tri_o" dir="out" left="31" right="0">
            <pin_maps>
                <pin_map port_index="0" component_pin="BankC_2"/>
                <pin_map port_index="1" component_pin="BankC_3"/>
                <pin_map port_index="2" component_pin="BankC_5"/>
                <pin_map port_index="3" component_pin="BankC_6"/>
                <pin_map port_index="4" component_pin="BankC_8"/>
                <pin_map port_index="5" component_pin="BankC_9"/>
                <pin_map port_index="6" component_pin="BankC_11"/>
                <pin_map port_index="7" component_pin="BankC_12"/>
                <pin_map port_index="8" component_pin="BankC_14"/>
                <pin_map port_index="9" component_pin="BankC_15"/>
                <pin_map port_index="10" component_pin="BankC_17"/>
                <pin_map port_index="11" component_pin="BankC_18"/>
                <pin_map port_index="12" component_pin="BankC_20"/>
                <pin_map port_index="13" component_pin="BankC_21"/>
                <pin_map port_index="14" component_pin="BankC_23"/>
                <pin_map port_index="15" component_pin="BankC_24"/>
                <pin_map port_index="16" component_pin="BankC_27"/>
                <pin_map port_index="17" component_pin="BankC_28"/>
                <pin_map port_index="18" component_pin="BankC_30"/>
                <pin_map port_index="19" component_pin="BankC_31"/>
                <pin_map port_index="20" component_pin="BankC_33"/>
                <pin_map port_index="21" component_pin="BankC_34"/>
                <pin_map port_index="22" component_pin="BankC_36"/>
                <pin_map port_index="23" component_pin="BankC_37"/>
                <pin_map port_index="24" component_pin="BankC_39"/>
                <pin_map port_index="25" component_pin="BankC_40"/>
                <pin_map port_index="26" component_pin="BankC_42"/>
                <pin_map port_index="27" component_pin="BankC_43"/>
                <pin_map port_index="28" component_pin="BankC_45"/>
                <pin_map port_index="29" component_pin="BankC_46"/>
                <pin_map port_index="30" component_pin="BankC_48"/>
                <pin_map port_index="31" component_pin="BankC_49"/>

            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_T" physical_port="gpio_bank_c_tri_t" dir="out" left="31" right="0">
            <pin_maps>
                <pin_map port_index="0" component_pin="BankC_2"/>
                <pin_map port_index="1" component_pin="BankC_3"/>
                <pin_map port_index="2" component_pin="BankC_5"/>
                <pin_map port_index="3" component_pin="BankC_6"/>
                <pin_map port_index="4" component_pin="BankC_8"/>
                <pin_map port_index="5" component_pin="BankC_9"/>
                <pin_map port_index="6" component_pin="BankC_11"/>
                <pin_map port_index="7" component_pin="BankC_12"/>
                <pin_map port_index="8" component_pin="BankC_14"/>
                <pin_map port_index="9" component_pin="BankC_15"/>
                <pin_map port_index="10" component_pin="BankC_17"/>
                <pin_map port_index="11" component_pin="BankC_18"/>
                <pin_map port_index="12" component_pin="BankC_20"/>
                <pin_map port_index="13" component_pin="BankC_21"/>
                <pin_map port_index="14" component_pin="BankC_23"/>
                <pin_map port_index="15" component_pin="BankC_24"/>
                <pin_map port_index="16" component_pin="BankC_27"/>
                <pin_map port_index="17" component_pin="BankC_28"/>
                <pin_map port_index="18" component_pin="BankC_30"/>
                <pin_map port_index="19" component_pin="BankC_31"/>
                <pin_map port_index="20" component_pin="BankC_33"/>
                <pin_map port_index="21" component_pin="BankC_34"/>
                <pin_map port_index="22" component_pin="BankC_36"/>
                <pin_map port_index="23" component_pin="BankC_37"/>
                <pin_map port_index="24" component_pin="BankC_39"/>
                <pin_map port_index="25" component_pin="BankC_40"/>
                <pin_map port_index="26" component_pin="BankC_42"/>
                <pin_map port_index="27" component_pin="BankC_43"/>
                <pin_map port_index="28" component_pin="BankC_45"/>
                <pin_map port_index="29" component_pin="BankC_46"/>
                <pin_map port_index="30" component_pin="BankC_48"/>
                <pin_map port_index="31" component_pin="BankC_49"/>

            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="gpio_bank_d" type="xilinx.com:interface:gpio_rtl:1.0" of_component="gpio_bank_d" preset_proc="gpio_bank_d_preset">
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="gpio_bank_d_tri_i" dir="in" left="27" right="0">
            <pin_maps>
                <pin_map port_index="0" component_pin="BankD_2_LED2"/>
                <pin_map port_index="1" component_pin="BankD_3_LED3"/>
                <pin_map port_index="2" component_pin="BankD_5_LED6"/>
                <pin_map port_index="3" component_pin="BankD_6_LED7"/>
                <pin_map port_index="4" component_pin="BankD_8"/>
                <pin_map port_index="5" component_pin="BankD_9"/>
                <pin_map port_index="6" component_pin="BankD_11"/>
                <pin_map port_index="7" component_pin="BankD_12"/>
                <pin_map port_index="8" component_pin="BankD_14_USB_TXD"/>
                <pin_map port_index="9" component_pin="BankD_15_UDX_RXD"/>
                <pin_map port_index="10" component_pin="BankD_23_TDI"/>
                <pin_map port_index="11" component_pin="BankD_24_TDO"/>
                <pin_map port_index="12" component_pin="BankD_27_TCK"/>
                <pin_map port_index="13" component_pin="BankD_28_TMS"/>
                <pin_map port_index="14" component_pin="BankD_30_AVN"/>
                <pin_map port_index="15" component_pin="BankD_31_AVP"/>
                <pin_map port_index="16" component_pin="BankD_33_AGND"/>
                <pin_map port_index="17" component_pin="BankD_34_AVREF"/>
                <pin_map port_index="18" component_pin="BankD_36_PROGRAM"/>
                <pin_map port_index="19" component_pin="BankD_37_DONE"/>
                <pin_map port_index="20" component_pin="BankD_39_RESET"/>
                <pin_map port_index="21" component_pin="BankD_40_100MHZ"/>
                <pin_map port_index="22" component_pin="BankD_42"/>
                <pin_map port_index="23" component_pin="BankD_43"/>
                <pin_map port_index="24" component_pin="BankD_45_LED5"/>
                <pin_map port_index="25" component_pin="BankD_46_LED4"/>
                <pin_map port_index="26" component_pin="BankD_48_LED1"/>
                <pin_map port_index="27" component_pin="BankD_49_LED0"/>


            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_O" physical_port="gpio_bank_d_tri_o" dir="out" left="27" right="0">
            <pin_maps>
                <pin_map port_index="0" component_pin="BankD_2_LED2"/>
                <pin_map port_index="1" component_pin="BankD_3_LED3"/>
                <pin_map port_index="2" component_pin="BankD_5_LED6"/>
                <pin_map port_index="3" component_pin="BankD_6_LED7"/>
                <pin_map port_index="4" component_pin="BankD_8"/>
                <pin_map port_index="5" component_pin="BankD_9"/>
                <pin_map port_index="6" component_pin="BankD_11"/>
                <pin_map port_index="7" component_pin="BankD_12"/>
                <pin_map port_index="8" component_pin="BankD_14_USB_TXD"/>
                <pin_map port_index="9" component_pin="BankD_15_UDX_RXD"/>
                <pin_map port_index="10" component_pin="BankD_23_TDI"/>
                <pin_map port_index="11" component_pin="BankD_24_TDO"/>
                <pin_map port_index="12" component_pin="BankD_27_TCK"/>
                <pin_map port_index="13" component_pin="BankD_28_TMS"/>
                <pin_map port_index="14" component_pin="BankD_30_AVN"/>
                <pin_map port_index="15" component_pin="BankD_31_AVP"/>
                <pin_map port_index="16" component_pin="BankD_33_AGND"/>
                <pin_map port_index="17" component_pin="BankD_34_AVREF"/>
                <pin_map port_index="18" component_pin="BankD_36_PROGRAM"/>
                <pin_map port_index="19" component_pin="BankD_37_DONE"/>
                <pin_map port_index="20" component_pin="BankD_39_RESET"/>
                <pin_map port_index="21" component_pin="BankD_40_100MHZ"/>
                <pin_map port_index="22" component_pin="BankD_42"/>
                <pin_map port_index="23" component_pin="BankD_43"/>
                <pin_map port_index="24" component_pin="BankD_45_LED5"/>
                <pin_map port_index="25" component_pin="BankD_46_LED4"/>
                <pin_map port_index="26" component_pin="BankD_48_LED1"/>
                <pin_map port_index="27" component_pin="BankD_49_LED0"/>


            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_T" physical_port="gpio_bank_d_tri_t" dir="out" left="27" right="0">
            <pin_maps>
                <pin_map port_index="0" component_pin="BankD_2_LED2"/>
                <pin_map port_index="1" component_pin="BankD_3_LED3"/>
                <pin_map port_index="2" component_pin="BankD_5_LED6"/>
                <pin_map port_index="3" component_pin="BankD_6_LED7"/>
                <pin_map port_index="4" component_pin="BankD_8"/>
                <pin_map port_index="5" component_pin="BankD_9"/>
                <pin_map port_index="6" component_pin="BankD_11"/>
                <pin_map port_index="7" component_pin="BankD_12"/>
                <pin_map port_index="8" component_pin="BankD_14_USB_TXD"/>
                <pin_map port_index="9" component_pin="BankD_15_UDX_RXD"/>
                <pin_map port_index="10" component_pin="BankD_23_TDI"/>
                <pin_map port_index="11" component_pin="BankD_24_TDO"/>
                <pin_map port_index="12" component_pin="BankD_27_TCK"/>
                <pin_map port_index="13" component_pin="BankD_28_TMS"/>
                <pin_map port_index="14" component_pin="BankD_30_AVN"/>
                <pin_map port_index="15" component_pin="BankD_31_AVP"/>
                <pin_map port_index="16" component_pin="BankD_33_AGND"/>
                <pin_map port_index="17" component_pin="BankD_34_AVREF"/>
                <pin_map port_index="18" component_pin="BankD_36_PROGRAM"/>
                <pin_map port_index="19" component_pin="BankD_37_DONE"/>
                <pin_map port_index="20" component_pin="BankD_39_RESET"/>
                <pin_map port_index="21" component_pin="BankD_40_100MHZ"/>
                <pin_map port_index="22" component_pin="BankD_42"/>
                <pin_map port_index="23" component_pin="BankD_43"/>
                <pin_map port_index="24" component_pin="BankD_45_LED5"/>
                <pin_map port_index="25" component_pin="BankD_46_LED4"/>
                <pin_map port_index="26" component_pin="BankD_48_LED1"/>
                <pin_map port_index="27" component_pin="BankD_49_LED0"/>


            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      </interfaces>
  </component>
  <component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory">
	<description>256 MB DDR3 memory</description>
	<parameters>
        <parameter name="ddr_type" value="ddr3"/>
        <parameter name="size" value="256MB"/>
	</parameters>
  </component>
  <component name="led_8bits" display_name="8 LEDs" type="chip" sub_type="led" major_group="GPIO">
	<description>LEDs 7 to 0</description>
  </component>

  <component name="qspi_flash" display_name="Quad SPI Flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory" part_name="SST26VF032" vendor="Microchip" spec_url="https://www.microchip.com/wwwproducts/en/SST26VF032">
  	<description>4 MB of nonvolatile storage that can be used for configuration or data storage</description>
  </component>
  <component name="reset" display_name="System Reset" type="chip" sub_type="system_reset" major_group="Reset">
  	<description>CPU Reset Push Button, active low</description>
  </component>
  <component name="sys_clock" display_name="System Clock" type="chip" sub_type="system_clock" major_group="Clocks">
  	<description>3.3V Single-Ended 100MHz oscillator used as system clock on the board</description>
  </component>
  <component name="usb_uart" display_name="USB UART" type="chip" sub_type="uart" major_group="UART">
  	<description>USB-to-UART Bridge, which allows a connection to a host computer with a USB port</description>
  </component>
   <component name="gpio_bank_a" display_name="GPIO Bank A Pins" type="chip" sub_type="led" major_group="GPIO">
  	<description>GPIO Bank A Pins</description>
  </component>
   <component name="gpio_bank_b" display_name="GPIO Bank B Pins" type="chip" sub_type="chip" major_group="GPIO">
  	<description>GPIO Bank B Pins</description>
  </component>
   <component name="gpio_bank_c" display_name="GPIO Bank C Pins" type="chip" sub_type="chip" major_group="GPIO">
  	<description>GPIO Bank C Pins</description>
  </component>
   <component name="gpio_bank_d" display_name="GPIO Bank D Pins" type="chip" sub_type="chip" major_group="GPIO">
  	<description>GPIO Bank D Pins</description>
  </component>
</components>
<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
  <connection name="part0_led_8bits" component1="part0" component2="led_8bits">
    <connection_map name="part0_led_8bits_1" c1_st_index="1" c1_end_index="8" c2_st_index="0" c2_end_index="7"/>
   </connection>
  <connection name="part0_qspi_flash" component1="part0" component2="qspi_flash">
    <connection_map name="part0_qspi_flash_1" c1_st_index="9" c1_end_index="14" c2_st_index="0" c2_end_index="5"/>
  </connection>
  <connection name="part0_reset" component1="part0" component2="reset">
    <connection_map name="part0_reset_1" c1_st_index="15" c1_end_index="15" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_sys_clock" component1="part0" component2="sys_clock">
    <connection_map name="part0_sys_clock_1" c1_st_index="0" c1_end_index="0" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_usb_uart" component1="part0" component2="usb_uart">
    <connection_map name="part0_usb_uart_1" c1_st_index="16" c1_end_index="17" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_gpio_bank_a" component1="part0" component2="gpio_bank_a">
    <connection_map name="part0_gpio_bank_a_1" c1_st_index="18" c1_end_index="49" c2_st_index="0" c2_end_index="31"/>
  </connection>
   <connection name="part0_gpio_bank_b" component1="part0" component2="gpio_bank_b">
    <connection_map name="part0_gpio_bank_b_1" c1_st_index="50" c1_end_index="81" c2_st_index="0" c2_end_index="31"/>
  </connection>
   <connection name="part0_gpio_bank_c" component1="part0" component2="gpio_bank_c">
    <connection_map name="part0_gpio_bank_c_1" c1_st_index="82" c1_end_index="113" c2_st_index="0" c2_end_index="31"/>
  </connection>
   <connection name="part0_gpio_bank_d" component1="part0" component2="gpio_bank_d">
    <connection_map name="part0_gpio_bank_d_1" c1_st_index="114" c1_end_index="141" c2_st_index="0" c2_end_index="27"/>
  </connection>
</connections>
</board>

