TimeQuest Timing Analyzer report for check
Thu Aug 06 00:58:48 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 13. Slow Model Setup: 'clk_sample[9]'
 14. Slow Model Hold: 'clk_sample[9]'
 15. Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 16. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 18. Slow Model Minimum Pulse Width: 'clk_sample[9]'
 19. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 20. Slow Model Minimum Pulse Width: 'iCLK_50'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 31. Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 32. Fast Model Setup: 'clk_sample[9]'
 33. Fast Model Hold: 'clk_sample[9]'
 34. Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 35. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 36. Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'
 37. Fast Model Minimum Pulse Width: 'clk_sample[9]'
 38. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 39. Fast Model Minimum Pulse Width: 'iCLK_50'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; check                                                              ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; Clock Name                              ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                     ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+
; clk_sample[9]                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { clk_sample[9] }                           ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; Generated ; 15.384 ; 65.0 MHz   ; 0.000 ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] } ;
; iCLK_50                                 ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                 ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] } ;
+-----------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                       ;
+------------+-----------------+-----------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note ;
+------------+-----------------+-----------------------------------------+------+
; 128.24 MHz ; 128.24 MHz      ; CLKPLL_inst|altpll_component|pll|clk[0] ;      ;
; 317.36 MHz ; 317.36 MHz      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;      ;
; 400.32 MHz ; 400.32 MHz      ; clk_sample[9]                           ;      ;
+------------+-----------------+-----------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------+
; Slow Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; -6.071 ; -365.581      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -3.755 ; -63.831       ;
; clk_sample[9]                           ; -1.498 ; -14.432       ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Slow Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clk_sample[9]                           ; -1.680 ; -26.880       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.814 ; -0.901        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.049 ; -0.049        ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.500 ; -25.000       ;
; clk_sample[9]                           ; -0.500 ; -16.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 5.565  ; 0.000         ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -6.071 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.342     ; 2.702      ;
; -5.998 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.344     ; 2.627      ;
; -5.924 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.332     ; 2.565      ;
; -5.889 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.320     ; 2.542      ;
; -5.878 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.351     ; 2.500      ;
; -5.871 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.342     ; 2.502      ;
; -5.868 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.363     ; 2.478      ;
; -5.862 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.397     ; 2.438      ;
; -5.862 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.330     ; 2.505      ;
; -5.859 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.359     ; 2.473      ;
; -5.855 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.340     ; 2.488      ;
; -5.853 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.362     ; 2.464      ;
; -5.851 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.349     ; 2.475      ;
; -5.847 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.341     ; 2.479      ;
; -5.816 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.379     ; 2.410      ;
; -5.814 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.370     ; 2.417      ;
; -5.776 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.347     ; 2.402      ;
; -5.753 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.322     ; 2.404      ;
; -5.736 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.412     ; 2.297      ;
; -5.724 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.356     ; 2.341      ;
; -5.710 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.350     ; 2.333      ;
; -5.688 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.336     ; 2.325      ;
; -5.687 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.327     ; 2.333      ;
; -5.685 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.359     ; 2.299      ;
; -5.685 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.340     ; 2.318      ;
; -5.679 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.377     ; 2.275      ;
; -5.678 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.331     ; 2.320      ;
; -5.675 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.358     ; 2.290      ;
; -5.674 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.392     ; 2.255      ;
; -5.670 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.367     ; 2.276      ;
; -5.662 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.369     ; 2.266      ;
; -5.659 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.378     ; 2.254      ;
; -5.657 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.335     ; 2.295      ;
; -5.650 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.349     ; 2.274      ;
; -5.646 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.391     ; 2.228      ;
; -5.646 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.383     ; 2.236      ;
; -5.644 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.380     ; 2.237      ;
; -5.639 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.363     ; 2.249      ;
; -5.634 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.400     ; 2.207      ;
; -5.628 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.375     ; 2.226      ;
; -5.575 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.389     ; 2.159      ;
; -5.557 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.369     ; 2.161      ;
; -5.508 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.330     ; 2.151      ;
; -5.499 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.328     ; 2.144      ;
; -5.493 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.326     ; 2.140      ;
; -5.448 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.318     ; 2.103      ;
; -5.384 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.343     ; 2.014      ;
; -5.287 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.328     ; 1.932      ;
; -5.201 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.333     ; 1.841      ;
; -5.191 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.335     ; 1.829      ;
; -5.189 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.338     ; 1.824      ;
; -5.186 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.345     ; 1.814      ;
; -5.183 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.355     ; 1.801      ;
; -5.179 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.326     ; 1.826      ;
; -5.173 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.330     ; 1.816      ;
; -5.160 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.386     ; 1.747      ;
; -4.953 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.357     ; 1.569      ;
; -4.951 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.399     ; 1.525      ;
; -4.948 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.342     ; 1.579      ;
; -4.935 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.349     ; 1.559      ;
; -4.923 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.383     ; 1.513      ;
; -4.919 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.369     ; 1.523      ;
; -4.915 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.365     ; 1.523      ;
; -4.627 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -3.375     ; 1.225      ;
; -3.172 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.197     ; 1.019      ;
; -3.104 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.200     ; 0.948      ;
; -3.098 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.200     ; 0.942      ;
; -0.415 ; clk_sample[9]                           ; WR_PREV                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.102      ; 0.807      ;
; -0.414 ; clk_sample[9]                           ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.102      ; 0.806      ;
; -0.414 ; clk_sample[9]                           ; WR_EDGE                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.102      ; 0.806      ;
; -0.411 ; clk_sample[9]                           ; WR_PREV                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.102      ; 0.807      ;
; -0.410 ; clk_sample[9]                           ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.102      ; 0.806      ;
; -0.410 ; clk_sample[9]                           ; WR_EDGE                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.102      ; 0.806      ;
; -0.177 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.190      ; 0.657      ;
; -0.173 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.190      ; 0.657      ;
; 7.586  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.071      ; 7.834      ;
; 7.586  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.071      ; 7.834      ;
; 7.586  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.071      ; 7.834      ;
; 7.586  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.071      ; 7.834      ;
; 7.586  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.071      ; 7.834      ;
; 7.586  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.071      ; 7.834      ;
; 7.586  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.071      ; 7.834      ;
; 7.586  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.071      ; 7.834      ;
; 7.586  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.071      ; 7.834      ;
; 7.586  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.071      ; 7.834      ;
; 7.586  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.071      ; 7.834      ;
; 7.586  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.071      ; 7.834      ;
; 7.680  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.059      ; 7.728      ;
; 7.680  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.059      ; 7.728      ;
; 7.680  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.059      ; 7.728      ;
; 7.680  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.059      ; 7.728      ;
; 7.680  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.059      ; 7.728      ;
; 7.680  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.059      ; 7.728      ;
; 7.680  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.059      ; 7.728      ;
; 7.680  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.059      ; 7.728      ;
; 7.680  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.059      ; 7.728      ;
; 7.680  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.059      ; 7.728      ;
; 7.680  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.059      ; 7.728      ;
; 7.680  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.059      ; 7.728      ;
; 7.702  ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.088      ; 7.735      ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.141      ; 5.940      ;
; -3.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.141      ; 5.940      ;
; -3.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.141      ; 5.940      ;
; -3.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.141      ; 5.940      ;
; -3.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.141      ; 5.940      ;
; -3.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.141      ; 5.940      ;
; -3.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.141      ; 5.940      ;
; -3.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.141      ; 5.940      ;
; -3.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.141      ; 5.940      ;
; -3.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.141      ; 5.940      ;
; -3.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.141      ; 5.940      ;
; -3.755 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.141      ; 5.940      ;
; -3.651 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.135      ; 5.830      ;
; -3.651 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.135      ; 5.830      ;
; -3.651 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.135      ; 5.830      ;
; -3.651 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.135      ; 5.830      ;
; -3.651 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.135      ; 5.830      ;
; -3.651 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.135      ; 5.830      ;
; -3.651 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.135      ; 5.830      ;
; -3.651 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.135      ; 5.830      ;
; -3.651 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.135      ; 5.830      ;
; -3.651 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.135      ; 5.830      ;
; -3.651 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.135      ; 5.830      ;
; -3.651 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.135      ; 5.830      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.643 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.149      ; 5.836      ;
; -3.622 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.159      ; 5.825      ;
; -3.622 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.159      ; 5.825      ;
; -3.622 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.159      ; 5.825      ;
; -3.622 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.159      ; 5.825      ;
; -3.622 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.159      ; 5.825      ;
; -3.622 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.159      ; 5.825      ;
; -3.622 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.159      ; 5.825      ;
; -3.622 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.159      ; 5.825      ;
; -3.622 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.159      ; 5.825      ;
; -3.622 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.159      ; 5.825      ;
; -3.622 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.159      ; 5.825      ;
; -3.622 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.159      ; 5.825      ;
; -3.612 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.150      ; 5.806      ;
; -3.612 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.150      ; 5.806      ;
; -3.612 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.150      ; 5.806      ;
; -3.612 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.150      ; 5.806      ;
; -3.612 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.150      ; 5.806      ;
; -3.612 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.150      ; 5.806      ;
; -3.612 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.150      ; 5.806      ;
; -3.612 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.150      ; 5.806      ;
; -3.612 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.150      ; 5.806      ;
; -3.612 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.150      ; 5.806      ;
; -3.612 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.150      ; 5.806      ;
; -3.612 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.150      ; 5.806      ;
; -3.609 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.139      ; 5.792      ;
; -3.609 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.139      ; 5.792      ;
; -3.609 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.139      ; 5.792      ;
; -3.609 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.139      ; 5.792      ;
; -3.609 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.139      ; 5.792      ;
; -3.609 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.139      ; 5.792      ;
; -3.609 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.139      ; 5.792      ;
; -3.609 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.139      ; 5.792      ;
; -3.609 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.139      ; 5.792      ;
; -3.609 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.139      ; 5.792      ;
; -3.609 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.139      ; 5.792      ;
; -3.609 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.139      ; 5.792      ;
; -3.551 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.117      ; 5.712      ;
; -3.551 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.117      ; 5.712      ;
; -3.551 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.117      ; 5.712      ;
; -3.551 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.117      ; 5.712      ;
; -3.551 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.117      ; 5.712      ;
; -3.551 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.117      ; 5.712      ;
; -3.551 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.117      ; 5.712      ;
; -3.551 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.117      ; 5.712      ;
; -3.551 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.117      ; 5.712      ;
; -3.551 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.117      ; 5.712      ;
; -3.551 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.117      ; 5.712      ;
; -3.551 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.117      ; 5.712      ;
; -3.512 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.154      ; 5.710      ;
; -3.512 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.154      ; 5.710      ;
; -3.512 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.154      ; 5.710      ;
; -3.512 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 2.154      ; 5.710      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk_sample[9]'                                                                                       ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; -1.498 ; check_counter[0]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.534      ;
; -1.437 ; check_counter[1]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.473      ;
; -1.427 ; check_counter[0]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.463      ;
; -1.367 ; check_counter[2]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.403      ;
; -1.366 ; check_counter[1]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.402      ;
; -1.356 ; check_counter[0]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.392      ;
; -1.331 ; check_counter[3]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.367      ;
; -1.296 ; check_counter[2]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.332      ;
; -1.295 ; check_counter[1]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.331      ;
; -1.285 ; check_counter[0]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.321      ;
; -1.260 ; check_counter[3]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.296      ;
; -1.225 ; check_counter[4]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.261      ;
; -1.225 ; check_counter[2]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.261      ;
; -1.224 ; check_counter[1]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.260      ;
; -1.214 ; check_counter[0]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.250      ;
; -1.189 ; check_counter[3]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.225      ;
; -1.182 ; check_counter[5]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.218      ;
; -1.154 ; check_counter[4]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.190      ;
; -1.154 ; check_counter[2]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.190      ;
; -1.153 ; check_counter[1]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.189      ;
; -1.143 ; check_counter[0]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.179      ;
; -1.118 ; check_counter[3]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.154      ;
; -1.111 ; check_counter[6]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.147      ;
; -1.111 ; check_counter[5]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.147      ;
; -1.083 ; check_counter[4]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.119      ;
; -1.083 ; check_counter[2]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.119      ;
; -1.082 ; check_counter[1]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.118      ;
; -1.072 ; check_counter[0]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.108      ;
; -1.047 ; check_counter[3]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.083      ;
; -1.040 ; check_counter[6]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.076      ;
; -1.040 ; check_counter[5]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.076      ;
; -1.016 ; check_counter[7]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.052      ;
; -1.012 ; check_counter[4]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.048      ;
; -1.012 ; check_counter[2]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.048      ;
; -1.011 ; check_counter[1]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.047      ;
; -1.001 ; check_counter[0]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.037      ;
; -0.976 ; check_counter[3]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.012      ;
; -0.969 ; check_counter[6]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.005      ;
; -0.969 ; check_counter[5]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 2.005      ;
; -0.945 ; check_counter[7]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.981      ;
; -0.941 ; check_counter[4]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.977      ;
; -0.941 ; check_counter[2]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.977      ;
; -0.940 ; check_counter[1]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.976      ;
; -0.905 ; check_counter[3]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.941      ;
; -0.898 ; check_counter[6]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.934      ;
; -0.898 ; check_counter[5]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.934      ;
; -0.888 ; check_counter[8]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.924      ;
; -0.874 ; check_counter[7]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.910      ;
; -0.870 ; check_counter[4]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.906      ;
; -0.870 ; check_counter[2]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.906      ;
; -0.842 ; check_counter[0]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.878      ;
; -0.834 ; check_counter[3]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.870      ;
; -0.827 ; check_counter[6]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.863      ;
; -0.827 ; check_counter[5]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.863      ;
; -0.817 ; check_counter[8]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.853      ;
; -0.803 ; check_counter[7]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.839      ;
; -0.799 ; check_counter[4]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.835      ;
; -0.781 ; check_counter[1]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.817      ;
; -0.774 ; check_counter[9]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.810      ;
; -0.771 ; check_counter[0]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.807      ;
; -0.756 ; check_counter[6]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.792      ;
; -0.756 ; check_counter[5]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.792      ;
; -0.746 ; check_counter[8]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.782      ;
; -0.738 ; check_counter[10] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.774      ;
; -0.732 ; check_counter[7]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.768      ;
; -0.728 ; check_counter[4]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.764      ;
; -0.711 ; check_counter[2]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.747      ;
; -0.710 ; check_counter[1]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.746      ;
; -0.703 ; check_counter[9]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.739      ;
; -0.700 ; check_counter[0]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.736      ;
; -0.685 ; check_counter[6]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.721      ;
; -0.685 ; check_counter[5]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.721      ;
; -0.675 ; check_counter[8]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.711      ;
; -0.675 ; check_counter[3]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.711      ;
; -0.667 ; check_counter[10] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.703      ;
; -0.661 ; check_counter[7]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.697      ;
; -0.640 ; check_counter[11] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.676      ;
; -0.640 ; check_counter[2]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.676      ;
; -0.639 ; check_counter[1]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.675      ;
; -0.632 ; check_counter[9]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.668      ;
; -0.629 ; check_counter[0]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.665      ;
; -0.614 ; check_counter[6]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.650      ;
; -0.604 ; check_counter[12] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; check_counter[8]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; check_counter[3]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.640      ;
; -0.596 ; check_counter[10] ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.632      ;
; -0.590 ; check_counter[7]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.626      ;
; -0.569 ; check_counter[11] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.605      ;
; -0.569 ; check_counter[4]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.605      ;
; -0.569 ; check_counter[2]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.605      ;
; -0.568 ; check_counter[1]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.604      ;
; -0.561 ; check_counter[9]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.597      ;
; -0.558 ; check_counter[0]  ; check_counter[3]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.594      ;
; -0.533 ; check_counter[12] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; check_counter[8]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; check_counter[3]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.569      ;
; -0.526 ; check_counter[5]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.562      ;
; -0.525 ; check_counter[10] ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.561      ;
; -0.519 ; check_counter[7]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.555      ;
; -0.498 ; check_counter[11] ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.534      ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk_sample[9]'                                                                                                                  ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                            ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; -1.680 ; ON                ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.680 ; ON                ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.680 ; ON                ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.680 ; ON                ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.680 ; ON                ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.680 ; ON                ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.680 ; ON                ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.680 ; ON                ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.680 ; ON                ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.680 ; ON                ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.680 ; ON                ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.680 ; ON                ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.680 ; ON                ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.680 ; ON                ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.680 ; ON                ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.680 ; ON                ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.049      ;
; -1.646 ; RST               ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.646 ; RST               ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.646 ; RST               ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.646 ; RST               ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.646 ; RST               ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.646 ; RST               ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.646 ; RST               ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.646 ; RST               ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.646 ; RST               ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.646 ; RST               ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.646 ; RST               ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.646 ; RST               ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.646 ; RST               ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.646 ; RST               ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.646 ; RST               ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.646 ; RST               ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.462      ; 2.082      ;
; -1.500 ; sampler_off       ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; -1.500 ; sampler_off       ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; -1.500 ; sampler_off       ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; -1.500 ; sampler_off       ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; -1.500 ; sampler_off       ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; -1.500 ; sampler_off       ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; -1.500 ; sampler_off       ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; -1.500 ; sampler_off       ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; -1.500 ; sampler_off       ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; -1.500 ; sampler_off       ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; -1.500 ; sampler_off       ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; -1.500 ; sampler_off       ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; -1.500 ; sampler_off       ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; -1.500 ; sampler_off       ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; -1.500 ; sampler_off       ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; -1.500 ; sampler_off       ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 3.463      ; 2.229      ;
; 0.531  ; check_counter[15] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.797      ;
; 0.803  ; check_counter[0]  ; check_counter[0]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.069      ;
; 0.806  ; check_counter[9]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; check_counter[13] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.072      ;
; 0.813  ; check_counter[1]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; check_counter[2]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[4]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[7]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[11] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; check_counter[14] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.080      ;
; 0.838  ; check_counter[10] ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; check_counter[5]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; check_counter[6]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.105      ;
; 0.846  ; check_counter[3]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; check_counter[8]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; check_counter[12] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.112      ;
; 1.186  ; check_counter[0]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.452      ;
; 1.189  ; check_counter[13] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; check_counter[9]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.455      ;
; 1.196  ; check_counter[1]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.462      ;
; 1.197  ; check_counter[14] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[4]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[2]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; check_counter[11] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.463      ;
; 1.224  ; check_counter[10] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; check_counter[6]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.491      ;
; 1.225  ; check_counter[5]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.491      ;
; 1.232  ; check_counter[8]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; check_counter[12] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; check_counter[3]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.498      ;
; 1.257  ; check_counter[0]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.523      ;
; 1.260  ; check_counter[13] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; check_counter[9]  ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.526      ;
; 1.267  ; check_counter[1]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.533      ;
; 1.268  ; check_counter[4]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; check_counter[11] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; check_counter[2]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.534      ;
; 1.289  ; check_counter[7]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.555      ;
; 1.295  ; check_counter[10] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.561      ;
; 1.296  ; check_counter[5]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.562      ;
; 1.303  ; check_counter[12] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; check_counter[8]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; check_counter[3]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.569      ;
; 1.328  ; check_counter[0]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.594      ;
; 1.331  ; check_counter[9]  ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.597      ;
; 1.338  ; check_counter[1]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.604      ;
; 1.339  ; check_counter[4]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; check_counter[11] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; check_counter[2]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.605      ;
; 1.360  ; check_counter[7]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.626      ;
; 1.366  ; check_counter[10] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.632      ;
; 1.374  ; check_counter[12] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 1.640      ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.814 ; MBED_ON                                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.228      ; 1.680      ;
; -0.046 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.221      ; 2.441      ;
; -0.041 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.221      ; 2.446      ;
; 0.157  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.216      ; 2.639      ;
; 0.214  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.255      ; 2.735      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.472  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.240      ; 2.978      ;
; 0.532  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.221      ; 3.019      ;
; 0.602  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.261      ; 3.129      ;
; 0.613  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.255      ; 3.134      ;
; 0.652  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.918      ;
; 0.653  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.919      ;
; 0.654  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.920      ;
; 0.663  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.221      ; 3.150      ;
; 0.665  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.282      ; 3.213      ;
; 0.667  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.282      ; 3.215      ;
; 0.726  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.220      ; 3.212      ;
; 0.727  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.993      ;
; 0.756  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.231      ; 3.253      ;
; 0.798  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.064      ;
; 0.800  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.066      ;
; 0.803  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.069      ;
; 0.806  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.072      ;
; 0.836  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.011     ; 1.091      ;
; 0.899  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.282      ; 3.447      ;
; 0.902  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.282      ; 3.450      ;
; 0.903  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.216      ; 3.385      ;
; 0.907  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.282      ; 3.455      ;
; 0.908  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.222      ; 3.396      ;
; 0.927  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.261      ; 3.454      ;
; 0.969  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 1.237      ;
; 0.971  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 1.239      ;
; 0.977  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.011      ; 1.254      ;
; 0.980  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.247      ;
; 0.980  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.247      ;
; 1.059  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.282      ; 3.607      ;
; 1.155  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.007     ; 1.414      ;
; 1.157  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.231      ; 3.654      ;
; 1.159  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.231      ; 3.656      ;
; 1.192  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.282      ; 3.740      ;
; 1.194  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.460      ;
; 1.198  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.464      ;
; 1.230  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.027      ; 1.523      ;
; 1.235  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 1.503      ;
; 1.236  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.002      ; 1.504      ;
; 1.284  ; SPI_MASTER_UC:mbed_instant|data_out[7]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.009     ; 1.541      ;
; 1.293  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.282      ; 3.841      ;
; 1.308  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.231      ; 3.805      ;
; 1.311  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.231      ; 3.808      ;
; 1.325  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.591      ;
; 1.330  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.007     ; 1.589      ;
; 1.331  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.597      ;
; 1.338  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.222      ; 3.826      ;
; 1.339  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.282      ; 3.887      ;
; 1.350  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.034      ; 1.650      ;
; 1.450  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.240      ; 3.956      ;
; 1.502  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.018      ; 1.786      ;
; 1.556  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.034     ; 1.788      ;
; 1.580  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.846      ;
; 1.585  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.851      ;
; 1.616  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.282      ; 4.164      ;
; 1.637  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.040      ; 1.943      ;
; 1.651  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.054      ; 1.971      ;
; 1.652  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.918      ;
; 1.654  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.220      ; 4.140      ;
; 1.705  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.231      ; 4.202      ;
; 1.710  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.976      ;
; 1.722  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 1.988      ;
; 1.758  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 2.023      ;
; 1.769  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.032     ; 2.003      ;
; 1.780  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 2.046      ;
; 1.791  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.033      ; 2.090      ;
; 1.791  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.032     ; 2.025      ;
; 1.837  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 2.102      ;
; 1.896  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.054      ; 2.216      ;
; 1.897  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.054      ; 2.217      ;
; 1.901  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.054      ; 2.221      ;
; 1.901  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.054      ; 2.221      ;
; 1.904  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 2.169      ;
; 1.968  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.054      ; 2.288      ;
; 1.974  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 2.239      ;
; 1.979  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.246      ;
; 1.979  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.246      ;
; 1.979  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.246      ;
; 1.979  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.246      ;
; 2.039  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.008     ; 2.297      ;
; 2.062  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.008     ; 2.320      ;
; 2.086  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.353      ;
; 2.086  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.353      ;
; 2.086  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.353      ;
; 2.086  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 2.353      ;
; 2.114  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg0 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.122      ; 4.502      ;
; 2.114  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg1 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.122      ; 4.502      ;
; 2.114  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg2 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.122      ; 4.502      ;
; 2.114  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg3 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.122      ; 4.502      ;
; 2.114  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg4 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.122      ; 4.502      ;
; 2.114  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg5 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.122      ; 4.502      ;
; 2.114  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~porta_address_reg6 ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 2.122      ; 4.502      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.049 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; -0.045 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.190      ; 0.657      ;
; 0.188  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                                                                           ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.102      ; 0.806      ;
; 0.188  ; clk_sample[9]                                                                                                                                        ; WR_EDGE                                                                                                                                                                                                 ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.102      ; 0.806      ;
; 0.189  ; clk_sample[9]                                                                                                                                        ; WR_PREV                                                                                                                                                                                                 ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.102      ; 0.807      ;
; 0.192  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                                                                           ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.102      ; 0.806      ;
; 0.192  ; clk_sample[9]                                                                                                                                        ; WR_EDGE                                                                                                                                                                                                 ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.102      ; 0.806      ;
; 0.193  ; clk_sample[9]                                                                                                                                        ; WR_PREV                                                                                                                                                                                                 ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.102      ; 0.807      ;
; 0.391  ; counter_report[1]                                                                                                                                    ; counter_report[1]                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; counter_report[0]                                                                                                                                    ; counter_report[0]                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; sampler_off                                                                                                                                          ; sampler_off                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.516  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.527  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK[9]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.527  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.531  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.533  ; counter_report[0]                                                                                                                                    ; counter_report[1]                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.799      ;
; 0.568  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.834      ;
; 0.664  ; counter_report[1]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.930      ;
; 0.745  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.011      ;
; 0.746  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.012      ;
; 0.788  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.788  ; clk_sample[0]                                                                                                                                        ; clk_sample[0]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.788  ; RST                                                                                                                                                  ; clk_sample[0]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.788  ; RST                                                                                                                                                  ; clk_sample[1]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.788  ; RST                                                                                                                                                  ; clk_sample[2]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.788  ; RST                                                                                                                                                  ; clk_sample[3]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.788  ; RST                                                                                                                                                  ; clk_sample[4]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.788  ; RST                                                                                                                                                  ; clk_sample[5]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.788  ; RST                                                                                                                                                  ; clk_sample[6]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.788  ; RST                                                                                                                                                  ; clk_sample[7]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.788  ; RST                                                                                                                                                  ; clk_sample[8]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.788  ; RST                                                                                                                                                  ; clk_sample[9]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.054      ;
; 0.794  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.794  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.060      ;
; 0.795  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; MBED_CLK[8]                                                                                                                                          ; MBED_CLK[8]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.799  ; clk_sample[2]                                                                                                                                        ; clk_sample[2]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; clk_sample[4]                                                                                                                                        ; clk_sample[4]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; clk_sample[7]                                                                                                                                        ; clk_sample[7]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.800  ; counter_wait[1]                                                                                                                                      ; counter_wait[1]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.066      ;
; 0.800  ; clk_sample[1]                                                                                                                                        ; clk_sample[1]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.066      ;
; 0.801  ; counter_wait[2]                                                                                                                                      ; counter_wait[2]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; counter_wait[11]                                                                                                                                     ; counter_wait[11]                                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; counter_wait[7]                                                                                                                                      ; counter_wait[7]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.805  ; counter_report[1]                                                                                                                                    ; counter_report[0]                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.809  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.075      ;
; 0.810  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.820  ; clk_sample[8]                                                                                                                                        ; clk_sample[8]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.086      ;
; 0.827  ; counter_wait[8]                                                                                                                                      ; counter_wait[8]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.828  ; MBED_CLK[0]                                                                                                                                          ; MBED_CLK[0]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.828  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.828  ; FIFO_FULL_PREV                                                                                                                                       ; sampler_off                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.831  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; MBED_CLK[5]                                                                                                                                          ; MBED_CLK[5]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; clk_sample[3]                                                                                                                                        ; clk_sample[3]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; clk_sample[5]                                                                                                                                        ; clk_sample[5]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; clk_sample[6]                                                                                                                                        ; clk_sample[6]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.835  ; counter_wait[5]                                                                                                                                      ; counter_wait[5]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.835  ; counter_wait[6]                                                                                                                                      ; counter_wait[6]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.837  ; sampler_off                                                                                                                                          ; WR_EDGE                                                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.842  ; counter_report[0]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.843  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.109      ;
; 0.852  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.852  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.854  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.120      ;
; 0.929  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.093      ; 1.256      ;
; 0.935  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.093      ; 1.262      ;
; 0.942  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.093      ; 1.269      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk_sample[9]'                                                                         ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[0]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[0]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[10]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[10]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[11]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[11]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[12]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[12]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[13]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[13]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[14]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[14]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[15]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[15]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[1]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[1]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[2]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[2]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[3]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[3]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[4]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[4]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[5]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[5]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[6]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[6]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[7]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[7]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[8]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[8]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[9]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[9]               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[9]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[9]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; 7.491 ; 7.491 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; 7.491 ; 7.491 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; 7.453 ; 7.453 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; 7.453 ; 7.453 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; -7.261 ; -7.261 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; -7.261 ; -7.261 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; -7.223 ; -7.223 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; -7.223 ; -7.223 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 13.191 ; 13.191 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 12.870 ; 12.870 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 12.876 ; 12.876 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 13.016 ; 13.016 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 13.151 ; 13.151 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 13.161 ; 13.161 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 13.191 ; 13.191 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 13.175 ; 13.175 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 14.688 ; 14.688 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 14.210 ; 14.210 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 14.087 ; 14.087 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 14.069 ; 14.069 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 14.362 ; 14.362 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 14.254 ; 14.254 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 14.380 ; 14.380 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 14.688 ; 14.688 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 17.637 ; 17.637 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 17.637 ; 17.637 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 17.405 ; 17.405 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 13.709 ; 13.709 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 16.885 ; 16.885 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 16.710 ; 16.710 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 16.830 ; 16.830 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 15.250 ; 15.250 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 13.705 ; 13.705 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 13.342 ; 13.342 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 13.106 ; 13.106 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 13.101 ; 13.101 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 13.415 ; 13.415 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 13.364 ; 13.364 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 13.705 ; 13.705 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 13.418 ; 13.418 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 6.335  ; 6.335  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 6.335  ; 6.335  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 5.417  ; 5.417  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.122  ; 9.122  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.892  ; 8.892  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.122  ; 9.122  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 7.842  ; 7.842  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 7.842  ; 7.842  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[9]                           ; 11.537 ; 11.537 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[0] ; clk_sample[9]                           ; 11.537 ; 11.537 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[1] ; clk_sample[9]                           ; 10.860 ; 10.860 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[2] ; clk_sample[9]                           ; 10.605 ; 10.605 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[3] ; clk_sample[9]                           ; 10.628 ; 10.628 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[4] ; clk_sample[9]                           ; 10.373 ; 10.373 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[5] ; clk_sample[9]                           ; 10.353 ; 10.353 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[6] ; clk_sample[9]                           ; 10.784 ; 10.784 ; Rise       ; clk_sample[9]                           ;
; oHEX1_D[*]  ; clk_sample[9]                           ; 11.603 ; 11.603 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[0] ; clk_sample[9]                           ; 11.603 ; 11.603 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[1] ; clk_sample[9]                           ; 10.811 ; 10.811 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[2] ; clk_sample[9]                           ; 10.563 ; 10.563 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[3] ; clk_sample[9]                           ; 10.811 ; 10.811 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[4] ; clk_sample[9]                           ; 10.792 ; 10.792 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[5] ; clk_sample[9]                           ; 11.008 ; 11.008 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[6] ; clk_sample[9]                           ; 10.761 ; 10.761 ; Rise       ; clk_sample[9]                           ;
; oHEX2_D[*]  ; clk_sample[9]                           ; 11.781 ; 11.781 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[0] ; clk_sample[9]                           ; 10.865 ; 10.865 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[1] ; clk_sample[9]                           ; 11.781 ; 11.781 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[2] ; clk_sample[9]                           ; 10.959 ; 10.959 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[3] ; clk_sample[9]                           ; 11.213 ; 11.213 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[4] ; clk_sample[9]                           ; 10.944 ; 10.944 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[5] ; clk_sample[9]                           ; 11.611 ; 11.611 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[6] ; clk_sample[9]                           ; 11.442 ; 11.442 ; Rise       ; clk_sample[9]                           ;
; oHEX3_D[*]  ; clk_sample[9]                           ; 12.002 ; 12.002 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[0] ; clk_sample[9]                           ; 11.400 ; 11.400 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[1] ; clk_sample[9]                           ; 11.096 ; 11.096 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[2] ; clk_sample[9]                           ; 11.713 ; 11.713 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[3] ; clk_sample[9]                           ; 11.677 ; 11.677 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[4] ; clk_sample[9]                           ; 12.002 ; 12.002 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[5] ; clk_sample[9]                           ; 11.695 ; 11.695 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[6] ; clk_sample[9]                           ; 11.714 ; 11.714 ; Rise       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 8.025  ; 8.025  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 8.025  ; 8.025  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 8.034  ; 8.034  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 8.183  ; 8.183  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 8.311  ; 8.311  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 8.318  ; 8.318  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 8.347  ; 8.347  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 8.330  ; 8.330  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 9.777  ; 9.777  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 9.968  ; 9.968  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 9.810  ; 9.810  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 9.777  ; 9.777  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 10.082 ; 10.082 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 9.976  ; 9.976  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 10.111 ; 10.111 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 10.411 ; 10.411 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 9.421  ; 9.421  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 13.366 ; 13.366 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 13.147 ; 13.147 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 9.421  ; 9.421  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 12.623 ; 12.623 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 12.436 ; 12.436 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 12.555 ; 12.555 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 10.974 ; 10.974 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 10.032 ; 10.032 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 10.319 ; 10.319 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 10.051 ; 10.051 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 10.032 ; 10.032 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 10.365 ; 10.365 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 10.344 ; 10.344 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 10.646 ; 10.646 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 10.362 ; 10.362 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 5.417  ; 5.417  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 6.335  ; 6.335  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 5.417  ; 5.417  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ; 8.892  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.892  ; 8.892  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.122  ; 9.122  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 7.842  ; 7.842  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 7.842  ; 7.842  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[9]                           ; 10.033 ; 10.033 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[0] ; clk_sample[9]                           ; 11.211 ; 11.211 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[1] ; clk_sample[9]                           ; 10.532 ; 10.532 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[2] ; clk_sample[9]                           ; 10.284 ; 10.284 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[3] ; clk_sample[9]                           ; 10.301 ; 10.301 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[4] ; clk_sample[9]                           ; 10.051 ; 10.051 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[5] ; clk_sample[9]                           ; 10.033 ; 10.033 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[6] ; clk_sample[9]                           ; 10.462 ; 10.462 ; Rise       ; clk_sample[9]                           ;
; oHEX1_D[*]  ; clk_sample[9]                           ; 10.016 ; 10.016 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[0] ; clk_sample[9]                           ; 11.065 ; 11.065 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[1] ; clk_sample[9]                           ; 10.272 ; 10.272 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[2] ; clk_sample[9]                           ; 10.016 ; 10.016 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[3] ; clk_sample[9]                           ; 10.271 ; 10.271 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[4] ; clk_sample[9]                           ; 10.250 ; 10.250 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[5] ; clk_sample[9]                           ; 10.468 ; 10.468 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[6] ; clk_sample[9]                           ; 10.217 ; 10.217 ; Rise       ; clk_sample[9]                           ;
; oHEX2_D[*]  ; clk_sample[9]                           ; 10.047 ; 10.047 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[0] ; clk_sample[9]                           ; 10.047 ; 10.047 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[1] ; clk_sample[9]                           ; 10.963 ; 10.963 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[2] ; clk_sample[9]                           ; 10.143 ; 10.143 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[3] ; clk_sample[9]                           ; 10.398 ; 10.398 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[4] ; clk_sample[9]                           ; 10.129 ; 10.129 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[5] ; clk_sample[9]                           ; 10.796 ; 10.796 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[6] ; clk_sample[9]                           ; 10.625 ; 10.625 ; Rise       ; clk_sample[9]                           ;
; oHEX3_D[*]  ; clk_sample[9]                           ; 10.524 ; 10.524 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[0] ; clk_sample[9]                           ; 10.818 ; 10.818 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[1] ; clk_sample[9]                           ; 10.524 ; 10.524 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[2] ; clk_sample[9]                           ; 11.127 ; 11.127 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[3] ; clk_sample[9]                           ; 11.092 ; 11.092 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[4] ; clk_sample[9]                           ; 11.431 ; 11.431 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[5] ; clk_sample[9]                           ; 11.113 ; 11.113 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[6] ; clk_sample[9]                           ; 11.127 ; 11.127 ; Rise       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------+
; Fast Model Setup Summary                                         ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0] ; -3.320 ; -201.116      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -1.898 ; -28.082       ;
; clk_sample[9]                           ; -0.165 ; -0.475        ;
+-----------------------------------------+--------+---------------+


+------------------------------------------------------------------+
; Fast Model Hold Summary                                          ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; clk_sample[9]                           ; -1.237 ; -19.792       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.773 ; -2.941        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.030 ; -0.030        ;
+-----------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                           ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -0.500 ; -25.000       ;
; clk_sample[9]                           ; -0.500 ; -16.000       ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; 5.565  ; 0.000         ;
; iCLK_50                                 ; 10.000 ; 0.000         ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                                                                                                                                                                   ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -3.320 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.983     ; 1.344      ;
; -3.274 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.986     ; 1.295      ;
; -3.257 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.984     ; 1.280      ;
; -3.233 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.982     ; 1.258      ;
; -3.222 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.975     ; 1.254      ;
; -3.213 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.964     ; 1.256      ;
; -3.197 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.001     ; 1.203      ;
; -3.196 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.992     ; 1.211      ;
; -3.194 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.983     ; 1.218      ;
; -3.192 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.991     ; 1.208      ;
; -3.190 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.972     ; 1.225      ;
; -3.185 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.000     ; 1.192      ;
; -3.182 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.989     ; 1.200      ;
; -3.180 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.052     ; 1.135      ;
; -3.174 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.037     ; 1.144      ;
; -3.172 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.004     ; 1.175      ;
; -3.155 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.965     ; 1.197      ;
; -3.147 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.997     ; 1.157      ;
; -3.146 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.992     ; 1.161      ;
; -3.135 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.020     ; 1.122      ;
; -3.135 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.033     ; 1.109      ;
; -3.133 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.011     ; 1.129      ;
; -3.127 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.001     ; 1.133      ;
; -3.125 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.018     ; 1.114      ;
; -3.125 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.982     ; 1.150      ;
; -3.123 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.978     ; 1.152      ;
; -3.122 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.032     ; 1.097      ;
; -3.122 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.019     ; 1.110      ;
; -3.121 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.000     ; 1.128      ;
; -3.118 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.970     ; 1.155      ;
; -3.116 ; check_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.008     ; 1.115      ;
; -3.111 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.009     ; 1.109      ;
; -3.110 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.020     ; 1.097      ;
; -3.110 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.973     ; 1.144      ;
; -3.108 ; check_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.017     ; 1.098      ;
; -3.107 ; check_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.039     ; 1.075      ;
; -3.107 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.003     ; 1.111      ;
; -3.105 ; check_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.022     ; 1.090      ;
; -3.101 ; check_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.990     ; 1.118      ;
; -3.097 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.977     ; 1.127      ;
; -3.062 ; check_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.010     ; 1.059      ;
; -3.038 ; check_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.029     ; 1.016      ;
; -3.005 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.970     ; 1.042      ;
; -2.995 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.968     ; 1.034      ;
; -2.995 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.968     ; 1.034      ;
; -2.982 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.985     ; 1.004      ;
; -2.965 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.961     ; 1.011      ;
; -2.915 ; check_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.970     ; 0.952      ;
; -2.858 ; check_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.974     ; 0.891      ;
; -2.855 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.986     ; 0.876      ;
; -2.855 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.976     ; 0.886      ;
; -2.851 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.995     ; 0.863      ;
; -2.850 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.978     ; 0.879      ;
; -2.849 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.025     ; 0.831      ;
; -2.849 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.968     ; 0.888      ;
; -2.842 ; check_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.971     ; 0.878      ;
; -2.764 ; check_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.038     ; 0.733      ;
; -2.752 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.997     ; 0.762      ;
; -2.751 ; check_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.983     ; 0.775      ;
; -2.748 ; check_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.023     ; 0.732      ;
; -2.740 ; check_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.007     ; 0.740      ;
; -2.738 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.989     ; 0.756      ;
; -2.729 ; check_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.006     ; 0.730      ;
; -2.599 ; check_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -2.014     ; 0.592      ;
; -1.862 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_ON                                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.405     ; 0.497      ;
; -1.853 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.407     ; 0.486      ;
; -1.845 ; SPI_MASTER_UC:mbed_instant|FIN          ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; -1.407     ; 0.478      ;
; -0.200 ; clk_sample[9]                           ; WR_PREV                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.025      ; 0.402      ;
; -0.198 ; clk_sample[9]                           ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.025      ; 0.400      ;
; -0.198 ; clk_sample[9]                           ; WR_EDGE                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.025      ; 0.400      ;
; -0.196 ; clk_sample[9]                           ; WR_PREV                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.025      ; 0.402      ;
; -0.194 ; clk_sample[9]                           ; clk_sample[9]                                                                                                                                                                                             ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.025      ; 0.400      ;
; -0.194 ; clk_sample[9]                           ; WR_EDGE                                                                                                                                                                                                   ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.025      ; 0.400      ;
; -0.086 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.004        ; 0.104      ; 0.367      ;
; -0.082 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.008        ; 0.104      ; 0.367      ;
; 11.578 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.057      ; 3.862      ;
; 11.578 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.057      ; 3.862      ;
; 11.578 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.057      ; 3.862      ;
; 11.578 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.057      ; 3.862      ;
; 11.578 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.057      ; 3.862      ;
; 11.578 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.057      ; 3.862      ;
; 11.578 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.057      ; 3.862      ;
; 11.578 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.057      ; 3.862      ;
; 11.578 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.057      ; 3.862      ;
; 11.578 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.057      ; 3.862      ;
; 11.578 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.057      ; 3.862      ;
; 11.578 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.057      ; 3.862      ;
; 11.595 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.069      ; 3.857      ;
; 11.595 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.069      ; 3.857      ;
; 11.595 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.069      ; 3.857      ;
; 11.595 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.069      ; 3.857      ;
; 11.595 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.069      ; 3.857      ;
; 11.595 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.069      ; 3.857      ;
; 11.595 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.069      ; 3.857      ;
; 11.595 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.069      ; 3.857      ;
; 11.595 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.069      ; 3.857      ;
; 11.595 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.069      ; 3.857      ;
; 11.595 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.069      ; 3.857      ;
; 11.595 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~porta_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.069      ; 3.857      ;
; 11.595 ; RST                                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 15.384       ; 0.088      ; 3.876      ;
+--------+-----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.898 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg0   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.349      ; 3.287      ;
; -1.898 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg1   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.349      ; 3.287      ;
; -1.898 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg2   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.349      ; 3.287      ;
; -1.898 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg3   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.349      ; 3.287      ;
; -1.898 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg4   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.349      ; 3.287      ;
; -1.898 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg5   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.349      ; 3.287      ;
; -1.898 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg6   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.349      ; 3.287      ;
; -1.898 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg7   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.349      ; 3.287      ;
; -1.898 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg8   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.349      ; 3.287      ;
; -1.898 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg9   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.349      ; 3.287      ;
; -1.898 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg10  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.349      ; 3.287      ;
; -1.898 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~porta_address_reg11  ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.349      ; 3.287      ;
; -1.857 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.357      ; 3.254      ;
; -1.857 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.357      ; 3.254      ;
; -1.857 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.357      ; 3.254      ;
; -1.857 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.357      ; 3.254      ;
; -1.857 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.357      ; 3.254      ;
; -1.857 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.357      ; 3.254      ;
; -1.857 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.357      ; 3.254      ;
; -1.857 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.357      ; 3.254      ;
; -1.857 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.357      ; 3.254      ;
; -1.857 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.357      ; 3.254      ;
; -1.857 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.357      ; 3.254      ;
; -1.857 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.357      ; 3.254      ;
; -1.853 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.249      ;
; -1.853 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.249      ;
; -1.853 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.249      ;
; -1.853 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.249      ;
; -1.853 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.249      ;
; -1.853 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.249      ;
; -1.853 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.249      ;
; -1.853 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.249      ;
; -1.853 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.249      ;
; -1.853 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.249      ;
; -1.853 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.249      ;
; -1.853 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.249      ;
; -1.846 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.242      ;
; -1.846 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.242      ;
; -1.846 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.242      ;
; -1.846 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.242      ;
; -1.846 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.242      ;
; -1.846 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.242      ;
; -1.846 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.242      ;
; -1.846 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.242      ;
; -1.846 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.242      ;
; -1.846 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.242      ;
; -1.846 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.242      ;
; -1.846 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.356      ; 3.242      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.228      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.228      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.228      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.228      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.228      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.228      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.228      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.228      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.228      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.228      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.228      ;
; -1.840 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.348      ; 3.228      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.325      ; 3.200      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.366      ; 3.241      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.325      ; 3.200      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.325      ; 3.200      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.325      ; 3.200      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.325      ; 3.200      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.325      ; 3.200      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.325      ; 3.200      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.325      ; 3.200      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.325      ; 3.200      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.325      ; 3.200      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.325      ; 3.200      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.325      ; 3.200      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.366      ; 3.241      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.366      ; 3.241      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.366      ; 3.241      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.366      ; 3.241      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.366      ; 3.241      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.366      ; 3.241      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.366      ; 3.241      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.366      ; 3.241      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.366      ; 3.241      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.366      ; 3.241      ;
; -1.835 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.366      ; 3.241      ;
; -1.818 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.200      ;
; -1.818 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.200      ;
; -1.818 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.200      ;
; -1.818 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.200      ;
; -1.818 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.200      ;
; -1.818 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.200      ;
; -1.818 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.200      ;
; -1.818 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.200      ;
; -1.818 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.200      ;
; -1.818 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.200      ;
; -1.818 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.200      ;
; -1.818 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.342      ; 3.200      ;
; -1.816 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.361      ; 3.217      ;
; -1.816 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.361      ; 3.217      ;
; -1.816 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.361      ; 3.217      ;
; -1.816 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.008        ; 1.361      ; 3.217      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk_sample[9]'                                                                                       ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock  ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+
; -0.165 ; check_counter[0]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.197      ;
; -0.134 ; check_counter[1]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.166      ;
; -0.130 ; check_counter[0]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.162      ;
; -0.100 ; check_counter[2]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.132      ;
; -0.099 ; check_counter[1]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.131      ;
; -0.095 ; check_counter[0]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.127      ;
; -0.078 ; check_counter[3]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.110      ;
; -0.065 ; check_counter[2]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.097      ;
; -0.064 ; check_counter[1]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.096      ;
; -0.060 ; check_counter[0]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.092      ;
; -0.043 ; check_counter[3]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.075      ;
; -0.031 ; check_counter[4]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.063      ;
; -0.030 ; check_counter[2]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.062      ;
; -0.029 ; check_counter[1]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.061      ;
; -0.025 ; check_counter[0]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.057      ;
; -0.008 ; check_counter[3]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.040      ;
; -0.006 ; check_counter[5]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.038      ;
; 0.004  ; check_counter[4]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.028      ;
; 0.005  ; check_counter[2]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.027      ;
; 0.006  ; check_counter[1]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.026      ;
; 0.010  ; check_counter[0]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.022      ;
; 0.027  ; check_counter[3]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.005      ;
; 0.029  ; check_counter[6]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.003      ;
; 0.029  ; check_counter[5]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 1.003      ;
; 0.039  ; check_counter[4]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.993      ;
; 0.040  ; check_counter[2]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.992      ;
; 0.041  ; check_counter[1]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.991      ;
; 0.045  ; check_counter[0]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.987      ;
; 0.062  ; check_counter[3]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.970      ;
; 0.064  ; check_counter[6]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.968      ;
; 0.064  ; check_counter[5]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.968      ;
; 0.074  ; check_counter[4]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.958      ;
; 0.075  ; check_counter[2]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.957      ;
; 0.076  ; check_counter[1]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.956      ;
; 0.078  ; check_counter[7]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.954      ;
; 0.080  ; check_counter[0]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.952      ;
; 0.097  ; check_counter[3]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.935      ;
; 0.099  ; check_counter[6]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.933      ;
; 0.099  ; check_counter[5]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.933      ;
; 0.109  ; check_counter[4]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.923      ;
; 0.110  ; check_counter[2]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.922      ;
; 0.111  ; check_counter[1]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.921      ;
; 0.113  ; check_counter[7]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.919      ;
; 0.132  ; check_counter[3]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.900      ;
; 0.134  ; check_counter[6]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.898      ;
; 0.134  ; check_counter[5]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.898      ;
; 0.144  ; check_counter[4]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.888      ;
; 0.145  ; check_counter[2]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.887      ;
; 0.148  ; check_counter[7]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.884      ;
; 0.156  ; check_counter[8]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.876      ;
; 0.167  ; check_counter[3]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.865      ;
; 0.169  ; check_counter[6]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.863      ;
; 0.169  ; check_counter[5]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.863      ;
; 0.174  ; check_counter[0]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.858      ;
; 0.179  ; check_counter[4]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.853      ;
; 0.183  ; check_counter[7]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.849      ;
; 0.191  ; check_counter[8]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.841      ;
; 0.204  ; check_counter[6]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.828      ;
; 0.204  ; check_counter[5]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.828      ;
; 0.205  ; check_counter[1]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.827      ;
; 0.207  ; check_counter[9]  ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.825      ;
; 0.209  ; check_counter[0]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.823      ;
; 0.214  ; check_counter[4]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.818      ;
; 0.218  ; check_counter[7]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.814      ;
; 0.226  ; check_counter[8]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.806      ;
; 0.229  ; check_counter[10] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.803      ;
; 0.239  ; check_counter[6]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.793      ;
; 0.239  ; check_counter[5]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.793      ;
; 0.239  ; check_counter[2]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.793      ;
; 0.240  ; check_counter[1]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.792      ;
; 0.242  ; check_counter[9]  ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.790      ;
; 0.244  ; check_counter[0]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.788      ;
; 0.253  ; check_counter[7]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.779      ;
; 0.261  ; check_counter[8]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.771      ;
; 0.261  ; check_counter[3]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.771      ;
; 0.264  ; check_counter[10] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.768      ;
; 0.274  ; check_counter[11] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; check_counter[6]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; check_counter[2]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.758      ;
; 0.275  ; check_counter[1]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.757      ;
; 0.277  ; check_counter[9]  ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.755      ;
; 0.279  ; check_counter[0]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.753      ;
; 0.288  ; check_counter[7]  ; check_counter[9]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.744      ;
; 0.295  ; check_counter[12] ; check_counter[15] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.737      ;
; 0.296  ; check_counter[8]  ; check_counter[11] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.736      ;
; 0.296  ; check_counter[3]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.736      ;
; 0.299  ; check_counter[10] ; check_counter[13] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.733      ;
; 0.308  ; check_counter[4]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.724      ;
; 0.309  ; check_counter[11] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.723      ;
; 0.309  ; check_counter[2]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.723      ;
; 0.310  ; check_counter[1]  ; check_counter[4]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.722      ;
; 0.312  ; check_counter[9]  ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.720      ;
; 0.314  ; check_counter[0]  ; check_counter[3]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.718      ;
; 0.323  ; check_counter[7]  ; check_counter[8]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.709      ;
; 0.330  ; check_counter[12] ; check_counter[14] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.702      ;
; 0.331  ; check_counter[8]  ; check_counter[10] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.701      ;
; 0.331  ; check_counter[3]  ; check_counter[5]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.701      ;
; 0.333  ; check_counter[5]  ; check_counter[7]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.699      ;
; 0.334  ; check_counter[10] ; check_counter[12] ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.698      ;
; 0.343  ; check_counter[4]  ; check_counter[6]  ; clk_sample[9] ; clk_sample[9] ; 1.000        ; 0.000      ; 0.689      ;
+--------+-------------------+-------------------+---------------+---------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk_sample[9]'                                                                                                                  ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node           ; Launch Clock                            ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+
; -1.237 ; ON                ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.237 ; ON                ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.237 ; ON                ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.237 ; ON                ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.237 ; ON                ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.237 ; ON                ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.237 ; ON                ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.237 ; ON                ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.237 ; ON                ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.237 ; ON                ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.237 ; ON                ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.237 ; ON                ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.237 ; ON                ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.237 ; ON                ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.237 ; ON                ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.237 ; ON                ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.006      ;
; -1.208 ; RST               ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.208 ; RST               ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.208 ; RST               ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.208 ; RST               ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.208 ; RST               ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.208 ; RST               ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.208 ; RST               ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.208 ; RST               ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.208 ; RST               ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.208 ; RST               ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.208 ; RST               ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.208 ; RST               ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.208 ; RST               ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.208 ; RST               ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.208 ; RST               ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.208 ; RST               ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.035      ;
; -1.162 ; sampler_off       ; check_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; -1.162 ; sampler_off       ; check_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; -1.162 ; sampler_off       ; check_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; -1.162 ; sampler_off       ; check_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; -1.162 ; sampler_off       ; check_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; -1.162 ; sampler_off       ; check_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; -1.162 ; sampler_off       ; check_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; -1.162 ; sampler_off       ; check_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; -1.162 ; sampler_off       ; check_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; -1.162 ; sampler_off       ; check_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; -1.162 ; sampler_off       ; check_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; -1.162 ; sampler_off       ; check_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; -1.162 ; sampler_off       ; check_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; -1.162 ; sampler_off       ; check_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; -1.162 ; sampler_off       ; check_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; -1.162 ; sampler_off       ; check_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9] ; 0.000        ; 2.091      ; 1.081      ;
; 0.243  ; check_counter[15] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.395      ;
; 0.358  ; check_counter[0]  ; check_counter[0]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.510      ;
; 0.360  ; check_counter[9]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; check_counter[13] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; check_counter[1]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; check_counter[2]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; check_counter[11] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; check_counter[4]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; check_counter[7]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; check_counter[14] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.516      ;
; 0.371  ; check_counter[10] ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; check_counter[5]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; check_counter[6]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; check_counter[3]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; check_counter[8]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; check_counter[12] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.527      ;
; 0.496  ; check_counter[0]  ; check_counter[1]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.648      ;
; 0.498  ; check_counter[9]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; check_counter[13] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; check_counter[1]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; check_counter[2]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; check_counter[11] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; check_counter[14] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.654      ;
; 0.502  ; check_counter[4]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.654      ;
; 0.511  ; check_counter[10] ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; check_counter[6]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512  ; check_counter[5]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; check_counter[8]  ; check_counter[9]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; check_counter[3]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; check_counter[12] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.667      ;
; 0.531  ; check_counter[0]  ; check_counter[2]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.683      ;
; 0.533  ; check_counter[9]  ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; check_counter[13] ; check_counter[15] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.686      ;
; 0.535  ; check_counter[1]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; check_counter[2]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; check_counter[11] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.688      ;
; 0.537  ; check_counter[4]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.689      ;
; 0.546  ; check_counter[10] ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.698      ;
; 0.547  ; check_counter[5]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.699      ;
; 0.549  ; check_counter[8]  ; check_counter[10] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; check_counter[3]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; check_counter[12] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.702      ;
; 0.557  ; check_counter[7]  ; check_counter[8]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.709      ;
; 0.566  ; check_counter[0]  ; check_counter[3]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.718      ;
; 0.568  ; check_counter[9]  ; check_counter[12] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.720      ;
; 0.570  ; check_counter[1]  ; check_counter[4]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.722      ;
; 0.571  ; check_counter[2]  ; check_counter[5]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; check_counter[11] ; check_counter[14] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.723      ;
; 0.572  ; check_counter[4]  ; check_counter[7]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.724      ;
; 0.581  ; check_counter[10] ; check_counter[13] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.733      ;
; 0.584  ; check_counter[8]  ; check_counter[11] ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584  ; check_counter[3]  ; check_counter[6]  ; clk_sample[9]                           ; clk_sample[9] ; 0.000        ; 0.000      ; 0.736      ;
+--------+-------------------+-------------------+-----------------------------------------+---------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.773 ; MBED_ON                                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.437      ; 0.816      ;
; -0.448 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.429      ; 1.133      ;
; -0.443 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.429      ; 1.138      ;
; -0.365 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.424      ; 1.211      ;
; -0.323 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.463      ; 1.292      ;
; -0.189 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.429      ; 1.392      ;
; -0.176 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.463      ; 1.439      ;
; -0.173 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.444      ; 1.423      ;
; -0.140 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.429      ; 1.441      ;
; -0.127 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.469      ; 1.494      ;
; -0.103 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.489      ; 1.538      ;
; -0.096 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.489      ; 1.545      ;
; -0.052 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.427      ; 1.527      ;
; -0.038 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.437      ; 1.551      ;
; -0.029 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.424      ; 1.547      ;
; 0.001  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.469      ; 1.622      ;
; 0.019  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.429      ; 1.600      ;
; 0.033  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.489      ; 1.674      ;
; 0.036  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.489      ; 1.677      ;
; 0.037  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.489      ; 1.678      ;
; 0.061  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.489      ; 1.702      ;
; 0.109  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.489      ; 1.750      ;
; 0.131  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.437      ; 1.720      ;
; 0.134  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.437      ; 1.723      ;
; 0.186  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.489      ; 1.827      ;
; 0.197  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.489      ; 1.838      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.247  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.437      ; 1.836      ;
; 0.248  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.437      ; 1.837      ;
; 0.283  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.429      ; 1.864      ;
; 0.291  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.443      ;
; 0.291  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.443      ;
; 0.292  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.444      ;
; 0.312  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.444      ; 1.908      ;
; 0.333  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.485      ;
; 0.338  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.489      ; 1.979      ;
; 0.361  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.517      ;
; 0.376  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.010     ; 0.518      ;
; 0.399  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.427      ; 1.978      ;
; 0.413  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 1.437      ; 2.002      ;
; 0.436  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.010      ; 0.598      ;
; 0.440  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.593      ;
; 0.441  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.594      ;
; 0.510  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.662      ;
; 0.525  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.677      ;
; 0.527  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.679      ;
; 0.533  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.008     ; 0.677      ;
; 0.563  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.026      ; 0.741      ;
; 0.568  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.721      ;
; 0.569  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 0.722      ;
; 0.587  ; SPI_MASTER_UC:mbed_instant|data_out[7]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.008     ; 0.731      ;
; 0.596  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.034      ; 0.782      ;
; 0.602  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.754      ;
; 0.608  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.760      ;
; 0.609  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.008     ; 0.753      ;
; 0.665  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.817      ;
; 0.669  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.821      ;
; 0.677  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.015      ; 0.844      ;
; 0.700  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.852      ;
; 0.727  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.034     ; 0.845      ;
; 0.731  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.040      ; 0.923      ;
; 0.735  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.887      ;
; 0.741  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 0.892      ;
; 0.742  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.894      ;
; 0.755  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.052      ; 0.959      ;
; 0.777  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.000      ; 0.929      ;
; 0.782  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 0.933      ;
; 0.813  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 0.964      ;
; 0.815  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.032      ; 0.999      ;
; 0.838  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.032     ; 0.958      ;
; 0.848  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 0.999      ;
; 0.863  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.032     ; 0.983      ;
; 0.870  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.052      ; 1.074      ;
; 0.874  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.052      ; 1.078      ;
; 0.876  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.052      ; 1.080      ;
; 0.876  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.052      ; 1.080      ;
; 0.885  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.052      ; 1.089      ;
; 0.902  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.053      ;
; 0.918  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.008     ; 1.062      ;
; 0.943  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.094      ;
; 0.964  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.008     ; 1.108      ;
; 0.968  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.121      ;
; 0.968  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.121      ;
; 0.968  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.121      ;
; 0.968  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.121      ;
; 0.974  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.125      ;
; 1.009  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.001     ; 1.160      ;
; 1.014  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.167      ;
; 1.014  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.167      ;
; 1.014  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.167      ;
; 1.014  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.001      ; 1.167      ;
; 1.026  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.008     ; 1.170      ;
; 1.044  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; -0.032     ; 1.164      ;
; 1.062  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 0.000        ; 0.065      ; 1.279      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.030 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; -0.026 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.104      ; 0.367      ;
; 0.082  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                                                                           ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 0.400      ;
; 0.082  ; clk_sample[9]                                                                                                                                        ; WR_EDGE                                                                                                                                                                                                 ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 0.400      ;
; 0.084  ; clk_sample[9]                                                                                                                                        ; WR_PREV                                                                                                                                                                                                 ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.025      ; 0.402      ;
; 0.086  ; clk_sample[9]                                                                                                                                        ; clk_sample[9]                                                                                                                                                                                           ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.025      ; 0.400      ;
; 0.086  ; clk_sample[9]                                                                                                                                        ; WR_EDGE                                                                                                                                                                                                 ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.025      ; 0.400      ;
; 0.088  ; clk_sample[9]                                                                                                                                        ; WR_PREV                                                                                                                                                                                                 ; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.004       ; 0.025      ; 0.402      ;
; 0.215  ; counter_report[1]                                                                                                                                    ; counter_report[1]                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; counter_report[0]                                                                                                                                    ; counter_report[0]                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; MBED_ON                                                                                                                                              ; MBED_ON                                                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; sampler_off                                                                                                                                          ; sampler_off                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.236  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[0]                                                                                                              ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.241  ; MBED_CLK[9]                                                                                                                                          ; MBED_CLK[9]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.247  ; counter_report[0]                                                                                                                                    ; counter_report[1]                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.399      ;
; 0.264  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.416      ;
; 0.296  ; counter_report[1]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.448      ;
; 0.353  ; clk_sample[0]                                                                                                                                        ; clk_sample[0]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.354  ; MBED_CLK[2]                                                                                                                                          ; MBED_CLK[2]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.506      ;
; 0.356  ; MBED_CLK[4]                                                                                                                                          ; MBED_CLK[4]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; MBED_CLK[6]                                                                                                                                          ; MBED_CLK[6]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; MBED_CLK[8]                                                                                                                                          ; MBED_CLK[8]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; MBED_CLK_PREV                                                                                                                                        ; MBED_CLK_EDGE                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; counter_wait[1]                                                                                                                                      ; counter_wait[1]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.357  ; WR_PREV                                                                                                                                              ; WR_EDGE                                                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; counter_wait[2]                                                                                                                                      ; counter_wait[2]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; counter_wait[7]                                                                                                                                      ; counter_wait[7]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; counter_wait[11]                                                                                                                                     ; counter_wait[11]                                                                                                                                                                                        ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; clk_sample[2]                                                                                                                                        ; clk_sample[2]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                    ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; clk_sample[1]                                                                                                                                        ; clk_sample[1]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; clk_sample[4]                                                                                                                                        ; clk_sample[4]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; clk_sample[7]                                                                                                                                        ; clk_sample[7]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.364  ; clk_sample[8]                                                                                                                                        ; clk_sample[8]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; counter_report[1]                                                                                                                                    ; counter_report[0]                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.366  ; counter_wait[8]                                                                                                                                      ; counter_wait[8]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; MBED_CLK[0]                                                                                                                                          ; MBED_CLK[0]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; MBED_CLK[1]                                                                                                                                          ; MBED_CLK[1]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369  ; MBED_CLK[3]                                                                                                                                          ; MBED_CLK[3]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; MBED_CLK[5]                                                                                                                                          ; MBED_CLK[5]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; counter_wait[5]                                                                                                                                      ; counter_wait[5]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; counter_wait[6]                                                                                                                                      ; counter_wait[6]                                                                                                                                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; clk_sample[3]                                                                                                                                        ; clk_sample[3]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; MBED_CLK[7]                                                                                                                                          ; MBED_CLK[7]                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; clk_sample[5]                                                                                                                                        ; clk_sample[5]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; clk_sample[6]                                                                                                                                        ; clk_sample[6]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; sampler_off                                                                                                                                          ; WR_EDGE                                                                                                                                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                                                                                 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; FIFO_FULL_PREV                                                                                                                                       ; sampler_off                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.377  ; counter_report[0]                                                                                                                                    ; MBED_ALLOWED                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.529      ;
; 0.380  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.383  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.383  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.535      ;
; 0.414  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.620      ;
; 0.420  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.626      ;
; 0.424  ; RST                                                                                                                                                  ; clk_sample[0]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.576      ;
; 0.424  ; RST                                                                                                                                                  ; clk_sample[1]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.576      ;
; 0.424  ; RST                                                                                                                                                  ; clk_sample[2]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.576      ;
; 0.424  ; RST                                                                                                                                                  ; clk_sample[3]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.576      ;
; 0.424  ; RST                                                                                                                                                  ; clk_sample[4]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.576      ;
; 0.424  ; RST                                                                                                                                                  ; clk_sample[5]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.576      ;
; 0.424  ; RST                                                                                                                                                  ; clk_sample[6]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.576      ;
; 0.424  ; RST                                                                                                                                                  ; clk_sample[7]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.576      ;
; 0.424  ; RST                                                                                                                                                  ; clk_sample[8]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.576      ;
; 0.424  ; RST                                                                                                                                                  ; clk_sample[9]                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.576      ;
; 0.425  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5 ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.068      ; 0.631      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|CSbar|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|FIN|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|MOSI|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|SPI_CLK_8[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[10]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[11]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[12]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[13]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[14]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[15]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[4]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[5]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[6]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[7]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[8]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|data_out[9]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; Rise       ; mbed_instant|icounter[2]|clk               ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk_sample[9]'                                                                         ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock         ; Clock Edge ; Target                         ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[0]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[0]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[10]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[10]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[11]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[11]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[12]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[12]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[13]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[13]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[14]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[14]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[15]              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[15]              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[1]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[1]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[2]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[2]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[3]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[3]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[4]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[4]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[5]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[5]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[6]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[6]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[7]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[7]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[8]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[8]               ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[9]               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[9]               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[5]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[6]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[7]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[8]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; check_counter[9]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; check_counter[9]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk_sample[9] ; Rise       ; clk_sample[9]~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+---------------+------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 5.565 ; 7.692        ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 5.565 ; 7.692        ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+-------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; 4.321 ; 4.321 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; 4.321 ; 4.321 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; 4.282 ; 4.282 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; 4.282 ; 4.282 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; -4.201 ; -4.201 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; -4.201 ; -4.201 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; -4.162 ; -4.162 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; -4.162 ; -4.162 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 6.967 ; 6.967 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 6.813 ; 6.813 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 6.811 ; 6.811 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 6.868 ; 6.868 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 6.934 ; 6.934 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 6.938 ; 6.938 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 6.967 ; 6.967 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 6.953 ; 6.953 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 7.740 ; 7.740 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 7.523 ; 7.523 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 7.470 ; 7.470 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 7.451 ; 7.451 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 7.592 ; 7.592 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 7.544 ; 7.544 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 7.596 ; 7.596 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 7.740 ; 7.740 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 9.185 ; 9.185 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 9.185 ; 9.185 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 9.063 ; 9.063 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 7.347 ; 7.347 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 8.843 ; 8.843 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 8.715 ; 8.715 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 8.783 ; 8.783 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 8.090 ; 8.090 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 7.324 ; 7.324 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 7.141 ; 7.141 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 7.029 ; 7.029 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 7.032 ; 7.032 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 7.177 ; 7.177 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 7.162 ; 7.162 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 7.324 ; 7.324 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 7.183 ; 7.183 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 3.179 ; 3.179 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.179 ; 3.179 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 2.822 ; 2.822 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.026 ; 5.026 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.860 ; 4.860 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.026 ; 5.026 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.261 ; 4.261 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.261 ; 4.261 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[9]                           ; 6.069 ; 6.069 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[0] ; clk_sample[9]                           ; 6.069 ; 6.069 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[1] ; clk_sample[9]                           ; 5.770 ; 5.770 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[2] ; clk_sample[9]                           ; 5.649 ; 5.649 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[3] ; clk_sample[9]                           ; 5.661 ; 5.661 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[4] ; clk_sample[9]                           ; 5.545 ; 5.545 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[5] ; clk_sample[9]                           ; 5.520 ; 5.520 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[6] ; clk_sample[9]                           ; 5.710 ; 5.710 ; Rise       ; clk_sample[9]                           ;
; oHEX1_D[*]  ; clk_sample[9]                           ; 6.179 ; 6.179 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[0] ; clk_sample[9]                           ; 6.179 ; 6.179 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[1] ; clk_sample[9]                           ; 5.795 ; 5.795 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[2] ; clk_sample[9]                           ; 5.678 ; 5.678 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[3] ; clk_sample[9]                           ; 5.797 ; 5.797 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[4] ; clk_sample[9]                           ; 5.777 ; 5.777 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[5] ; clk_sample[9]                           ; 5.878 ; 5.878 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[6] ; clk_sample[9]                           ; 5.755 ; 5.755 ; Rise       ; clk_sample[9]                           ;
; oHEX2_D[*]  ; clk_sample[9]                           ; 6.211 ; 6.211 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[0] ; clk_sample[9]                           ; 5.819 ; 5.819 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[1] ; clk_sample[9]                           ; 6.211 ; 6.211 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[2] ; clk_sample[9]                           ; 5.856 ; 5.856 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[3] ; clk_sample[9]                           ; 5.978 ; 5.978 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[4] ; clk_sample[9]                           ; 5.842 ; 5.842 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[5] ; clk_sample[9]                           ; 6.128 ; 6.128 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[6] ; clk_sample[9]                           ; 6.076 ; 6.076 ; Rise       ; clk_sample[9]                           ;
; oHEX3_D[*]  ; clk_sample[9]                           ; 6.292 ; 6.292 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[0] ; clk_sample[9]                           ; 5.996 ; 5.996 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[1] ; clk_sample[9]                           ; 5.866 ; 5.866 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[2] ; clk_sample[9]                           ; 6.156 ; 6.156 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[3] ; clk_sample[9]                           ; 6.122 ; 6.122 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[4] ; clk_sample[9]                           ; 6.292 ; 6.292 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[5] ; clk_sample[9]                           ; 6.141 ; 6.141 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[6] ; clk_sample[9]                           ; 6.151 ; 6.151 ; Rise       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 4.029 ; 4.029 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 4.029 ; 4.029 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 4.031 ; 4.031 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 4.094 ; 4.094 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 4.155 ; 4.155 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 4.157 ; 4.157 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 4.186 ; 4.186 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 4.172 ; 4.172 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 4.883 ; 4.883 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 4.956 ; 4.956 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 4.886 ; 4.886 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 4.883 ; 4.883 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 5.003 ; 5.003 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 4.957 ; 4.957 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 5.023 ; 5.023 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 5.157 ; 5.157 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 4.727 ; 4.727 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 6.557 ; 6.557 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 6.448 ; 6.448 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 4.727 ; 4.727 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 6.224 ; 6.224 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 6.084 ; 6.084 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 6.160 ; 6.160 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 5.460 ; 5.460 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 4.980 ; 4.980 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 5.097 ; 5.097 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 4.983 ; 4.983 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 4.980 ; 4.980 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 5.133 ; 5.133 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 5.119 ; 5.119 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 5.272 ; 5.272 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 5.137 ; 5.137 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 2.822 ; 2.822 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.179 ; 3.179 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 2.822 ; 2.822 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ; 4.860 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.860 ; 4.860 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.026 ; 5.026 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.261 ; 4.261 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.261 ; 4.261 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[9]                           ; 5.381 ; 5.381 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[0] ; clk_sample[9]                           ; 5.921 ; 5.921 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[1] ; clk_sample[9]                           ; 5.618 ; 5.618 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[2] ; clk_sample[9]                           ; 5.510 ; 5.510 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[3] ; clk_sample[9]                           ; 5.513 ; 5.513 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[4] ; clk_sample[9]                           ; 5.397 ; 5.397 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[5] ; clk_sample[9]                           ; 5.381 ; 5.381 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[6] ; clk_sample[9]                           ; 5.570 ; 5.570 ; Rise       ; clk_sample[9]                           ;
; oHEX1_D[*]  ; clk_sample[9]                           ; 5.416 ; 5.416 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[0] ; clk_sample[9]                           ; 5.923 ; 5.923 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[1] ; clk_sample[9]                           ; 5.540 ; 5.540 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[2] ; clk_sample[9]                           ; 5.416 ; 5.416 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[3] ; clk_sample[9]                           ; 5.538 ; 5.538 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[4] ; clk_sample[9]                           ; 5.522 ; 5.522 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[5] ; clk_sample[9]                           ; 5.625 ; 5.625 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[6] ; clk_sample[9]                           ; 5.496 ; 5.496 ; Rise       ; clk_sample[9]                           ;
; oHEX2_D[*]  ; clk_sample[9]                           ; 5.470 ; 5.470 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[0] ; clk_sample[9]                           ; 5.470 ; 5.470 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[1] ; clk_sample[9]                           ; 5.861 ; 5.861 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[2] ; clk_sample[9]                           ; 5.507 ; 5.507 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[3] ; clk_sample[9]                           ; 5.629 ; 5.629 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[4] ; clk_sample[9]                           ; 5.493 ; 5.493 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[5] ; clk_sample[9]                           ; 5.779 ; 5.779 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[6] ; clk_sample[9]                           ; 5.727 ; 5.727 ; Rise       ; clk_sample[9]                           ;
; oHEX3_D[*]  ; clk_sample[9]                           ; 5.625 ; 5.625 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[0] ; clk_sample[9]                           ; 5.748 ; 5.748 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[1] ; clk_sample[9]                           ; 5.625 ; 5.625 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[2] ; clk_sample[9]                           ; 5.905 ; 5.905 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[3] ; clk_sample[9]                           ; 5.872 ; 5.872 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[4] ; clk_sample[9]                           ; 6.054 ; 6.054 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[5] ; clk_sample[9]                           ; 5.892 ; 5.892 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[6] ; clk_sample[9]                           ; 5.900 ; 5.900 ; Rise       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                    ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                         ; -6.071   ; -1.680  ; N/A      ; N/A     ; -0.500              ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -6.071   ; -0.049  ; N/A      ; N/A     ; 5.565               ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -3.755   ; -0.814  ; N/A      ; N/A     ; -0.500              ;
;  clk_sample[9]                           ; -1.498   ; -1.680  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                          ; -443.844 ; -27.83  ; 0.0      ; 0.0     ; -41.0               ;
;  CLKPLL_inst|altpll_component|pll|clk[0] ; -365.581 ; -0.049  ; N/A      ; N/A     ; 0.000               ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; -63.831  ; -2.941  ; N/A      ; N/A     ; -25.000             ;
;  clk_sample[9]                           ; -14.432  ; -26.880 ; N/A      ; N/A     ; -16.000             ;
;  iCLK_50                                 ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; 7.491 ; 7.491 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; 7.491 ; 7.491 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; 7.453 ; 7.453 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; 7.453 ; 7.453 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; -4.201 ; -4.201 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; -4.201 ; -4.201 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; iSW[*]    ; iCLK_50    ; -4.162 ; -4.162 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iSW[9]   ; iCLK_50    ; -4.162 ; -4.162 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 13.191 ; 13.191 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 12.870 ; 12.870 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 12.876 ; 12.876 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 13.016 ; 13.016 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 13.151 ; 13.151 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 13.161 ; 13.161 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 13.191 ; 13.191 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 13.175 ; 13.175 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 14.688 ; 14.688 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 14.210 ; 14.210 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 14.087 ; 14.087 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 14.069 ; 14.069 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 14.362 ; 14.362 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 14.254 ; 14.254 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 14.380 ; 14.380 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 14.688 ; 14.688 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 17.637 ; 17.637 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 17.637 ; 17.637 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 17.405 ; 17.405 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 13.709 ; 13.709 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 16.885 ; 16.885 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 16.710 ; 16.710 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 16.830 ; 16.830 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 15.250 ; 15.250 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 13.705 ; 13.705 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 13.342 ; 13.342 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 13.106 ; 13.106 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 13.101 ; 13.101 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 13.415 ; 13.415 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 13.364 ; 13.364 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 13.705 ; 13.705 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 13.418 ; 13.418 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 6.335  ; 6.335  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 6.335  ; 6.335  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 5.417  ; 5.417  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.122  ; 9.122  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 8.892  ; 8.892  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.338  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 9.122  ; 9.122  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 7.842  ; 7.842  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 7.842  ; 7.842  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;        ; 4.338  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[9]                           ; 11.537 ; 11.537 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[0] ; clk_sample[9]                           ; 11.537 ; 11.537 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[1] ; clk_sample[9]                           ; 10.860 ; 10.860 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[2] ; clk_sample[9]                           ; 10.605 ; 10.605 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[3] ; clk_sample[9]                           ; 10.628 ; 10.628 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[4] ; clk_sample[9]                           ; 10.373 ; 10.373 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[5] ; clk_sample[9]                           ; 10.353 ; 10.353 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[6] ; clk_sample[9]                           ; 10.784 ; 10.784 ; Rise       ; clk_sample[9]                           ;
; oHEX1_D[*]  ; clk_sample[9]                           ; 11.603 ; 11.603 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[0] ; clk_sample[9]                           ; 11.603 ; 11.603 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[1] ; clk_sample[9]                           ; 10.811 ; 10.811 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[2] ; clk_sample[9]                           ; 10.563 ; 10.563 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[3] ; clk_sample[9]                           ; 10.811 ; 10.811 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[4] ; clk_sample[9]                           ; 10.792 ; 10.792 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[5] ; clk_sample[9]                           ; 11.008 ; 11.008 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[6] ; clk_sample[9]                           ; 10.761 ; 10.761 ; Rise       ; clk_sample[9]                           ;
; oHEX2_D[*]  ; clk_sample[9]                           ; 11.781 ; 11.781 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[0] ; clk_sample[9]                           ; 10.865 ; 10.865 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[1] ; clk_sample[9]                           ; 11.781 ; 11.781 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[2] ; clk_sample[9]                           ; 10.959 ; 10.959 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[3] ; clk_sample[9]                           ; 11.213 ; 11.213 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[4] ; clk_sample[9]                           ; 10.944 ; 10.944 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[5] ; clk_sample[9]                           ; 11.611 ; 11.611 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[6] ; clk_sample[9]                           ; 11.442 ; 11.442 ; Rise       ; clk_sample[9]                           ;
; oHEX3_D[*]  ; clk_sample[9]                           ; 12.002 ; 12.002 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[0] ; clk_sample[9]                           ; 11.400 ; 11.400 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[1] ; clk_sample[9]                           ; 11.096 ; 11.096 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[2] ; clk_sample[9]                           ; 11.713 ; 11.713 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[3] ; clk_sample[9]                           ; 11.677 ; 11.677 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[4] ; clk_sample[9]                           ; 12.002 ; 12.002 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[5] ; clk_sample[9]                           ; 11.695 ; 11.695 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[6] ; clk_sample[9]                           ; 11.714 ; 11.714 ; Rise       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                 ; 4.029 ; 4.029 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[0] ; iCLK_50                                 ; 4.029 ; 4.029 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[1] ; iCLK_50                                 ; 4.031 ; 4.031 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[2] ; iCLK_50                                 ; 4.094 ; 4.094 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[3] ; iCLK_50                                 ; 4.155 ; 4.155 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[4] ; iCLK_50                                 ; 4.157 ; 4.157 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[5] ; iCLK_50                                 ; 4.186 ; 4.186 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX4_D[6] ; iCLK_50                                 ; 4.172 ; 4.172 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX5_D[*]  ; iCLK_50                                 ; 4.883 ; 4.883 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[0] ; iCLK_50                                 ; 4.956 ; 4.956 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[1] ; iCLK_50                                 ; 4.886 ; 4.886 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[2] ; iCLK_50                                 ; 4.883 ; 4.883 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[3] ; iCLK_50                                 ; 5.003 ; 5.003 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[4] ; iCLK_50                                 ; 4.957 ; 4.957 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[5] ; iCLK_50                                 ; 5.023 ; 5.023 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX5_D[6] ; iCLK_50                                 ; 5.157 ; 5.157 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX6_D[*]  ; iCLK_50                                 ; 4.727 ; 4.727 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[0] ; iCLK_50                                 ; 6.557 ; 6.557 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[1] ; iCLK_50                                 ; 6.448 ; 6.448 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[2] ; iCLK_50                                 ; 4.727 ; 4.727 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[3] ; iCLK_50                                 ; 6.224 ; 6.224 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[4] ; iCLK_50                                 ; 6.084 ; 6.084 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[5] ; iCLK_50                                 ; 6.160 ; 6.160 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX6_D[6] ; iCLK_50                                 ; 5.460 ; 5.460 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oHEX7_D[*]  ; iCLK_50                                 ; 4.980 ; 4.980 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[0] ; iCLK_50                                 ; 5.097 ; 5.097 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[1] ; iCLK_50                                 ; 4.983 ; 4.983 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[2] ; iCLK_50                                 ; 4.980 ; 4.980 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[3] ; iCLK_50                                 ; 5.133 ; 5.133 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[4] ; iCLK_50                                 ; 5.119 ; 5.119 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[5] ; iCLK_50                                 ; 5.272 ; 5.272 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oHEX7_D[6] ; iCLK_50                                 ; 5.137 ; 5.137 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; oLEDR[*]    ; iCLK_50                                 ; 2.822 ; 2.822 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[16]  ; iCLK_50                                 ; 3.179 ; 3.179 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  oLEDR[17]  ; iCLK_50                                 ; 2.822 ; 2.822 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ; 4.860 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.860 ; 4.860 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 2.223 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 5.026 ; 5.026 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.261 ; 4.261 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 4.261 ; 4.261 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;       ; 2.223 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ;
; oHEX0_D[*]  ; clk_sample[9]                           ; 5.381 ; 5.381 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[0] ; clk_sample[9]                           ; 5.921 ; 5.921 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[1] ; clk_sample[9]                           ; 5.618 ; 5.618 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[2] ; clk_sample[9]                           ; 5.510 ; 5.510 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[3] ; clk_sample[9]                           ; 5.513 ; 5.513 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[4] ; clk_sample[9]                           ; 5.397 ; 5.397 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[5] ; clk_sample[9]                           ; 5.381 ; 5.381 ; Rise       ; clk_sample[9]                           ;
;  oHEX0_D[6] ; clk_sample[9]                           ; 5.570 ; 5.570 ; Rise       ; clk_sample[9]                           ;
; oHEX1_D[*]  ; clk_sample[9]                           ; 5.416 ; 5.416 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[0] ; clk_sample[9]                           ; 5.923 ; 5.923 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[1] ; clk_sample[9]                           ; 5.540 ; 5.540 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[2] ; clk_sample[9]                           ; 5.416 ; 5.416 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[3] ; clk_sample[9]                           ; 5.538 ; 5.538 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[4] ; clk_sample[9]                           ; 5.522 ; 5.522 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[5] ; clk_sample[9]                           ; 5.625 ; 5.625 ; Rise       ; clk_sample[9]                           ;
;  oHEX1_D[6] ; clk_sample[9]                           ; 5.496 ; 5.496 ; Rise       ; clk_sample[9]                           ;
; oHEX2_D[*]  ; clk_sample[9]                           ; 5.470 ; 5.470 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[0] ; clk_sample[9]                           ; 5.470 ; 5.470 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[1] ; clk_sample[9]                           ; 5.861 ; 5.861 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[2] ; clk_sample[9]                           ; 5.507 ; 5.507 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[3] ; clk_sample[9]                           ; 5.629 ; 5.629 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[4] ; clk_sample[9]                           ; 5.493 ; 5.493 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[5] ; clk_sample[9]                           ; 5.779 ; 5.779 ; Rise       ; clk_sample[9]                           ;
;  oHEX2_D[6] ; clk_sample[9]                           ; 5.727 ; 5.727 ; Rise       ; clk_sample[9]                           ;
; oHEX3_D[*]  ; clk_sample[9]                           ; 5.625 ; 5.625 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[0] ; clk_sample[9]                           ; 5.748 ; 5.748 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[1] ; clk_sample[9]                           ; 5.625 ; 5.625 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[2] ; clk_sample[9]                           ; 5.905 ; 5.905 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[3] ; clk_sample[9]                           ; 5.872 ; 5.872 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[4] ; clk_sample[9]                           ; 6.054 ; 6.054 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[5] ; clk_sample[9]                           ; 5.892 ; 5.892 ; Rise       ; clk_sample[9]                           ;
;  oHEX3_D[6] ; clk_sample[9]                           ; 5.900 ; 5.900 ; Rise       ; clk_sample[9]                           ;
+-------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                               ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clk_sample[9]                           ; clk_sample[9]                           ; 136      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9]                           ; 48       ; 0        ; 0        ; 0        ;
; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 67       ; 3        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 12111    ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 817      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 127      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
; clk_sample[9]                           ; clk_sample[9]                           ; 136      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; clk_sample[9]                           ; 48       ; 0        ; 0        ; 0        ;
; clk_sample[9]                           ; CLKPLL_inst|altpll_component|pll|clk[0] ; 67       ; 3        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 12111    ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 817      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] ; 127      ; 0        ; 0        ; 0        ;
+-----------------------------------------+-----------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 62    ; 62   ;
; Unconstrained Output Port Paths ; 5550  ; 5550 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Aug 06 00:58:45 2015
Info: Command: quartus_sta check -c check
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Critical Warning (332012): Synopsys Design Constraints File file not found: 'check.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1]
    Info (332105): create_clock -period 1.000 -name clk_sample[9] clk_sample[9]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.071
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.071      -365.581 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -3.755       -63.831 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -1.498       -14.432 clk_sample[9] 
Info (332146): Worst-case hold slack is -1.680
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.680       -26.880 clk_sample[9] 
    Info (332119):    -0.814        -0.901 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.049        -0.049 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -16.000 clk_sample[9] 
    Info (332119):     5.565         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.320
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.320      -201.116 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -1.898       -28.082 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.165        -0.475 clk_sample[9] 
Info (332146): Worst-case hold slack is -1.237
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.237       -19.792 clk_sample[9] 
    Info (332119):    -0.773        -2.941 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.030        -0.030 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_8[1] 
    Info (332119):    -0.500       -16.000 clk_sample[9] 
    Info (332119):     5.565         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    10.000         0.000 iCLK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Thu Aug 06 00:58:48 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


