{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1407990491413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1407990491413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 14 12:28:11 2014 " "Processing started: Thu Aug 14 12:28:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1407990491413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1407990491413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skin_detect -c skin_detect " "Command: quartus_map --read_settings_files=on --write_settings_files=off skin_detect -c skin_detect" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1407990491413 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1407990491678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/i2c_timing_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/i2c_timing_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_timing_ctrl " "Found entity 1: i2c_timing_ctrl" {  } { { "../../../skin_detect/src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/cmos_i2c_oVxxxx/i2c_timing_ctrl.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/i2c_ov7725_yuv422_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/i2c_ov7725_yuv422_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV7725_YUV422_Config " "Found entity 1: I2C_OV7725_YUV422_Config" {  } { { "../../../skin_detect/src/cmos_i2c_oVxxxx/I2C_OV7725_YUV422_Config.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/cmos_i2c_oVxxxx/I2C_OV7725_YUV422_Config.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/i2c_ov7725_rgb565_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/i2c_ov7725_rgb565_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV7725_RGB565_Config " "Found entity 1: I2C_OV7725_RGB565_Config" {  } { { "../../../skin_detect/src/cmos_i2c_oVxxxx/I2C_OV7725_RGB565_Config.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/cmos_i2c_oVxxxx/I2C_OV7725_RGB565_Config.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/i2c_ov7725_raw_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/i2c_ov7725_raw_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_OV7725_RAW_Config " "Found entity 1: I2C_OV7725_RAW_Config" {  } { { "../../../skin_detect/src/cmos_i2c_oVxxxx/I2C_OV7725_RAW_Config.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/cmos_i2c_oVxxxx/I2C_OV7725_RAW_Config.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/cmos_capture_rgb565.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/cmos_capture_rgb565.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture_RGB565 " "Found entity 1: CMOS_Capture_RGB565" {  } { { "../../../skin_detect/src/cmos_i2c_oVxxxx/CMOS_Capture_RGB565.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/cmos_i2c_oVxxxx/CMOS_Capture_RGB565.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/cmos_capture_raw_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/cmos_i2c_ovxxxx/cmos_capture_raw_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture_RAW_Gray " "Found entity 1: CMOS_Capture_RAW_Gray" {  } { { "../../../skin_detect/src/cmos_i2c_oVxxxx/CMOS_Capture_RAW_Gray.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/cmos_i2c_oVxxxx/CMOS_Capture_RAW_Gray.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/lcd_24bit_ip/vgadata_simulate_24bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/lcd_24bit_ip/vgadata_simulate_24bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAData_Simulate_24Bit " "Found entity 1: VGAData_Simulate_24Bit" {  } { { "../../../skin_detect/src/lcd_24bit_ip/VGAData_Simulate_24Bit.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/lcd_24bit_ip/VGAData_Simulate_24Bit.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/lcd_24bit_ip/lcd_para.v 0 0 " "Found 0 design units, including 0 entities, in source file /myfile/fpga_pro/skin_detect/src/lcd_24bit_ip/lcd_para.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/lcd_24bit_ip/lcd_driver_zoom.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/lcd_24bit_ip/lcd_driver_zoom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver_zoom " "Found entity 1: lcd_driver_zoom" {  } { { "../../../skin_detect/src/lcd_24bit_ip/lcd_driver_zoom.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/lcd_24bit_ip/lcd_driver_zoom.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/lcd_24bit_ip/lcd_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/lcd_24bit_ip/lcd_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "../../../skin_detect/src/lcd_24bit_ip/lcd_driver.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/lcd_24bit_ip/lcd_driver.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/lcd_24bit_ip/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/lcd_24bit_ip/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "../../../skin_detect/src/lcd_24bit_ip/lcd_display.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/lcd_24bit_ip/lcd_display.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/led_display_index/led_water_display_v0.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/led_display_index/led_water_display_v0.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_water_display_V0 " "Found entity 1: led_water_display_V0" {  } { { "../../../skin_detect/src/led_display_index/led_water_display_V0.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/led_display_index/led_water_display_V0.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/led_display_index/led_water_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/led_display_index/led_water_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_water_display " "Found entity 1: led_water_display" {  } { { "../../../skin_detect/src/led_display_index/led_water_display.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/led_display_index/led_water_display.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/led_display_index/led_input_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/led_display_index/led_input_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_input_display " "Found entity 1: led_input_display" {  } { { "../../../skin_detect/src/led_display_index/led_input_display.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/led_display_index/led_input_display.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/led_display_index/led_breathe_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/led_display_index/led_breathe_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_breathe_display " "Found entity 1: led_breathe_display" {  } { { "../../../skin_detect/src/led_display_index/led_breathe_display.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/led_display_index/led_breathe_display.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/led_display_index/led_addr_display.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/led_display_index/led_addr_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_addr_display " "Found entity 1: led_addr_display" {  } { { "../../../skin_detect/src/led_display_index/led_addr_display.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/led_display_index/led_addr_display.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491772 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DELAY_CNT delay_cnt led_74595_driver.v(67) " "Verilog HDL Declaration information at led_74595_driver.v(67): object \"DELAY_CNT\" differs only in case from object \"delay_cnt\" in the same scope" {  } { { "../../../skin_detect/src/led_display_index/led_74595_driver.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/led_display_index/led_74595_driver.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1407990491772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/led_display_index/led_74595_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/led_display_index/led_74595_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_74595_driver " "Found entity 1: led_74595_driver" {  } { { "../../../skin_detect/src/led_display_index/led_74595_driver.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/led_display_index/led_74595_driver.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/sdram_control_2port_1mx32bit/write_fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/sdram_control_2port_1mx32bit/write_fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_fifo1 " "Found entity 1: write_fifo1" {  } { { "../../../skin_detect/src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/Sdram_Control_2Port_1MX32Bit/write_fifo1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491772 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control_2Port.v(248) " "Verilog HDL warning at Sdram_Control_2Port.v(248): extended using \"x\" or \"z\"" {  } { { "../../../skin_detect/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 248 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1407990491772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/sdram_control_2port_1mx32bit/sdram_control_2port.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/sdram_control_2port_1mx32bit/sdram_control_2port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_2Port " "Found entity 1: Sdram_Control_2Port" {  } { { "../../../skin_detect/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/Sdram_Control_2Port_1MX32Bit/Sdram_Control_2Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/sdram_control_2port_1mx32bit/read_fifo1.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/sdram_control_2port_1mx32bit/read_fifo1.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_fifo1 " "Found entity 1: read_fifo1" {  } { { "../../../skin_detect/src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/Sdram_Control_2Port_1MX32Bit/read_fifo1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/sdram_control_2port_1mx32bit/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/sdram_control_2port_1mx32bit/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "../../../skin_detect/src/Sdram_Control_2Port_1MX32Bit/control_interface.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/Sdram_Control_2Port_1MX32Bit/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/sdram_control_2port_1mx32bit/command.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/sdram_control_2port_1mx32bit/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "../../../skin_detect/src/Sdram_Control_2Port_1MX32Bit/command.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/Sdram_Control_2Port_1MX32Bit/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/system_index/system_init_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/system_index/system_init_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_init_delay " "Found entity 1: system_init_delay" {  } { { "../../../skin_detect/src/system_index/system_init_delay.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/system_index/system_init_delay.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/system_index/system_ctrl_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/system_index/system_ctrl_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl_pll " "Found entity 1: system_ctrl_pll" {  } { { "../../../skin_detect/src/system_index/system_ctrl_pll.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/system_index/system_ctrl_pll.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/system_index/system_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/system_index/system_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_ctrl " "Found entity 1: system_ctrl" {  } { { "../../../skin_detect/src/system_index/system_ctrl.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/system_index/system_ctrl.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/system_index/sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/system_index/sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "../../../skin_detect/src/system_index/sys_pll.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/system_index/sys_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/video_image_processor/vip_sobel_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/video_image_processor/vip_sobel_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Skin_Detector " "Found entity 1: VIP_Skin_Detector" {  } { { "../../../skin_detect/src/Video_Image_Processor/VIP_Sobel_Edge_Detector.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/Video_Image_Processor/VIP_Sobel_Edge_Detector.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491819 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "VIP_Skin_Detector VIP_Skin_Detector.v(34) " "Verilog HDL error at VIP_Skin_Detector.v(34): module \"VIP_Skin_Detector\" cannot be declared more than once" {  } { { "../../../skin_detect/src/Video_Image_Processor/VIP_Skin_Detector.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/Video_Image_Processor/VIP_Skin_Detector.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1407990491835 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "VIP_Skin_Detector VIP_Sobel_Edge_Detector.v(34) " "HDL info at VIP_Sobel_Edge_Detector.v(34): see declaration for object \"VIP_Skin_Detector\"" {  } { { "../../../skin_detect/src/Video_Image_Processor/VIP_Sobel_Edge_Detector.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/Video_Image_Processor/VIP_Sobel_Edge_Detector.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1407990491835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/video_image_processor/vip_skin_detector.v 0 0 " "Found 0 design units, including 0 entities, in source file /myfile/fpga_pro/skin_detect/src/video_image_processor/vip_skin_detector.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/video_image_processor/vip_matrix_generate_3x3_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/video_image_processor/vip_matrix_generate_3x3_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VIP_Matrix_Generate_3X3_8Bit " "Found entity 1: VIP_Matrix_Generate_3X3_8Bit" {  } { { "../../../skin_detect/src/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/Video_Image_Processor/VIP_Matrix_Generate_3X3_8Bit.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/video_image_processor/video_image_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/video_image_processor/video_image_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Video_Image_Processor " "Found entity 1: Video_Image_Processor" {  } { { "../../../skin_detect/src/Video_Image_Processor/Video_Image_Processor.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/Video_Image_Processor/Video_Image_Processor.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/video_image_processor/sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/video_image_processor/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SQRT " "Found entity 1: SQRT" {  } { { "../../../skin_detect/src/Video_Image_Processor/SQRT.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/Video_Image_Processor/SQRT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/video_image_processor/sobel_threshold_adj.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/video_image_processor/sobel_threshold_adj.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sobel_Threshold_Adj " "Found entity 1: Sobel_Threshold_Adj" {  } { { "../../../skin_detect/src/Video_Image_Processor/Sobel_Threshold_Adj.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/Video_Image_Processor/Sobel_Threshold_Adj.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/video_image_processor/line_shift_ram_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/video_image_processor/line_shift_ram_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Shift_RAM_8Bit " "Found entity 1: Line_Shift_RAM_8Bit" {  } { { "../../../skin_detect/src/Video_Image_Processor/Line_Shift_RAM_8Bit.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/Video_Image_Processor/Line_Shift_RAM_8Bit.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/key_counter_scan.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/key_counter_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_counter_scan " "Found entity 1: key_counter_scan" {  } { { "../../../skin_detect/src/key_counter_scan.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/key_counter_scan.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/myfile/fpga_pro/skin_detect/src/cmos_vip_hdl_demo.v 1 1 " "Found 1 design units, including 1 entities, in source file /myfile/fpga_pro/skin_detect/src/cmos_vip_hdl_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_VIP_HDL_Demo " "Found entity 1: CMOS_VIP_HDL_Demo" {  } { { "../../../skin_detect/src/CMOS_VIP_HDL_Demo.v" "" { Text "D:/MYfile/FPGA_pro/skin_detect/src/CMOS_VIP_HDL_Demo.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1407990491850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1407990491850 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MYfile/FPGA_pro/15_CMOS_OV7725_Skin_Detector/dev/output_files/output_files/skin_detect.map.smsg " "Generated suppressed messages file D:/MYfile/FPGA_pro/15_CMOS_OV7725_Skin_Detector/dev/output_files/output_files/skin_detect.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1407990491866 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "344 " "Peak virtual memory: 344 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1407990491913 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 14 12:28:11 2014 " "Processing ended: Thu Aug 14 12:28:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1407990491913 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1407990491913 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1407990491913 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1407990491913 ""}
