
msgid ""
msgstr ""
"Project-Id-Version:SpinalHDL"
"Report-Msgid-Bugs-To:"
"POT-Creation-Date:2023-12-01 11:48+0800"
"PO-Revision-Date:YEAR-MO-DA HO:MI+ZONE"
"Last-Translator:FULL NAME <EMAIL@ADDRESS>"
"Language:zh_CN"
"Language-Team:zh_CN <LL@li.org>"
"Plural-Forms:nplurals=1; plural=0;"
"MIME-Version:1.0"
"Content-Type:text/plain; charset=utf-8"
"Content-Transfer-Encoding:8bit"
"Generated-By:Babel 2.13.1"

#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:7
msgid "Plic Mapper"
msgstr "Plic映射器"
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:9
msgid ""
"The PLIC Mapper defines the register generation and access for a PLIC "
"(Platform Level Interrupt Controller."
msgstr "PLIC 映射器定义了 PLIC（平台级中断控制器）的寄存器生成和访问。"
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:12
msgid "``PlicMapper.apply``"
msgstr "``PlicMapper.apply``"
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:14
msgid ""
"``(bus: BusSlaveFactory, mapping: PlicMapping)(gateways : Seq[PlicGateway], "
"targets : Seq[PlicTarget])``"
msgstr ""
"``（总线：BusSlaveFactory，映射：PlicMapping）（网关：Seq[PlicGateway]，目标：Seq[PlicTarget]）``"
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:16
msgid "args for PlicMapper:"
msgstr "PlicMapper 的参数："
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:18
msgid "**bus**: bus to which this ctrl is attached"
msgstr "**总线**：此 ctrl 附加到的总线"
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:19
msgid "**mapping**: a mapping configuration (see above)"
msgstr "**mapping**：映射配置（见上文）"
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:20
msgid ""
"**gateways**: a sequence of PlicGateway (interrupt sources) to generate the "
"bus access control"
msgstr "**网关**：一系列 PlicGateway（中断源），用于生成总线访问控制"
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:21
msgid ""
"**targets**: the sequence of PlicTarget (eg. multiple cores) to generate the"
" bus access control"
msgstr "**targets**：生成总线访问控制的 PlicTarget 序列（例如多核）"
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:24
msgid ""
"It follows the interface given by riscv: https://github.com/riscv/riscv-"
"plic-spec/blob/master/riscv-plic.adoc"
msgstr ""
"它遵循 riscv 给出的接口：https://github.com/riscv/riscv-plic-spec/blob/master/riscv-"
"plic.adoc"
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:26
msgid "As of now, two memory mappings are available :"
msgstr "截至目前，有两种内存映射可用："
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:29
msgid "``PlicMapping.sifive``"
msgstr "``PlicMapping.si Five``"
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:30
msgid ""
"Follows the SiFive PLIC mapping (eg. `E31 core complex Manual "
"<https://sifive.cdn.prismic.io/sifive/9169d157-0d50-4005-a289-36c684de671b_e31_core_complex_manual_21G1.pdf>`_"
" ), basically a full fledged PLIC"
msgstr ""
"遵循 SiFive PLIC 映射（例如 `E31 core complex Manual <https://si "
"Five.cdn.prismic.io/si "
"Five/9169d157-0d50-4005-a289-36c684de671b_e31_core_complex_manual_21G1.pdf>`_"
" ），基本上是一个成熟的 PLIC"
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:33
msgid "``PlicMapping.light``"
msgstr "``PlicMapping.light``"
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:34
msgid ""
"This mapping generates a lighter PLIC, at the cost of some missing optional "
"features:"
msgstr "此映射生成更轻的 PLIC，但代价是缺少一些可选功能："
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:36
msgid "no reading the intrerrupt's priority"
msgstr "不读取中断优先级"
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:37
msgid ""
"no reading the interrupts's pending bit (must use the claim/complete "
"mechanism)"
msgstr "不读取中断的挂起位（必须使用声明/完成机制）"
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:38
msgid "no reading the target's threshold"
msgstr "没有读取目标的阈值"
#: ../../source/SpinalHDL/Libraries/Misc/PLIC/plic_mapper.rst:40
msgid "The rest of the registers & logic is generated."
msgstr "生成其余的寄存器和逻辑。"
