# 本月工作

## sail/act

- \[PR\] <https://github.com/riscv/sail-riscv/pull/1110> Add csr_name_map and is_CSR_defined for H_ext registers
- \[PR\] <https://github.com/riscv/sail-riscv/pull/1122> Add support for local counter-overflow interrupts
- \[PR\] <https://github.com/rems-project/sail/pull/1375> Support formatting sail code via stdin
- \[PR\] <https://github.com/riscv/sail-riscv/pull/1146> Decouple callbacks impl from model by introducing callback interface
- Sail 编译器插件，将 Sail 语法树输出为 json <https://github.com/trdthg/sail-json-plugin>

## spike

- \[PR\] <https://github.com/riscv-software-src/riscv-isa-sim/pull/2036> Fix pmpaddr read

## 会议/技术分享

- Pydrofoil 01: PyPy meta-tracing JIT [PPT](https://github.com/trdthg/plct/blob/main/doc/pydrofoil/pypy_ppt/main.pdf)
- RISC-V RVFI-DII 验证协议介绍 [PPT](https://github.com/trdthg/plct/blob/main/doc/sail/rvfi_dii_ppt/main.pdf)
- An MLIR-based acceleration method for RISC-V ISA simulator generated by Sail [Poster](https://github.com/trdthg/plct/blob/main/doc/sail/na_poster/main.pdf)
- tech-golden-model meeting [`07.07`, `07.15`, `07.21`, `07.28`](https://docs.google.com/document/d/1f9ihMT8vcmgijmvebMiHttwSbw9eY_MKkR9ea3CNFCg)
