# vsim -coverage -do {coverage save -onexit count_down_reset_pclk2.ucdb; log -r /*;run -all; exit} -l count_down_reset_pclk2.log -voptargs=+acc work.count_down_reset_pclk2 
# ** Note: (vsim-3812) Design is being optimized...
# 
# //  Questa Sim-64
# //  Version 10.2c Unknown Platform Jul 19 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading work.count_down_reset_pclk2(fast)
# Loading work.timer_tb(fast)
# Loading work.timer(fast)
# Loading work.registor_control(fast)
# Loading work.decoder(fast)
# Loading work.registor(fast)
# Loading work.encoder(fast)
# Loading work.timer_pready(fast)
# Loading work.select_clock(fast)
# Loading work.counter(fast)
# Loading work.overflow_detect(fast)
# Loading work.underflow_detect(fast)
# Loading work.CPU_model(fast)
# Loading work.system_signal(fast)
# coverage save -onexit count_down_reset_pclk2.ucdb 
#  log -r /* 
# run -all 
# ==============================================================================
# ===================COUNT DOWN AND RESET PCLK 2_test_begin=====================
# ==============================================================================
# 
# 
# =====================load TDR to timer========================================
# 
# 
# random is 36
# at 190 start write data = 'h24 to address = 'h0
# at 200 acces phase of writing data
# at 225 transfer done
# load value TDR at 225 to counter_reg
# at 240 start write data = 'h80 to address = 'h1
# at 250 acces phase of writing data
# at 275 transfer done
# 
# 
# =====================configurate TCR to timer=================================
# 
# 
# 
# 
# ==========================START timer=========================================
# 
# 
# at 290 start write data = 'h30 to address = 'h1
# at 300 acces phase of writing data
# at 325 transfer done
# count for 370
# 
# 
# ==========================reset timer=========================================
# 
# 
# at 775 timer was reset
# at 780 start to read data at address 'h0
# at 815 end of read transfer
# PASS
# at 830 start to read data at address 'h1
# at 865 end of read transfer
# PASS
# at 880 start to read data at address 'h2
# at 915 end of read transfer
# PASS
# ===================================
# ================PASS===============
# ===================================
