{
  "design": {
    "design_info": {
      "boundary_crc": "0x4C637E5BF6653F40",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../q2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.1",
      "validated": "true"
    },
    "design_tree": {
      "seg7display_0": "",
      "bin2BCD_1": "",
      "xlconstant_1": "",
      "xlconcat_2": "",
      "xup_clk_divider_0": "",
      "c_counter_binary_0": "",
      "bin2bcd_0": "",
      "xlconcat_0": "",
      "xlconstant_0": "",
      "xup_inv_0": "",
      "xup_and2_0": "",
      "xup_and2_1": "",
      "xup_or2_0": ""
    },
    "ports": {
      "clk": {
        "direction": "I"
      },
      "reset": {
        "direction": "I"
      },
      "i0": {
        "direction": "I"
      },
      "i1": {
        "direction": "I"
      },
      "i2": {
        "direction": "I"
      },
      "i3": {
        "direction": "I"
      },
      "an": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "seg": {
        "direction": "O",
        "left": "6",
        "right": "0"
      },
      "dp": {
        "direction": "O"
      },
      "sel": {
        "direction": "I"
      }
    },
    "components": {
      "seg7display_0": {
        "vlnv": "xilinx.com:XUP:seg7display:1.0",
        "xci_name": "design_1_seg7display_0_0",
        "xci_path": "ip\\design_1_seg7display_0_0\\design_1_seg7display_0_0.xci",
        "inst_hier_path": "seg7display_0"
      },
      "bin2BCD_1": {
        "vlnv": "xilinx.com:XUP:bin2BCD:1.0",
        "xci_name": "design_1_bin2BCD_1_1",
        "xci_path": "ip\\design_1_bin2BCD_1_1\\design_1_bin2BCD_1_1.xci",
        "inst_hier_path": "bin2BCD_1"
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_1_0",
        "xci_path": "ip\\design_1_xlconstant_1_0\\design_1_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "xlconcat_2": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_2_0",
        "xci_path": "ip\\design_1_xlconcat_2_0\\design_1_xlconcat_2_0.xci",
        "inst_hier_path": "xlconcat_2",
        "parameters": {
          "IN4_WIDTH": {
            "value": "12"
          },
          "NUM_PORTS": {
            "value": "5"
          }
        }
      },
      "xup_clk_divider_0": {
        "vlnv": "xilinx.com:XUP:xup_clk_divider:1.0",
        "xci_name": "design_1_xup_clk_divider_0_1",
        "xci_path": "ip\\design_1_xup_clk_divider_0_1\\design_1_xup_clk_divider_0_1.xci",
        "inst_hier_path": "xup_clk_divider_0"
      },
      "c_counter_binary_0": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "design_1_c_counter_binary_0_1",
        "xci_path": "ip\\design_1_c_counter_binary_0_1\\design_1_c_counter_binary_0_1.xci",
        "inst_hier_path": "c_counter_binary_0",
        "parameters": {
          "Output_Width": {
            "value": "6"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "bin2bcd_0": {
        "vlnv": "xilinx.com:XUP:bin2bcd:1.0",
        "xci_name": "design_1_bin2bcd_0_1",
        "xci_path": "ip\\design_1_bin2bcd_0_1\\design_1_bin2bcd_0_1.xci",
        "inst_hier_path": "bin2bcd_0",
        "parameters": {
          "SIZE": {
            "value": "6"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_xlconcat_0_1",
        "xci_path": "ip\\design_1_xlconcat_0_1\\design_1_xlconcat_0_1.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "IN0_WIDTH": {
            "value": "4"
          },
          "IN1_WIDTH": {
            "value": "4"
          },
          "IN2_WIDTH": {
            "value": "8"
          },
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_xlconstant_0_1",
        "xci_path": "ip\\design_1_xlconstant_0_1\\design_1_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "8"
          }
        }
      },
      "xup_inv_0": {
        "vlnv": "xilinx.com:XUP:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_0_0",
        "xci_path": "ip\\design_1_xup_inv_0_0\\design_1_xup_inv_0_0.xci",
        "inst_hier_path": "xup_inv_0"
      },
      "xup_and2_0": {
        "vlnv": "xilinx.com:XUP:xup_and2:1.0",
        "xci_name": "design_1_xup_and2_0_0",
        "xci_path": "ip\\design_1_xup_and2_0_0\\design_1_xup_and2_0_0.xci",
        "inst_hier_path": "xup_and2_0"
      },
      "xup_and2_1": {
        "vlnv": "xilinx.com:XUP:xup_and2:1.0",
        "xci_name": "design_1_xup_and2_1_0",
        "xci_path": "ip\\design_1_xup_and2_1_0\\design_1_xup_and2_1_0.xci",
        "inst_hier_path": "xup_and2_1"
      },
      "xup_or2_0": {
        "vlnv": "xilinx.com:XUP:xup_or2:1.0",
        "xci_name": "design_1_xup_or2_0_0",
        "xci_path": "ip\\design_1_xup_or2_0_0\\design_1_xup_or2_0_0.xci",
        "inst_hier_path": "xup_or2_0"
      }
    },
    "nets": {
      "bin2BCD_1_y1": {
        "ports": [
          "bin2BCD_1/y1",
          "xlconcat_2/In1"
        ]
      },
      "bin2BCD_1_y2": {
        "ports": [
          "bin2BCD_1/y2",
          "xlconcat_2/In2"
        ]
      },
      "bin2BCD_1_y3": {
        "ports": [
          "bin2BCD_1/y3",
          "xlconcat_2/In3"
        ]
      },
      "bin2bcd_0_ones": {
        "ports": [
          "bin2bcd_0/ones",
          "xlconcat_0/In0"
        ]
      },
      "bin2bcd_0_tens": {
        "ports": [
          "bin2bcd_0/tens",
          "xlconcat_0/In1"
        ]
      },
      "c_counter_binary_0_Q": {
        "ports": [
          "c_counter_binary_0/Q",
          "bin2bcd_0/a_in"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "seg7display_0/clk",
          "xup_clk_divider_0/clkin"
        ]
      },
      "i0_1": {
        "ports": [
          "i0",
          "xlconcat_2/In0"
        ]
      },
      "i1_1": {
        "ports": [
          "i1",
          "bin2BCD_1/a"
        ]
      },
      "i2_1": {
        "ports": [
          "i2",
          "bin2BCD_1/b"
        ]
      },
      "i3_1": {
        "ports": [
          "i3",
          "bin2BCD_1/c"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "seg7display_0/reset",
          "c_counter_binary_0/SCLR"
        ]
      },
      "seg7display_0_a_to_g": {
        "ports": [
          "seg7display_0/a_to_g",
          "seg"
        ]
      },
      "seg7display_0_an_l": {
        "ports": [
          "seg7display_0/an_l",
          "an"
        ]
      },
      "seg7display_0_dp_l": {
        "ports": [
          "seg7display_0/dp_l",
          "dp"
        ]
      },
      "sel_1": {
        "ports": [
          "sel",
          "xup_inv_0/a",
          "xup_and2_1/a"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "xup_and2_0/b"
        ]
      },
      "xlconcat_2_dout": {
        "ports": [
          "xlconcat_2/dout",
          "xup_and2_1/b"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "xlconcat_0/In2"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "bin2BCD_1/e",
          "bin2BCD_1/g",
          "bin2BCD_1/d"
        ]
      },
      "xup_and2_0_y": {
        "ports": [
          "xup_and2_0/y",
          "xup_or2_0/a"
        ]
      },
      "xup_and2_1_y": {
        "ports": [
          "xup_and2_1/y",
          "xup_or2_0/b"
        ]
      },
      "xup_clk_divider_0_clkout": {
        "ports": [
          "xup_clk_divider_0/clkout",
          "c_counter_binary_0/CLK"
        ]
      },
      "xup_inv_0_y": {
        "ports": [
          "xup_inv_0/y",
          "xup_and2_0/a"
        ]
      },
      "xup_or2_0_y": {
        "ports": [
          "xup_or2_0/y",
          "seg7display_0/x_l"
        ]
      }
    }
  }
}