const e={key:"v-1f059d64",path:"/note/cs/co/Memory/Internal-Memory.html",title:"Internal Memory",lang:"zh-CN",frontmatter:{article:!1,date:"2021-05-01T00:00:00.000Z",index:2,summary:"Internal Memory Recap Internal memory: Cache why? -- locality of references: CPU tends to access clusters of data at certain time\u300C\u4E3A\u4EC0\u4E48\uFF1F -\u5F15\u7528\u7684\u4F4D\u7F6E\uFF1ACPU\u503E\u5411\u4E8E\u5728\u7279\u5B9A\u65F6\u95F4\u8BBF\u95EE\u6570\u636E\u96C6\u7FA4\u300D; the introduction o",head:[["meta",{property:"og:url",content:"https://vuepress-theme-hope-v2-demo.mrhope.site/note/cs/co/Memory/Internal-Memory.html"}],["meta",{property:"og:site_name",content:"\u5F18\u6811"}],["meta",{property:"og:title",content:"Internal Memory"}],["meta",{property:"og:type",content:"article"}],["meta",{property:"og:locale",content:"zh-CN"}],["meta",{property:"og:locale:alternate",content:"en-US"}],["meta",{property:"article:published_time",content:"2021-05-01T00:00:00.000Z"}]]},excerpt:"",headers:[{level:2,title:"Recap",slug:"recap",children:[{level:3,title:"Internal memory: Cache",slug:"internal-memory-cache",children:[]},{level:3,title:"Design elements of Cache",slug:"design-elements-of-cache",children:[]}]},{level:2,title:"Internal Memory",slug:"internal-memory-1",children:[{level:3,title:"Type",slug:"type",children:[]}]},{level:2,title:"Memory Cell",slug:"memory-cell",children:[{level:3,title:"Abstract Model",slug:"abstract-model",children:[]},{level:3,title:"Implementation Technologies",slug:"implementation-technologies",children:[]},{level:3,title:"Dynamic RAM Cells",slug:"dynamic-ram-cells",children:[]},{level:3,title:"Static RAM Cells",slug:"static-ram-cells",children:[]},{level:3,title:"DRAM vs. SRAM",slug:"dram-vs-sram",children:[]}]},{level:2,title:"Read-Only Memory (ROM)",slug:"read-only-memory-rom",children:[]},{level:2,title:"Special Types of ROM",slug:"special-types-of-rom",children:[{level:3,title:"Programmable ROM (PROM)",slug:"programmable-rom-prom",children:[]},{level:3,title:"Read-Mostly Memory",slug:"read-mostly-memory",children:[]},{level:3,title:"Erasable Programmable ROM (EPROM)",slug:"erasable-programmable-rom-eprom",children:[]},{level:3,title:"Electronically Erasable Programmable ROM (EEPROM)",slug:"electronically-erasable-programmable-rom-eeprom",children:[]},{level:3,title:"Flash Memory",slug:"flash-memory",children:[]},{level:3,title:"Summary of ROM",slug:"summary-of-rom",children:[]}]},{level:2,title:"Chip Logic",slug:"chip-logic",children:[{level:3,title:"Simple Example of 64 Cells",slug:"simple-example-of-64-cells",children:[]},{level:3,title:"Example of 16-Mbit DRAM",slug:"example-of-16-mbit-dram",children:[]},{level:3,title:"Read/Write operation",slug:"read-write-operation",children:[]},{level:3,title:"Summary of Chip Logic",slug:"summary-of-chip-logic",children:[]}]},{level:2,title:"Memory Errors",slug:"memory-errors",children:[{level:3,title:"Coding Theory",slug:"coding-theory",children:[]},{level:3,title:"Framework of Error Correction",slug:"framework-of-error-correction",children:[]},{level:3,title:"Encode for check",slug:"encode-for-check",children:[]},{level:3,title:"Correct",slug:"correct",children:[]}]},{level:2,title:"\u5F15\u7528",slug:"\u5F15\u7528",children:[]}],git:{createdTime:1648028052e3,updatedTime:1648028052e3,contributors:[{name:"hanjiaming",email:"47519540+guomaimang@users.noreply.github.com",commits:1}]},readingTime:{minutes:15.61,words:4684},filePathRelative:"note/cs/co/Memory/Internal-Memory.md"};export{e as data};
