# 1 "arch/arm/boot/dts/qcom-msm8226-samsung-s3ve3g.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/qcom-msm8226-samsung-s3ve3g.dts"





# 1 "arch/arm/boot/dts/qcom-msm8226.dtsi" 1





/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 9 "arch/arm/boot/dts/qcom-msm8226.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,gcc-msm8974.h" 1
# 10 "arch/arm/boot/dts/qcom-msm8226.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 11 "arch/arm/boot/dts/qcom-msm8226.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 12 "arch/arm/boot/dts/qcom-msm8226.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/reset/qcom,gcc-msm8974.h" 1
# 13 "arch/arm/boot/dts/qcom-msm8226.dtsi" 2

/ {
 #address-cells = <1>;
 #size-cells = <1>;
 interrupt-parent = <&intc>;

 chosen { };

 memory@0 {
  device_type = "memory";
  reg = <0x0 0x0>;
 };

 clocks {
  xo_board: xo_board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
  };

  sleep_clk: sleep_clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };
 };

 firmware {
  scm {
   compatible = "qcom,scm-msm8226", "qcom,scm";
   clocks = <&gcc 142>, <&gcc 141>, <&gcc 140>;
   clock-names = "core", "bus", "iface";
  };
 };

 reserved-memory {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  smem_region: smem@3000000 {
   reg = <0x3000000 0x100000>;
   no-map;
  };

  adsp_region: adsp@dc00000 {
   reg = <0x0dc00000 0x1900000>;
   no-map;
  };
 };

 smd {
  compatible = "qcom,smd";

  rpm {
   interrupts = <0 168 1>;
   qcom,ipc = <&apcs 8 0>;
   qcom,smd-edge = <15>;

   rpm_requests: rpm-requests {
    compatible = "qcom,rpm-msm8226";
    qcom,smd-channels = "rpm_requests";

    rpmpd: power-controller {
     compatible = "qcom,msm8226-rpmpd";
     #power-domain-cells = <1>;
     operating-points-v2 = <&rpmpd_opp_table>;

     rpmpd_opp_table: opp-table {
      compatible = "operating-points-v2";

      rpmpd_opp_ret: opp1 {
       opp-level = <1>;
      };
      rpmpd_opp_svs_krait: opp2 {
       opp-level = <2>;
      };
      rpmpd_opp_svs_soc: opp3 {
       opp-level = <3>;
      };
      rpmpd_opp_nom: opp4 {
       opp-level = <4>;
      };
      rpmpd_opp_turbo: opp5 {
       opp-level = <5>;
      };
      rpmpd_opp_super_turbo: opp6 {
       opp-level = <6>;
      };
     };
    };
   };
  };
 };

 smem {
  compatible = "qcom,smem";

  memory-region = <&smem_region>;
  qcom,rpm-msg-ram = <&rpm_msg_ram>;

  hwlocks = <&tcsr_mutex 3>;
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;

  interrupt-parent = <&intc>;
  interrupts = <0 158 1>;

  qcom,ipc = <&apcs 8 10>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  adsp_smp2p_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  adsp_smp2p_in: slave-kernel {
   qcom,entry-name = "slave-kernel";

   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  intc: interrupt-controller@f9000000 {
   compatible = "qcom,msm-qgic2";
   reg = <0xf9000000 0x1000>,
         <0xf9002000 0x1000>;
   interrupt-controller;
   #interrupt-cells = <3>;
  };

  apcs: syscon@f9011000 {
   compatible = "syscon";
   reg = <0xf9011000 0x1000>;
  };

  sdhc_1: mmc@f9824900 {
   compatible = "qcom,msm8226-sdhci", "qcom,sdhci-msm-v4";
   reg = <0xf9824900 0x11c>, <0xf9824000 0x800>;
   reg-names = "hc", "core";
   interrupts = <0 123 4>,
         <0 138 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 215>,
     <&gcc 216>,
     <&xo_board>;
   clock-names = "iface", "core", "xo";
   pinctrl-names = "default";
   pinctrl-0 = <&sdhc1_default_state>;
   status = "disabled";
  };

  sdhc_2: mmc@f98a4900 {
   compatible = "qcom,msm8226-sdhci", "qcom,sdhci-msm-v4";
   reg = <0xf98a4900 0x11c>, <0xf98a4000 0x800>;
   reg-names = "hc", "core";
   interrupts = <0 125 4>,
         <0 221 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 218>,
     <&gcc 219>,
     <&xo_board>;
   clock-names = "iface", "core", "xo";
   pinctrl-names = "default";
   pinctrl-0 = <&sdhc2_default_state>;
   status = "disabled";
  };

  sdhc_3: mmc@f9864900 {
   compatible = "qcom,msm8226-sdhci", "qcom,sdhci-msm-v4";
   reg = <0xf9864900 0x11c>, <0xf9864000 0x800>;
   reg-names = "hc", "core";
   interrupts = <0 127 4>,
         <0 224 4>;
   interrupt-names = "hc_irq", "pwr_irq";
   clocks = <&gcc 221>,
     <&gcc 222>,
     <&xo_board>;
   clock-names = "iface", "core", "xo";
   pinctrl-names = "default";
   pinctrl-0 = <&sdhc3_default_state>;
   status = "disabled";
  };

  blsp1_uart1: serial@f991d000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0xf991d000 0x1000>;
   interrupts = <0 107 4>;
   clocks = <&gcc 101>, <&gcc 87>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_uart3: serial@f991f000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0xf991f000 0x1000>;
   interrupts = <0 109 4>;
   clocks = <&gcc 105>, <&gcc 87>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_uart4: serial@f9920000 {
   compatible = "qcom,msm-uartdm-v1.4", "qcom,msm-uartdm";
   reg = <0xf9920000 0x1000>;
   interrupts = <0 110 4>;
   clocks = <&gcc 107>, <&gcc 87>;
   clock-names = "core", "iface";
   status = "disabled";
  };

  blsp1_i2c1: i2c@f9923000 {
   status = "disabled";
   compatible = "qcom,i2c-qup-v2.1.1";
   reg = <0xf9923000 0x1000>;
   interrupts = <0 95 4>;
   clocks = <&gcc 89>, <&gcc 87>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_i2c1_pins>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  blsp1_i2c2: i2c@f9924000 {
   status = "disabled";
   compatible = "qcom,i2c-qup-v2.1.1";
   reg = <0xf9924000 0x1000>;
   interrupts = <0 96 4>;
   clocks = <&gcc 91>, <&gcc 87>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_i2c2_pins>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  blsp1_i2c3: i2c@f9925000 {
   status = "disabled";
   compatible = "qcom,i2c-qup-v2.1.1";
   reg = <0xf9925000 0x1000>;
   interrupts = <0 97 4>;
   clocks = <&gcc 93>, <&gcc 87>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_i2c3_pins>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  blsp1_i2c4: i2c@f9926000 {
   status = "disabled";
   compatible = "qcom,i2c-qup-v2.1.1";
   reg = <0xf9926000 0x1000>;
   interrupts = <0 98 4>;
   clocks = <&gcc 95>, <&gcc 87>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_i2c4_pins>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  blsp1_i2c5: i2c@f9927000 {
   status = "disabled";
   compatible = "qcom,i2c-qup-v2.1.1";
   reg = <0xf9927000 0x1000>;
   interrupts = <0 99 4>;
   clocks = <&gcc 97>, <&gcc 87>;
   clock-names = "core", "iface";
   pinctrl-names = "default";
   pinctrl-0 = <&blsp1_i2c5_pins>;
   #address-cells = <1>;
   #size-cells = <0>;
  };

  usb: usb@f9a55000 {
   compatible = "qcom,ci-hdrc";
   reg = <0xf9a55000 0x200>,
         <0xf9a55200 0x200>;
   interrupts = <0 134 4>;
   clocks = <&gcc 263>,
     <&gcc 265>;
   clock-names = "iface", "core";
   assigned-clocks = <&gcc 265>;
   assigned-clock-rates = <75000000>;
   resets = <&gcc 9>;
   reset-names = "core";
   phy_type = "ulpi";
   dr_mode = "otg";
   hnp-disable;
   srp-disable;
   adp-disable;
   ahb-burst-config = <0>;
   phy-names = "usb-phy";
   phys = <&usb_hs_phy>;
   status = "disabled";
   #reset-cells = <1>;

   ulpi {
    usb_hs_phy: phy {
     compatible = "qcom,usb-hs-phy-msm8226",
           "qcom,usb-hs-phy";
     #phy-cells = <0>;
     clocks = <&xo_board>, <&gcc 258>;
     clock-names = "ref", "sleep";
     resets = <&gcc 10>, <&usb 0>;
     reset-names = "phy", "por";
     qcom,init-seq = /bits/ 8 <0x0 0x44
      0x1 0x68 0x2 0x24 0x3 0x13>;
    };
   };
  };

  gcc: clock-controller@fc400000 {
   compatible = "qcom,gcc-msm8226";
   reg = <0xfc400000 0x4000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  tlmm: pinctrl@fd510000 {
   compatible = "qcom,msm8226-pinctrl";
   reg = <0xfd510000 0x4000>;
   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&tlmm 0 0 117>;
   interrupt-controller;
   #interrupt-cells = <2>;
   interrupts = <0 208 4>;

   blsp1_i2c1_pins: blsp1-i2c1 {
    pins = "gpio2", "gpio3";
    function = "blsp_i2c1";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c2_pins: blsp1-i2c2 {
    pins = "gpio6", "gpio7";
    function = "blsp_i2c2";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c3_pins: blsp1-i2c3 {
    pins = "gpio10", "gpio11";
    function = "blsp_i2c3";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c4_pins: blsp1-i2c4 {
    pins = "gpio14", "gpio15";
    function = "blsp_i2c4";
    drive-strength = <2>;
    bias-disable;
   };

   blsp1_i2c5_pins: blsp1-i2c5 {
    pins = "gpio18", "gpio19";
    function = "blsp_i2c5";
    drive-strength = <2>;
    bias-disable;
   };

   sdhc1_default_state: sdhc1-default-state {
    clk {
     pins = "sdc1_clk";
     drive-strength = <10>;
     bias-disable;
    };

    cmd-data {
     pins = "sdc1_cmd", "sdc1_data";
     drive-strength = <10>;
     bias-pull-up;
    };
   };

   sdhc2_default_state: sdhc2-default-state {
    clk {
     pins = "sdc2_clk";
     drive-strength = <10>;
     bias-disable;
    };

    cmd-data {
     pins = "sdc2_cmd", "sdc2_data";
     drive-strength = <10>;
     bias-pull-up;
    };
   };

   sdhc3_default_state: sdhc3-default-state {
    clk {
     pins = "gpio44";
     function = "sdc3";
     drive-strength = <8>;
     bias-disable;
    };

    cmd {
     pins = "gpio43";
     function = "sdc3";
     drive-strength = <8>;
     bias-pull-up;
    };

    data {
     pins = "gpio39", "gpio40", "gpio41", "gpio42";
     function = "sdc3";
     drive-strength = <8>;
     bias-pull-up;
    };
   };
  };

  restart@fc4ab000 {
   compatible = "qcom,pshold";
   reg = <0xfc4ab000 0x4>;
  };

  spmi_bus: spmi@fc4cf000 {
   compatible = "qcom,spmi-pmic-arb";
   reg-names = "core", "intr", "cnfg";
   reg = <0xfc4cf000 0x1000>,
         <0xfc4cb000 0x1000>,
         <0xfc4ca000 0x1000>;
   interrupt-names = "periph_irq";
   interrupts = <0 190 4>;
   qcom,ee = <0>;
   qcom,channel = <0>;
   #address-cells = <2>;
   #size-cells = <0>;
   interrupt-controller;
   #interrupt-cells = <4>;
  };

  rng@f9bff000 {
   compatible = "qcom,prng";
   reg = <0xf9bff000 0x200>;
   clocks = <&gcc 195>;
   clock-names = "core";
  };

  timer@f9020000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0xf9020000 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges;

   frame@f9021000 {
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 7 4>;
    reg = <0xf9021000 0x1000>,
          <0xf9022000 0x1000>;
   };

   frame@f9023000 {
    frame-number = <1>;
    interrupts = <0 9 4>;
    reg = <0xf9023000 0x1000>;
    status = "disabled";
   };

   frame@f9024000 {
    frame-number = <2>;
    interrupts = <0 10 4>;
    reg = <0xf9024000 0x1000>;
    status = "disabled";
   };

   frame@f9025000 {
    frame-number = <3>;
    interrupts = <0 11 4>;
    reg = <0xf9025000 0x1000>;
    status = "disabled";
   };

   frame@f9026000 {
    frame-number = <4>;
    interrupts = <0 12 4>;
    reg = <0xf9026000 0x1000>;
    status = "disabled";
   };

   frame@f9027000 {
    frame-number = <5>;
    interrupts = <0 13 4>;
    reg = <0xf9027000 0x1000>;
    status = "disabled";
   };

   frame@f9028000 {
    frame-number = <6>;
    interrupts = <0 14 4>;
    reg = <0xf9028000 0x1000>;
    status = "disabled";
   };
  };

  rpm_msg_ram: memory@fc428000 {
   compatible = "qcom,rpm-msg-ram";
   reg = <0xfc428000 0x4000>;
  };

  tcsr_mutex: hwlock@fd484000 {
   compatible = "qcom,msm8226-tcsr-mutex", "qcom,tcsr-mutex";
   reg = <0xfd484000 0x1000>;
   #hwlock-cells = <1>;
  };

  adsp: remoteproc@fe200000 {
   compatible = "qcom,msm8226-adsp-pil";
   reg = <0xfe200000 0x100>;

   interrupts-extended = <&intc 0 162 1>,
           <&adsp_smp2p_in 0 1>,
           <&adsp_smp2p_in 1 1>,
           <&adsp_smp2p_in 2 1>,
           <&adsp_smp2p_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready", "handover", "stop-ack";

   power-domains = <&rpmpd 0>;
   power-domain-names = "cx";

   clocks = <&xo_board>;
   clock-names = "xo";

   memory-region = <&adsp_region>;

   qcom,smem-states = <&adsp_smp2p_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   smd-edge {
    interrupts = <0 156 1>;

    qcom,ipc = <&apcs 8 8>;
    qcom,smd-edge = <1>;

    label = "lpass";
   };
  };
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 2
    (((15) << 8) | 8)>,
        <1 3
    (((15) << 8) | 8)>,
        <1 4
    (((15) << 8) | 8)>,
        <1 1
    (((15) << 8) | 8)>;
 };
};
# 7 "arch/arm/boot/dts/qcom-msm8226-samsung-s3ve3g.dts" 2

/ {
 model = "Samsung Galaxy S III Neo";
 compatible = "samsung,s3ve3g", "qcom,msm8226";

 aliases {
  serial0 = &blsp1_uart3;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };
};

&blsp1_uart3 {
 status = "ok";
};
