
---------- Begin Simulation Statistics ----------
simSeconds                                   7.502134                       # Number of seconds simulated (Second)
simTicks                                 7502133984000                       # Number of ticks simulated (Tick)
finalTick                                7502133984000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    257.24                       # Real time elapsed on the host (Second)
hostTickRate                              29164320553                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   18084488                       # Number of bytes of host memory used (Byte)
simInsts                                    790339265                       # Number of instructions simulated (Count)
simOps                                      794824282                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  3072418                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    3089853                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                      9684991507                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.committedInsts                  647552404                       # Number of instructions committed (Count)
system.cpu0.numVMExits                         215686                       # total number of KVM exits (Count)
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu0.numExitSignal                       10408                       # exits due to signal delivery (Count)
system.cpu0.numMMIO                            205278                       # number of VM exits due to memory mapped IO (Count)
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu0.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu0.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu0.dcache.demandHits::switch_cpus0.data      8810410                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          8810410                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::switch_cpus0.data      8811685                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         8811685                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::switch_cpus0.data       291380                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         291380                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::switch_cpus0.data       291884                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        291884                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::switch_cpus0.data  17346124253                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  17346124253                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::switch_cpus0.data  17346124253                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  17346124253                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::switch_cpus0.data      9101790                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      9101790                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::switch_cpus0.data      9103569                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      9103569                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::switch_cpus0.data     0.032013                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.032013                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::switch_cpus0.data     0.032063                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.032063                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::switch_cpus0.data 59530.936416                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 59530.936416                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::switch_cpus0.data 59428.143554                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 59428.143554                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs      1171367                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets          208                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        31148                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets            5                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     37.606492                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    41.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        43327                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            43327                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::switch_cpus0.data       200762                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       200762                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::switch_cpus0.data       200762                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       200762                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::switch_cpus0.data        90618                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total        90618                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::switch_cpus0.data        91115                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total        91115                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrUncacheable::switch_cpus0.data         3853                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.overallMshrUncacheable::total         3853                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.dcache.demandMshrMissLatency::switch_cpus0.data   5009738111                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   5009738111                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::switch_cpus0.data   5040837611                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   5040837611                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::switch_cpus0.data    235504500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.overallMshrUncacheableLatency::total    235504500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::switch_cpus0.data     0.009956                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.009956                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::switch_cpus0.data     0.010009                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.010009                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::switch_cpus0.data 55284.139034                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 55284.139034                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::switch_cpus0.data 55323.905076                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 55323.905076                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::switch_cpus0.data 61122.372178                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrUncacheableLatency::total 61122.372178                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.replacements                 88957                       # number of replacements (Count)
system.cpu0.dcache.CleanSharedReq.missLatency::switch_cpus0.data        52500                       # number of CleanSharedReq miss ticks (Tick)
system.cpu0.dcache.CleanSharedReq.missLatency::total        52500                       # number of CleanSharedReq miss ticks (Tick)
system.cpu0.dcache.CleanSharedReq.avgMissLatency::switch_cpus0.data          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu0.dcache.CleanSharedReq.avgMissLatency::total          inf                       # average CleanSharedReq miss latency ((Tick/Count))
system.cpu0.dcache.CleanSharedReq.mshrMisses::switch_cpus0.data        47040                       # number of CleanSharedReq MSHR misses (Count)
system.cpu0.dcache.CleanSharedReq.mshrMisses::total        47040                       # number of CleanSharedReq MSHR misses (Count)
system.cpu0.dcache.CleanSharedReq.mshrMissLatency::switch_cpus0.data     71959198                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu0.dcache.CleanSharedReq.mshrMissLatency::total     71959198                       # number of CleanSharedReq MSHR miss ticks (Tick)
system.cpu0.dcache.CleanSharedReq.mshrMissRate::switch_cpus0.data          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu0.dcache.CleanSharedReq.mshrMissRate::total          inf                       # mshr miss rate for CleanSharedReq accesses (Ratio)
system.cpu0.dcache.CleanSharedReq.avgMshrMissLatency::switch_cpus0.data  1529.744855                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.CleanSharedReq.avgMshrMissLatency::total  1529.744855                       # average CleanSharedReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LoadLockedReq.hits::switch_cpus0.data            2                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.hits::total            2                       # number of LoadLockedReq hits (Count)
system.cpu0.dcache.LoadLockedReq.accesses::switch_cpus0.data            2                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.LoadLockedReq.accesses::total            2                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::switch_cpus0.data      5523438                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        5523438                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::switch_cpus0.data       192996                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       192996                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::switch_cpus0.data  11903777000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  11903777000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::switch_cpus0.data      5716434                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      5716434                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::switch_cpus0.data     0.033762                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.033762                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::switch_cpus0.data 61678.879355                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 61678.879355                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::switch_cpus0.data       127632                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       127632                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::switch_cpus0.data        65364                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total        65364                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::switch_cpus0.data         3648                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrUncacheable::total         3648                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::switch_cpus0.data   3598965502                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   3598965502                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::switch_cpus0.data    235504500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrUncacheableLatency::total    235504500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::switch_cpus0.data     0.011434                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.011434                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::switch_cpus0.data 55060.362004                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 55060.362004                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 64557.154605                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrUncacheableLatency::total 64557.154605                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.dcache.SoftPFExReq.hits::switch_cpus0.data         1127                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.hits::total         1127                       # number of SoftPFExReq hits (Count)
system.cpu0.dcache.SoftPFExReq.accesses::switch_cpus0.data         1127                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFExReq.accesses::total         1127                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.hits::switch_cpus0.data          148                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total          148                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::switch_cpus0.data          504                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total          504                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::switch_cpus0.data          652                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total          652                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::switch_cpus0.data     0.773006                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.773006                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::switch_cpus0.data          497                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total          497                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::switch_cpus0.data     31099500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total     31099500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::switch_cpus0.data     0.762270                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.762270                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus0.data 62574.446680                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 62574.446680                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.hits::switch_cpus0.data            1                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.hits::total            1                       # number of StoreCondReq hits (Count)
system.cpu0.dcache.StoreCondReq.misses::switch_cpus0.data            1                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.misses::total            1                       # number of StoreCondReq misses (Count)
system.cpu0.dcache.StoreCondReq.missLatency::switch_cpus0.data        13000                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.missLatency::total        13000                       # number of StoreCondReq miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.accesses::switch_cpus0.data            2                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.accesses::total            2                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu0.dcache.StoreCondReq.missRate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.missRate::total     0.500000                       # miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMissLatency::switch_cpus0.data        13000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMissLatency::total        13000                       # average StoreCondReq miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.mshrMisses::switch_cpus0.data            1                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMisses::total            1                       # number of StoreCondReq MSHR misses (Count)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::switch_cpus0.data        12000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissLatency::total        12000                       # number of StoreCondReq MSHR miss ticks (Tick)
system.cpu0.dcache.StoreCondReq.mshrMissRate::switch_cpus0.data     0.500000                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.mshrMissRate::total     0.500000                       # mshr miss rate for StoreCondReq accesses (Ratio)
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::switch_cpus0.data        12000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.StoreCondReq.avgMshrMissLatency::total        12000                       # average StoreCondReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.hits::switch_cpus0.data        48783                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.hits::total          48783                       # number of SwapReq hits (Count)
system.cpu0.dcache.SwapReq.misses::switch_cpus0.data         3925                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.misses::total         3925                       # number of SwapReq misses (Count)
system.cpu0.dcache.SwapReq.missLatency::switch_cpus0.data     85552000                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.missLatency::total     85552000                       # number of SwapReq miss ticks (Tick)
system.cpu0.dcache.SwapReq.accesses::switch_cpus0.data        52708                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.accesses::total        52708                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu0.dcache.SwapReq.missRate::switch_cpus0.data     0.074467                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.missRate::total     0.074467                       # miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMissLatency::switch_cpus0.data 21796.687898                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMissLatency::total 21796.687898                       # average SwapReq miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.mshrHits::switch_cpus0.data            1                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrHits::total            1                       # number of SwapReq MSHR hits (Count)
system.cpu0.dcache.SwapReq.mshrMisses::switch_cpus0.data         3924                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMisses::total         3924                       # number of SwapReq MSHR misses (Count)
system.cpu0.dcache.SwapReq.mshrMissLatency::switch_cpus0.data     81627000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissLatency::total     81627000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu0.dcache.SwapReq.mshrMissRate::switch_cpus0.data     0.074448                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.mshrMissRate::total     0.074448                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu0.dcache.SwapReq.avgMshrMissLatency::switch_cpus0.data 20801.987768                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SwapReq.avgMshrMissLatency::total 20801.987768                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.hits::switch_cpus0.data         1767                       # number of WriteLineReq hits (Count)
system.cpu0.dcache.WriteLineReq.hits::total         1767                       # number of WriteLineReq hits (Count)
system.cpu0.dcache.WriteLineReq.misses::switch_cpus0.data         6808                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.misses::total         6808                       # number of WriteLineReq misses (Count)
system.cpu0.dcache.WriteLineReq.missLatency::switch_cpus0.data    369620942                       # number of WriteLineReq miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.missLatency::total    369620942                       # number of WriteLineReq miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.accesses::switch_cpus0.data         8575                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.accesses::total         8575                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteLineReq.missRate::switch_cpus0.data     0.793936                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.missRate::total     0.793936                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.avgMissLatency::switch_cpus0.data 54292.147767                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.avgMissLatency::total 54292.147767                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.mshrHits::switch_cpus0.data           34                       # number of WriteLineReq MSHR hits (Count)
system.cpu0.dcache.WriteLineReq.mshrHits::total           34                       # number of WriteLineReq MSHR hits (Count)
system.cpu0.dcache.WriteLineReq.mshrMisses::switch_cpus0.data         6774                       # number of WriteLineReq MSHR misses (Count)
system.cpu0.dcache.WriteLineReq.mshrMisses::total         6774                       # number of WriteLineReq MSHR misses (Count)
system.cpu0.dcache.WriteLineReq.mshrMissLatency::switch_cpus0.data    360539942                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.mshrMissLatency::total    360539942                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteLineReq.mshrMissRate::switch_cpus0.data     0.789971                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.mshrMissRate::total     0.789971                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu0.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus0.data 53224.083555                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteLineReq.avgMshrMissLatency::total 53224.083555                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::switch_cpus0.data      3285205                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       3285205                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::switch_cpus0.data        91576                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        91576                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::switch_cpus0.data   5072726311                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   5072726311                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::switch_cpus0.data      3376781                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      3376781                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::switch_cpus0.data     0.027119                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.027119                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::switch_cpus0.data 55393.621811                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 55393.621811                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::switch_cpus0.data        73096                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total        73096                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::switch_cpus0.data        18480                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        18480                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::switch_cpus0.data          205                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrUncacheable::total          205                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::switch_cpus0.data   1050232667                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   1050232667                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::switch_cpus0.data     0.005473                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.005473                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::switch_cpus0.data 56830.772024                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 56830.772024                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse            2.044220                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             8957903                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs             90745                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             98.715114                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick       2716618170500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::switch_cpus0.data     2.044220                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::switch_cpus0.data     0.001996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.001996                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.tagAccesses          36904029                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         36904029                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.demandHits::switch_cpus0.inst      4905244                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          4905244                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::switch_cpus0.inst      4905244                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         4905244                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::switch_cpus0.inst       132230                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total         132230                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::switch_cpus0.inst       132230                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total        132230                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::switch_cpus0.inst   3127941484                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total   3127941484                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::switch_cpus0.inst   3127941484                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total   3127941484                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::switch_cpus0.inst      5037474                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      5037474                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::switch_cpus0.inst      5037474                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      5037474                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::switch_cpus0.inst     0.026249                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.026249                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::switch_cpus0.inst     0.026249                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.026249                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::switch_cpus0.inst 23655.308810                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 23655.308810                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::switch_cpus0.inst 23655.308810                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 23655.308810                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs        11306                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs          326                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     34.680982                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks       115808                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total           115808                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::switch_cpus0.inst        15398                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total        15398                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::switch_cpus0.inst        15398                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total        15398                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::switch_cpus0.inst       116832                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total       116832                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::switch_cpus0.inst       116832                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total       116832                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::switch_cpus0.inst   2640392487                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total   2640392487                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::switch_cpus0.inst   2640392487                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total   2640392487                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::switch_cpus0.inst     0.023193                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.023193                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::switch_cpus0.inst     0.023193                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.023193                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::switch_cpus0.inst 22599.908304                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 22599.908304                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::switch_cpus0.inst 22599.908304                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 22599.908304                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                115808                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::switch_cpus0.inst      4905244                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        4905244                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::switch_cpus0.inst       132230                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total       132230                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::switch_cpus0.inst   3127941484                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total   3127941484                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::switch_cpus0.inst      5037474                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      5037474                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::switch_cpus0.inst     0.026249                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.026249                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::switch_cpus0.inst 23655.308810                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 23655.308810                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::switch_cpus0.inst        15398                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total        15398                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::switch_cpus0.inst       116832                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total       116832                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::switch_cpus0.inst   2640392487                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total   2640392487                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::switch_cpus0.inst     0.023193                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.023193                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::switch_cpus0.inst 22599.908304                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 22599.908304                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse            2.072191                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             5022076                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs            116832                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs             42.985449                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick       2716617698000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::switch_cpus0.inst     2.072191                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::switch_cpus0.inst     0.002024                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.002024                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.tagAccesses          20266728                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         20266728                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.dtb_walker         8691                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.mmu.itb_walker          668                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.inst        93308                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::switch_cpus0.data        34568                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.demandHits::total          137235                       # number of demand (read+write) hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.dtb_walker         8691                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.mmu.itb_walker          668                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.inst        93308                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::switch_cpus0.data        34568                       # number of overall hits (Count)
system.cpu0.l2cache.overallHits::total         137235                       # number of overall hits (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.dtb_walker          995                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.mmu.itb_walker          134                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.inst        23524                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::switch_cpus0.data        49172                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.demandMisses::total         73825                       # number of demand (read+write) misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.dtb_walker          995                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.mmu.itb_walker          134                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.inst        23524                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::switch_cpus0.data        49172                       # number of overall misses (Count)
system.cpu0.l2cache.overallMisses::total        73825                       # number of overall misses (Count)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.dtb_walker     74133601                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.mmu.itb_walker      7704402                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.inst   1474593000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::switch_cpus0.data   4167638000                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.demandMissLatency::total   5724069003                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.dtb_walker     74133601                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.mmu.itb_walker      7704402                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.inst   1474593000                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::switch_cpus0.data   4167638000                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.overallMissLatency::total   5724069003                       # number of overall miss ticks (Tick)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.dtb_walker         9686                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.mmu.itb_walker          802                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.inst       116832                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::switch_cpus0.data        83740                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.demandAccesses::total       211060                       # number of demand (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.dtb_walker         9686                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.mmu.itb_walker          802                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.inst       116832                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::switch_cpus0.data        83740                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.overallAccesses::total       211060                       # number of overall (read+write) accesses (Count)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.dtb_walker     0.102726                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.mmu.itb_walker     0.167082                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.inst     0.201349                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::switch_cpus0.data     0.587198                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.demandMissRate::total     0.349782                       # miss rate for demand accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.dtb_walker     0.102726                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.mmu.itb_walker     0.167082                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.inst     0.201349                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::switch_cpus0.data     0.587198                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.overallMissRate::total     0.349782                       # miss rate for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.dtb_walker 74506.131658                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.mmu.itb_walker 57495.537313                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.inst 62684.619963                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::switch_cpus0.data 84756.324738                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.demandAvgMissLatency::total 77535.645147                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.dtb_walker 74506.131658                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.mmu.itb_walker 57495.537313                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.inst 62684.619963                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::switch_cpus0.data 84756.324738                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMissLatency::total 77535.645147                       # average overall miss latency ((Tick/Count))
system.cpu0.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.l2cache.writebacks::writebacks        21893                       # number of writebacks (Count)
system.cpu0.l2cache.writebacks::total           21893                       # number of writebacks (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.dtb_walker          995                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.mmu.itb_walker          134                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.inst        23524                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::switch_cpus0.data        49172                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.demandMshrMisses::total        73825                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.dtb_walker          995                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.mmu.itb_walker          134                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.inst        23524                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::switch_cpus0.data        49172                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrMisses::total        73825                       # number of overall MSHR misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::switch_cpus0.data         3853                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.overallMshrUncacheable::total         3853                       # number of overall MSHR uncacheable misses (Count)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.dtb_walker     64183601                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.mmu.itb_walker      6364402                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.inst   1239353000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::switch_cpus0.data   3675918000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.demandMshrMissLatency::total   4985819003                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.dtb_walker     64183601                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.mmu.itb_walker      6364402                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.inst   1239353000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::switch_cpus0.data   3675918000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrMissLatency::total   4985819003                       # number of overall MSHR miss ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::switch_cpus0.data    191698500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.overallMshrUncacheableLatency::total    191698500                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.dtb_walker     0.102726                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.mmu.itb_walker     0.167082                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.inst     0.201349                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::switch_cpus0.data     0.587198                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.demandMshrMissRate::total     0.349782                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.dtb_walker     0.102726                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.mmu.itb_walker     0.167082                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.inst     0.201349                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::switch_cpus0.data     0.587198                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.overallMshrMissRate::total     0.349782                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 64506.131658                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 47495.537313                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.inst 52684.619963                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::switch_cpus0.data 74756.324738                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.demandAvgMshrMissLatency::total 67535.645147                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 64506.131658                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 47495.537313                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.inst 52684.619963                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::switch_cpus0.data 74756.324738                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrMissLatency::total 67535.645147                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::switch_cpus0.data 49753.049572                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.overallAvgMshrUncacheableLatency::total 49753.049572                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.replacements                71493                       # number of replacements (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::writebacks          238                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMisses::total          238                       # number of CleanEvict MSHR misses (Count)
system.cpu0.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.hits::switch_cpus0.data          424                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.hits::total          424                       # number of InvalidateReq hits (Count)
system.cpu0.l2cache.InvalidateReq.misses::switch_cpus0.data         6591                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.misses::total         6591                       # number of InvalidateReq misses (Count)
system.cpu0.l2cache.InvalidateReq.missLatency::switch_cpus0.data       365500                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.missLatency::total       365500                       # number of InvalidateReq miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.accesses::switch_cpus0.data         7015                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.accesses::total         7015                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu0.l2cache.InvalidateReq.missRate::switch_cpus0.data     0.939558                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.missRate::total     0.939558                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMissLatency::switch_cpus0.data    55.454408                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMissLatency::total    55.454408                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.mshrMisses::switch_cpus0.data         6591                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMisses::total         6591                       # number of InvalidateReq MSHR misses (Count)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::switch_cpus0.data    282935500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissLatency::total    282935500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::switch_cpus0.data     0.939558                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.mshrMissRate::total     0.939558                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus0.data 42927.552723                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.InvalidateReq.avgMshrMissLatency::total 42927.552723                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.hits::switch_cpus0.inst        93308                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.hits::total        93308                       # number of ReadCleanReq hits (Count)
system.cpu0.l2cache.ReadCleanReq.misses::switch_cpus0.inst        23524                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.misses::total        23524                       # number of ReadCleanReq misses (Count)
system.cpu0.l2cache.ReadCleanReq.missLatency::switch_cpus0.inst   1474593000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.missLatency::total   1474593000                       # number of ReadCleanReq miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.accesses::switch_cpus0.inst       116832                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.accesses::total       116832                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadCleanReq.missRate::switch_cpus0.inst     0.201349                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.missRate::total     0.201349                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::switch_cpus0.inst 62684.619963                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMissLatency::total 62684.619963                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.mshrMisses::switch_cpus0.inst        23524                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMisses::total        23524                       # number of ReadCleanReq MSHR misses (Count)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus0.inst   1239353000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissLatency::total   1239353000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::switch_cpus0.inst     0.201349                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.mshrMissRate::total     0.201349                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus0.inst 52684.619963                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadCleanReq.avgMshrMissLatency::total 52684.619963                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.hits::switch_cpus0.data         7443                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.hits::total         7443                       # number of ReadExReq hits (Count)
system.cpu0.l2cache.ReadExReq.misses::switch_cpus0.data        10466                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.misses::total        10466                       # number of ReadExReq misses (Count)
system.cpu0.l2cache.ReadExReq.missLatency::switch_cpus0.data    927977000                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.missLatency::total    927977000                       # number of ReadExReq miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.accesses::switch_cpus0.data        17909                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.accesses::total        17909                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadExReq.missRate::switch_cpus0.data     0.584399                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.missRate::total     0.584399                       # miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMissLatency::switch_cpus0.data 88665.870438                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMissLatency::total 88665.870438                       # average ReadExReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.mshrMisses::switch_cpus0.data        10466                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMisses::total        10466                       # number of ReadExReq MSHR misses (Count)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::switch_cpus0.data    823317000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissLatency::total    823317000                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadExReq.mshrMissRate::switch_cpus0.data     0.584399                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.mshrMissRate::total     0.584399                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus0.data 78665.870438                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadExReq.avgMshrMissLatency::total 78665.870438                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.dtb_walker         8691                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::switch_cpus0.mmu.itb_walker          668                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.hits::total          9359                       # number of ReadReq hits (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.dtb_walker          995                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::switch_cpus0.mmu.itb_walker          134                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.misses::total         1129                       # number of ReadReq misses (Count)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.dtb_walker     74133601                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::switch_cpus0.mmu.itb_walker      7704402                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.missLatency::total     81838003                       # number of ReadReq miss ticks (Tick)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.dtb_walker         9686                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::switch_cpus0.mmu.itb_walker          802                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.accesses::total        10488                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.dtb_walker     0.102726                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::switch_cpus0.mmu.itb_walker     0.167082                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.missRate::total     0.107647                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.dtb_walker 74506.131658                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::switch_cpus0.mmu.itb_walker 57495.537313                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMissLatency::total 72487.159433                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.dtb_walker          995                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::switch_cpus0.mmu.itb_walker          134                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrMisses::total         1129                       # number of ReadReq MSHR misses (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::switch_cpus0.data         3648                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrUncacheable::total         3648                       # number of ReadReq MSHR uncacheable (Count)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.dtb_walker     64183601                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::switch_cpus0.mmu.itb_walker      6364402                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissLatency::total     70548003                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus0.data    191698500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrUncacheableLatency::total    191698500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.dtb_walker     0.102726                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::switch_cpus0.mmu.itb_walker     0.167082                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.mshrMissRate::total     0.107647                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.dtb_walker 64506.131658                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::switch_cpus0.mmu.itb_walker 47495.537313                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrMissLatency::total 62487.159433                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 52548.930921                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadReq.avgMshrUncacheableLatency::total 52548.930921                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.hits::switch_cpus0.data        27125                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.hits::total        27125                       # number of ReadSharedReq hits (Count)
system.cpu0.l2cache.ReadSharedReq.misses::switch_cpus0.data        38706                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.misses::total        38706                       # number of ReadSharedReq misses (Count)
system.cpu0.l2cache.ReadSharedReq.missLatency::switch_cpus0.data   3239661000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.missLatency::total   3239661000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.accesses::switch_cpus0.data        65831                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.accesses::total        65831                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu0.l2cache.ReadSharedReq.missRate::switch_cpus0.data     0.587960                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.missRate::total     0.587960                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::switch_cpus0.data 83699.193923                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMissLatency::total 83699.193923                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.mshrMisses::switch_cpus0.data        38706                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMisses::total        38706                       # number of ReadSharedReq MSHR misses (Count)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus0.data   2852601000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissLatency::total   2852601000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.587960                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.mshrMissRate::total     0.587960                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 73699.193923                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.ReadSharedReq.avgMshrMissLatency::total 73699.193923                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.SCUpgradeReq.hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2cache.SCUpgradeReq.hits::total            1                       # number of SCUpgradeReq hits (Count)
system.cpu0.l2cache.SCUpgradeReq.accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.SCUpgradeReq.accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.hits::switch_cpus0.data         2979                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.hits::total         2979                       # number of UpgradeReq hits (Count)
system.cpu0.l2cache.UpgradeReq.misses::switch_cpus0.data         1347                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.misses::total         1347                       # number of UpgradeReq misses (Count)
system.cpu0.l2cache.UpgradeReq.missLatency::switch_cpus0.data     44796500                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.missLatency::total     44796500                       # number of UpgradeReq miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.accesses::switch_cpus0.data         4326                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.accesses::total         4326                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu0.l2cache.UpgradeReq.missRate::switch_cpus0.data     0.311373                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.missRate::total     0.311373                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMissLatency::switch_cpus0.data 33256.495917                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMissLatency::total 33256.495917                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.mshrMisses::switch_cpus0.data         1347                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMisses::total         1347                       # number of UpgradeReq MSHR misses (Count)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::switch_cpus0.data     32787500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissLatency::total     32787500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::switch_cpus0.data     0.311373                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.mshrMissRate::total     0.311373                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 24341.128434                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.UpgradeReq.avgMshrMissLatency::total 24341.128434                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu0.l2cache.WriteReq.mshrUncacheable::switch_cpus0.data          205                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WriteReq.mshrUncacheable::total          205                       # number of WriteReq MSHR uncacheable (Count)
system.cpu0.l2cache.WritebackClean.hits::writebacks       115801                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.hits::total       115801                       # number of WritebackClean hits (Count)
system.cpu0.l2cache.WritebackClean.accesses::writebacks       115801                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackClean.accesses::total       115801                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.hits::writebacks        43327                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.hits::total        43327                       # number of WritebackDirty hits (Count)
system.cpu0.l2cache.WritebackDirty.accesses::writebacks        43327                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.WritebackDirty.accesses::total        43327                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.l2cache.tags.tagsInUse          16.192176                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.l2cache.tags.totalRefs             420305                       # Total number of references to valid blocks. (Count)
system.cpu0.l2cache.tags.sampledRefs            82330                       # Sample count of references to valid blocks. (Count)
system.cpu0.l2cache.tags.avgRefs             5.105126                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.l2cache.tags.warmupTick      2716617366500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.l2cache.tags.occupancies::writebacks     2.250517                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.dtb_walker     0.175906                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.mmu.itb_walker     0.033645                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.inst     5.782511                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.occupancies::switch_cpus0.data     7.949597                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.l2cache.tags.avgOccs::writebacks     0.000275                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.dtb_walker     0.000021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.mmu.itb_walker     0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.inst     0.000706                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::switch_cpus0.data     0.000970                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.avgOccs::total      0.001977                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.l2cache.tags.tagAccesses          6916762                       # Number of tag accesses (Count)
system.cpu0.l2cache.tags.dataAccesses         6916762                       # Number of data accesses (Count)
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu0.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu0.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu0.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu0.mmu.dtb.readHits                        0                       # Read hits (Count)
system.cpu0.mmu.dtb.readMisses                      0                       # Read misses (Count)
system.cpu0.mmu.dtb.writeHits                       0                       # Write hits (Count)
system.cpu0.mmu.dtb.writeMisses                     0                       # Write misses (Count)
system.cpu0.mmu.dtb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.dtb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.dtb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.dtb.readAccesses                    0                       # Read accesses (Count)
system.cpu0.mmu.dtb.writeAccesses                   0                       # Write accesses (Count)
system.cpu0.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.dtb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.dtb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.dtb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.instHits                        0                       # Inst hits (Count)
system.cpu0.mmu.itb.instMisses                      0                       # Inst misses (Count)
system.cpu0.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.itb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.itb.instAccesses                    0                       # Inst accesses (Count)
system.cpu0.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.l2_shared.instHits                  0                       # Inst hits (Count)
system.cpu0.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu0.mmu.l2_shared.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.l2_shared.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.l2_shared.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.l2_shared.instAccesses              0                       # Inst accesses (Count)
system.cpu0.mmu.l2_shared.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.l2_shared.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.l2_shared.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu0.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu0.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu0.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu0.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_dtb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu0.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu0.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu0.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu0.mmu.stage2_itb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu0.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu0.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu0.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu0.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu0.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu0.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu0.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu0.power_state.pwrStateResidencyTicks::ON 2716617264500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 4785516719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.toL2Bus.transDist::ReadReq         194095                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadResp        377503                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteReq         27089                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WriteResp        27089                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackDirty        65279                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::WritebackClean       115808                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanEvict        97372                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeReq         5997                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::SCUpgradeReq            1                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::UpgradeResp         4810                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExReq        18255                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadExResp        17973                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadCleanReq       116832                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::ReadSharedReq        75232                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::CleanSharedReq        47040                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateReq         7302                       # Transaction distribution (Count)
system.cpu0.toL2Bus.transDist::InvalidateResp         7044                       # Transaction distribution (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port       349472                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port       745740                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.itb_walker.port::system.cpu0.l2cache.cpu_side_port         1897                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount_system.cpu0.mmu.dtb_walker.port::system.cpu0.l2cache.cpu_side_port        20646                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktCount::total           1117755                       # Packet count per connected requestor and responder (Count)
system.cpu0.toL2Bus.pktSize_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port     14888960                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      8968307                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.itb_walker.port::system.cpu0.l2cache.cpu_side_port         6416                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize_system.cpu0.mmu.dtb_walker.port::system.cpu0.l2cache.cpu_side_port        77488                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.pktSize::total           23941171                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu0.toL2Bus.snoops                      88287                       # Total snoops (Count)
system.cpu0.toL2Bus.snoopTraffic              1469240                       # Total snoop traffic (Byte)
system.cpu0.toL2Bus.snoopFanout::samples       360261                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::mean        0.024657                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::stdev       0.155078                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::0             351378     97.53%     97.53% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::1               8883      2.47%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.snoopFanout::total         360261                       # Request fanout histogram (Count)
system.cpu0.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.toL2Bus.reqLayer0.occupancy     404457665                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer0.occupancy    175384726                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer1.occupancy    135107847                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer2.occupancy      1097237                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.respLayer3.occupancy     10965127                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoopLayer0.occupancy      1473991                       # Layer occupancy (ticks) (Tick)
system.cpu0.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu0.toL2Bus.snoop_filter.totRequests       465685                       # Total number of requests made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleRequests       211090                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiRequests           15                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.totSnoops         6902                       # Total number of snoops made to the snoop filter. (Count)
system.cpu0.toL2Bus.snoop_filter.hitSingleSnoops         6902                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu0.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.numCycles                       236935114                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.committedInsts                  111908905                       # Number of instructions committed (Count)
system.cpu1.numVMExits                          97324                       # total number of KVM exits (Count)
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu1.numExitSignal                        9713                       # exits due to signal delivery (Count)
system.cpu1.numMMIO                             87611                       # number of VM exits due to memory mapped IO (Count)
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu1.numInterrupts                           0                       # number of interrupts delivered (Count)
system.cpu1.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu1.dcache.demandHits::switch_cpus1.data       941953                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total           941953                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::switch_cpus1.data       941971                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total          941971                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::switch_cpus1.data       104552                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         104552                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::switch_cpus1.data       104674                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        104674                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::switch_cpus1.data   5234301410                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total   5234301410                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::switch_cpus1.data   5234301410                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total   5234301410                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::switch_cpus1.data      1046505                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      1046505                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::switch_cpus1.data      1046645                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      1046645                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::switch_cpus1.data     0.099906                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.099906                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::switch_cpus1.data     0.100009                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.100009                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::switch_cpus1.data 50064.096430                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 50064.096430                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::switch_cpus1.data 50005.745553                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 50005.745553                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs       431033                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets           39                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        13583                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     31.733270                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets           39                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        17723                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            17723                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::switch_cpus1.data        71809                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total        71809                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::switch_cpus1.data        71809                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total        71809                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::switch_cpus1.data        32743                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total        32743                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::switch_cpus1.data        32864                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total        32864                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrUncacheable::switch_cpus1.data         1549                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.overallMshrUncacheable::total         1549                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.dcache.demandMshrMissLatency::switch_cpus1.data   1666314089                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   1666314089                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::switch_cpus1.data   1675453589                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   1675453589                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::switch_cpus1.data    176844000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.overallMshrUncacheableLatency::total    176844000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::switch_cpus1.data     0.031288                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.031288                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::switch_cpus1.data     0.031399                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.031399                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::switch_cpus1.data 50890.696912                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 50890.696912                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::switch_cpus1.data 50981.426150                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 50981.426150                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::switch_cpus1.data 114166.559070                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrUncacheableLatency::total 114166.559070                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.replacements                 30878                       # number of replacements (Count)
system.cpu1.dcache.ReadReq.hits::switch_cpus1.data       588149                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total         588149                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::switch_cpus1.data        54587                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total        54587                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::switch_cpus1.data   2553859000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total   2553859000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::switch_cpus1.data       642736                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total       642736                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::switch_cpus1.data     0.084929                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.084929                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::switch_cpus1.data 46785.113672                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 46785.113672                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::switch_cpus1.data        32689                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total        32689                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::switch_cpus1.data        21898                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        21898                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::switch_cpus1.data          893                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrUncacheable::total          893                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::switch_cpus1.data   1039028500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   1039028500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::switch_cpus1.data    176844000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrUncacheableLatency::total    176844000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::switch_cpus1.data     0.034070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.034070                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::switch_cpus1.data 47448.556946                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 47448.556946                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 198033.594625                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrUncacheableLatency::total 198033.594625                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.dcache.SoftPFExReq.hits::switch_cpus1.data            1                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.hits::total            1                       # number of SoftPFExReq hits (Count)
system.cpu1.dcache.SoftPFExReq.accesses::switch_cpus1.data            1                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFExReq.accesses::total            1                       # number of SoftPFExReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.hits::switch_cpus1.data           17                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total           17                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::switch_cpus1.data          122                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total          122                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::switch_cpus1.data          139                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total          139                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::switch_cpus1.data     0.877698                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.877698                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::switch_cpus1.data          121                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total          121                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::switch_cpus1.data      9139500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total      9139500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::switch_cpus1.data     0.870504                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.870504                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::switch_cpus1.data 75533.057851                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 75533.057851                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.hits::switch_cpus1.data        11792                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.hits::total          11792                       # number of SwapReq hits (Count)
system.cpu1.dcache.SwapReq.misses::switch_cpus1.data         2364                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.misses::total         2364                       # number of SwapReq misses (Count)
system.cpu1.dcache.SwapReq.missLatency::switch_cpus1.data     63843500                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.missLatency::total     63843500                       # number of SwapReq miss ticks (Tick)
system.cpu1.dcache.SwapReq.accesses::switch_cpus1.data        14156                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.accesses::total        14156                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu1.dcache.SwapReq.missRate::switch_cpus1.data     0.166996                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.missRate::total     0.166996                       # miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMissLatency::switch_cpus1.data 27006.556684                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMissLatency::total 27006.556684                       # average SwapReq miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.mshrHits::switch_cpus1.data            2                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrHits::total            2                       # number of SwapReq MSHR hits (Count)
system.cpu1.dcache.SwapReq.mshrMisses::switch_cpus1.data         2362                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMisses::total         2362                       # number of SwapReq MSHR misses (Count)
system.cpu1.dcache.SwapReq.mshrMissLatency::switch_cpus1.data     61384000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissLatency::total     61384000                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu1.dcache.SwapReq.mshrMissRate::switch_cpus1.data     0.166855                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.mshrMissRate::total     0.166855                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu1.dcache.SwapReq.avgMshrMissLatency::switch_cpus1.data 25988.145639                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SwapReq.avgMshrMissLatency::total 25988.145639                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.hits::switch_cpus1.data          119                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.hits::total          119                       # number of WriteLineReq hits (Count)
system.cpu1.dcache.WriteLineReq.misses::switch_cpus1.data         2494                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.misses::total         2494                       # number of WriteLineReq misses (Count)
system.cpu1.dcache.WriteLineReq.missLatency::switch_cpus1.data    115089281                       # number of WriteLineReq miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.missLatency::total    115089281                       # number of WriteLineReq miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.accesses::switch_cpus1.data         2613                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.accesses::total         2613                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteLineReq.missRate::switch_cpus1.data     0.954458                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.missRate::total     0.954458                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.avgMissLatency::switch_cpus1.data 46146.463913                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.avgMissLatency::total 46146.463913                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.mshrHits::switch_cpus1.data            1                       # number of WriteLineReq MSHR hits (Count)
system.cpu1.dcache.WriteLineReq.mshrHits::total            1                       # number of WriteLineReq MSHR hits (Count)
system.cpu1.dcache.WriteLineReq.mshrMisses::switch_cpus1.data         2493                       # number of WriteLineReq MSHR misses (Count)
system.cpu1.dcache.WriteLineReq.mshrMisses::total         2493                       # number of WriteLineReq MSHR misses (Count)
system.cpu1.dcache.WriteLineReq.mshrMissLatency::switch_cpus1.data    112584781                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.mshrMissLatency::total    112584781                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteLineReq.mshrMissRate::switch_cpus1.data     0.954076                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.mshrMissRate::total     0.954076                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu1.dcache.WriteLineReq.avgMshrMissLatency::switch_cpus1.data 45160.361412                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteLineReq.avgMshrMissLatency::total 45160.361412                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::switch_cpus1.data       353685                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        353685                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::switch_cpus1.data        47471                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        47471                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::switch_cpus1.data   2565353129                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   2565353129                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::switch_cpus1.data       401156                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total       401156                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::switch_cpus1.data     0.118336                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118336                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::switch_cpus1.data 54040.427398                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 54040.427398                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::switch_cpus1.data        39119                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total        39119                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::switch_cpus1.data         8352                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total         8352                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::switch_cpus1.data          656                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrUncacheable::total          656                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::switch_cpus1.data    514700808                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total    514700808                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::switch_cpus1.data     0.020820                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.020820                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::switch_cpus1.data 61626.054598                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 61626.054598                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse            1.949615                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs              990014                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs             32416                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             30.540906                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick       2716618163500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::switch_cpus1.data     1.949615                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::switch_cpus1.data     0.001904                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.001904                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.tagAccesses           4275620                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          4275620                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.demandHits::switch_cpus1.inst       575442                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total           575442                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::switch_cpus1.inst       575442                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total          575442                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::switch_cpus1.inst        37280                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total          37280                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::switch_cpus1.inst        37280                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total         37280                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::switch_cpus1.inst   1524634490                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total   1524634490                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::switch_cpus1.inst   1524634490                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total   1524634490                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::switch_cpus1.inst       612722                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total       612722                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::switch_cpus1.inst       612722                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total       612722                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::switch_cpus1.inst     0.060843                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.060843                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::switch_cpus1.inst     0.060843                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.060843                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::switch_cpus1.inst 40896.847908                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 40896.847908                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::switch_cpus1.inst 40896.847908                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 40896.847908                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs         8411                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs          184                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     45.711957                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks        30424                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total            30424                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::switch_cpus1.inst         5832                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total         5832                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::switch_cpus1.inst         5832                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total         5832                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::switch_cpus1.inst        31448                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total        31448                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::switch_cpus1.inst        31448                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total        31448                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::switch_cpus1.inst   1244152993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total   1244152993                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::switch_cpus1.inst   1244152993                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total   1244152993                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::switch_cpus1.inst     0.051325                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.051325                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::switch_cpus1.inst     0.051325                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.051325                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::switch_cpus1.inst 39562.229490                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 39562.229490                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::switch_cpus1.inst 39562.229490                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 39562.229490                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                 30424                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::switch_cpus1.inst       575442                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total         575442                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::switch_cpus1.inst        37280                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total        37280                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::switch_cpus1.inst   1524634490                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total   1524634490                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::switch_cpus1.inst       612722                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total       612722                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::switch_cpus1.inst     0.060843                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.060843                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::switch_cpus1.inst 40896.847908                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 40896.847908                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::switch_cpus1.inst         5832                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total         5832                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::switch_cpus1.inst        31448                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total        31448                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::switch_cpus1.inst   1244152993                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total   1244152993                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::switch_cpus1.inst     0.051325                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.051325                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::switch_cpus1.inst 39562.229490                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 39562.229490                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse            2.037383                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs              606890                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs             31448                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs             19.298207                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick       2716617697500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::switch_cpus1.inst     2.037383                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::switch_cpus1.inst     0.001990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.001990                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.tagAccesses           2482336                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          2482336                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.dtb_walker         3676                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.mmu.itb_walker          473                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.inst        16643                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::switch_cpus1.data         9029                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.demandHits::total           29821                       # number of demand (read+write) hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.dtb_walker         3676                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.mmu.itb_walker          473                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.inst        16643                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::switch_cpus1.data         9029                       # number of overall hits (Count)
system.cpu1.l2cache.overallHits::total          29821                       # number of overall hits (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.dtb_walker          656                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.mmu.itb_walker          105                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.inst        14805                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::switch_cpus1.data        20770                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.demandMisses::total         36336                       # number of demand (read+write) misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.dtb_walker          656                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.mmu.itb_walker          105                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.inst        14805                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::switch_cpus1.data        20770                       # number of overall misses (Count)
system.cpu1.l2cache.overallMisses::total        36336                       # number of overall misses (Count)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.dtb_walker     42629420                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.mmu.itb_walker      8270417                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.inst   1019957500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::switch_cpus1.data   1401604500                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.demandMissLatency::total   2472461837                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.dtb_walker     42629420                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.mmu.itb_walker      8270417                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.inst   1019957500                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::switch_cpus1.data   1401604500                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.overallMissLatency::total   2472461837                       # number of overall miss ticks (Tick)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.dtb_walker         4332                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.mmu.itb_walker          578                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.inst        31448                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::switch_cpus1.data        29799                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.demandAccesses::total        66157                       # number of demand (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.dtb_walker         4332                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.mmu.itb_walker          578                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.inst        31448                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::switch_cpus1.data        29799                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.overallAccesses::total        66157                       # number of overall (read+write) accesses (Count)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.dtb_walker     0.151431                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.mmu.itb_walker     0.181661                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.inst     0.470777                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::switch_cpus1.data     0.697003                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.demandMissRate::total     0.549239                       # miss rate for demand accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.dtb_walker     0.151431                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.mmu.itb_walker     0.181661                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.inst     0.470777                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::switch_cpus1.data     0.697003                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.overallMissRate::total     0.549239                       # miss rate for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.dtb_walker 64983.871951                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.mmu.itb_walker 78765.876190                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.inst 68892.772712                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::switch_cpus1.data 67482.161772                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.demandAvgMissLatency::total 68044.414272                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.dtb_walker 64983.871951                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.mmu.itb_walker 78765.876190                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.inst 68892.772712                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::switch_cpus1.data 67482.161772                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMissLatency::total 68044.414272                       # average overall miss latency ((Tick/Count))
system.cpu1.l2cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.l2cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.l2cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.l2cache.writebacks::writebacks         9604                       # number of writebacks (Count)
system.cpu1.l2cache.writebacks::total            9604                       # number of writebacks (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.dtb_walker          656                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.mmu.itb_walker          105                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.inst        14805                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::switch_cpus1.data        20770                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.demandMshrMisses::total        36336                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.dtb_walker          656                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.mmu.itb_walker          105                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.inst        14805                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::switch_cpus1.data        20770                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrMisses::total        36336                       # number of overall MSHR misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::switch_cpus1.data         1549                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.overallMshrUncacheable::total         1549                       # number of overall MSHR uncacheable misses (Count)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.dtb_walker     36069420                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.mmu.itb_walker      7220417                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.inst    871907500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::switch_cpus1.data   1193904500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.demandMshrMissLatency::total   2109101837                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.dtb_walker     36069420                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.mmu.itb_walker      7220417                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.inst    871907500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::switch_cpus1.data   1193904500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrMissLatency::total   2109101837                       # number of overall MSHR miss ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::switch_cpus1.data    166126000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.overallMshrUncacheableLatency::total    166126000                       # number of overall MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.dtb_walker     0.151431                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.mmu.itb_walker     0.181661                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.inst     0.470777                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::switch_cpus1.data     0.697003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.demandMshrMissRate::total     0.549239                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.dtb_walker     0.151431                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.mmu.itb_walker     0.181661                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.inst     0.470777                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::switch_cpus1.data     0.697003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.overallMshrMissRate::total     0.549239                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 54983.871951                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.mmu.itb_walker 68765.876190                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.inst 58892.772712                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::switch_cpus1.data 57482.161772                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.demandAvgMshrMissLatency::total 58044.414272                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 54983.871951                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.mmu.itb_walker 68765.876190                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.inst 58892.772712                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::switch_cpus1.data 57482.161772                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrMissLatency::total 58044.414272                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::switch_cpus1.data 107247.256294                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.overallAvgMshrUncacheableLatency::total 107247.256294                       # average overall mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.replacements                30017                       # number of replacements (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::writebacks          162                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMisses::total          162                       # number of CleanEvict MSHR misses (Count)
system.cpu1.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.hits::switch_cpus1.data          210                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.hits::total          210                       # number of InvalidateReq hits (Count)
system.cpu1.l2cache.InvalidateReq.misses::switch_cpus1.data         2415                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.misses::total         2415                       # number of InvalidateReq misses (Count)
system.cpu1.l2cache.InvalidateReq.missLatency::switch_cpus1.data       329500                       # number of InvalidateReq miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.missLatency::total       329500                       # number of InvalidateReq miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.accesses::switch_cpus1.data         2625                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.accesses::total         2625                       # number of InvalidateReq accesses(hits+misses) (Count)
system.cpu1.l2cache.InvalidateReq.missRate::switch_cpus1.data     0.920000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.missRate::total     0.920000                       # miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMissLatency::switch_cpus1.data   136.438923                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMissLatency::total   136.438923                       # average InvalidateReq miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.mshrMisses::switch_cpus1.data         2415                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMisses::total         2415                       # number of InvalidateReq MSHR misses (Count)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::switch_cpus1.data     84940500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissLatency::total     84940500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::switch_cpus1.data     0.920000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.mshrMissRate::total     0.920000                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 35172.049689                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.InvalidateReq.avgMshrMissLatency::total 35172.049689                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.hits::switch_cpus1.inst        16643                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.hits::total        16643                       # number of ReadCleanReq hits (Count)
system.cpu1.l2cache.ReadCleanReq.misses::switch_cpus1.inst        14805                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.misses::total        14805                       # number of ReadCleanReq misses (Count)
system.cpu1.l2cache.ReadCleanReq.missLatency::switch_cpus1.inst   1019957500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.missLatency::total   1019957500                       # number of ReadCleanReq miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.accesses::switch_cpus1.inst        31448                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.accesses::total        31448                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadCleanReq.missRate::switch_cpus1.inst     0.470777                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.missRate::total     0.470777                       # miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::switch_cpus1.inst 68892.772712                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMissLatency::total 68892.772712                       # average ReadCleanReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.mshrMisses::switch_cpus1.inst        14805                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMisses::total        14805                       # number of ReadCleanReq MSHR misses (Count)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::switch_cpus1.inst    871907500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissLatency::total    871907500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::switch_cpus1.inst     0.470777                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.mshrMissRate::total     0.470777                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::switch_cpus1.inst 58892.772712                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadCleanReq.avgMshrMissLatency::total 58892.772712                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.hits::switch_cpus1.data         1392                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.hits::total         1392                       # number of ReadExReq hits (Count)
system.cpu1.l2cache.ReadExReq.misses::switch_cpus1.data         6390                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.misses::total         6390                       # number of ReadExReq misses (Count)
system.cpu1.l2cache.ReadExReq.missLatency::switch_cpus1.data    469642500                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.missLatency::total    469642500                       # number of ReadExReq miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.accesses::switch_cpus1.data         7782                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.accesses::total         7782                       # number of ReadExReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadExReq.missRate::switch_cpus1.data     0.821126                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.missRate::total     0.821126                       # miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMissLatency::switch_cpus1.data 73496.478873                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMissLatency::total 73496.478873                       # average ReadExReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.mshrMisses::switch_cpus1.data         6390                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMisses::total         6390                       # number of ReadExReq MSHR misses (Count)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::switch_cpus1.data    405742500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissLatency::total    405742500                       # number of ReadExReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadExReq.mshrMissRate::switch_cpus1.data     0.821126                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.mshrMissRate::total     0.821126                       # mshr miss rate for ReadExReq accesses (Ratio)
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::switch_cpus1.data 63496.478873                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadExReq.avgMshrMissLatency::total 63496.478873                       # average ReadExReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.dtb_walker         3676                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::switch_cpus1.mmu.itb_walker          473                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.hits::total          4149                       # number of ReadReq hits (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.dtb_walker          656                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::switch_cpus1.mmu.itb_walker          105                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.misses::total          761                       # number of ReadReq misses (Count)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.dtb_walker     42629420                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::switch_cpus1.mmu.itb_walker      8270417                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.missLatency::total     50899837                       # number of ReadReq miss ticks (Tick)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.dtb_walker         4332                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::switch_cpus1.mmu.itb_walker          578                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.accesses::total         4910                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.dtb_walker     0.151431                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::switch_cpus1.mmu.itb_walker     0.181661                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.missRate::total     0.154990                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.dtb_walker 64983.871951                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::switch_cpus1.mmu.itb_walker 78765.876190                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMissLatency::total 66885.462549                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.dtb_walker          656                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::switch_cpus1.mmu.itb_walker          105                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrMisses::total          761                       # number of ReadReq MSHR misses (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::switch_cpus1.data          893                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrUncacheable::total          893                       # number of ReadReq MSHR uncacheable (Count)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.dtb_walker     36069420                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::switch_cpus1.mmu.itb_walker      7220417                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissLatency::total     43289837                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::switch_cpus1.data    166126000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrUncacheableLatency::total    166126000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.dtb_walker     0.151431                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::switch_cpus1.mmu.itb_walker     0.181661                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.mshrMissRate::total     0.154990                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.dtb_walker 54983.871951                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::switch_cpus1.mmu.itb_walker 68765.876190                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrMissLatency::total 56885.462549                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 186031.354983                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadReq.avgMshrUncacheableLatency::total 186031.354983                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.hits::switch_cpus1.data         7637                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.hits::total         7637                       # number of ReadSharedReq hits (Count)
system.cpu1.l2cache.ReadSharedReq.misses::switch_cpus1.data        14380                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.misses::total        14380                       # number of ReadSharedReq misses (Count)
system.cpu1.l2cache.ReadSharedReq.missLatency::switch_cpus1.data    931962000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.missLatency::total    931962000                       # number of ReadSharedReq miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.accesses::switch_cpus1.data        22017                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.accesses::total        22017                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.cpu1.l2cache.ReadSharedReq.missRate::switch_cpus1.data     0.653132                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.missRate::total     0.653132                       # miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::switch_cpus1.data 64809.596662                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMissLatency::total 64809.596662                       # average ReadSharedReq miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.mshrMisses::switch_cpus1.data        14380                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMisses::total        14380                       # number of ReadSharedReq MSHR misses (Count)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::switch_cpus1.data    788162000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissLatency::total    788162000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.653132                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.mshrMissRate::total     0.653132                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 54809.596662                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.ReadSharedReq.avgMshrMissLatency::total 54809.596662                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.hits::switch_cpus1.data         1119                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.hits::total         1119                       # number of UpgradeReq hits (Count)
system.cpu1.l2cache.UpgradeReq.misses::switch_cpus1.data         1690                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.misses::total         1690                       # number of UpgradeReq misses (Count)
system.cpu1.l2cache.UpgradeReq.missLatency::switch_cpus1.data     55163000                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.missLatency::total     55163000                       # number of UpgradeReq miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.accesses::switch_cpus1.data         2809                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.accesses::total         2809                       # number of UpgradeReq accesses(hits+misses) (Count)
system.cpu1.l2cache.UpgradeReq.missRate::switch_cpus1.data     0.601638                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.missRate::total     0.601638                       # miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMissLatency::switch_cpus1.data 32640.828402                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMissLatency::total 32640.828402                       # average UpgradeReq miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.mshrMisses::switch_cpus1.data         1690                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMisses::total         1690                       # number of UpgradeReq MSHR misses (Count)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::switch_cpus1.data     39577000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissLatency::total     39577000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::switch_cpus1.data     0.601638                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.mshrMissRate::total     0.601638                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::switch_cpus1.data 23418.343195                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.UpgradeReq.avgMshrMissLatency::total 23418.343195                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.cpu1.l2cache.WriteReq.mshrUncacheable::switch_cpus1.data          656                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WriteReq.mshrUncacheable::total          656                       # number of WriteReq MSHR uncacheable (Count)
system.cpu1.l2cache.WritebackClean.hits::writebacks        30421                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.hits::total        30421                       # number of WritebackClean hits (Count)
system.cpu1.l2cache.WritebackClean.accesses::writebacks        30421                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackClean.accesses::total        30421                       # number of WritebackClean accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.hits::writebacks        17723                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.hits::total        17723                       # number of WritebackDirty hits (Count)
system.cpu1.l2cache.WritebackDirty.accesses::writebacks        17723                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.WritebackDirty.accesses::total        17723                       # number of WritebackDirty accesses(hits+misses) (Count)
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.l2cache.tags.tagsInUse          14.058863                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.l2cache.tags.totalRefs             130296                       # Total number of references to valid blocks. (Count)
system.cpu1.l2cache.tags.sampledRefs            39847                       # Sample count of references to valid blocks. (Count)
system.cpu1.l2cache.tags.avgRefs             3.269907                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.l2cache.tags.warmupTick      2716617366000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.l2cache.tags.occupancies::writebacks     1.517291                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.dtb_walker     0.244900                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.mmu.itb_walker     0.051089                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.inst     4.990145                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.occupancies::switch_cpus1.data     7.255438                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.l2cache.tags.avgOccs::writebacks     0.000185                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.dtb_walker     0.000030                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.mmu.itb_walker     0.000006                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.inst     0.000609                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::switch_cpus1.data     0.000886                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.avgOccs::total      0.001716                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.l2cache.tags.tagAccesses          2166071                       # Number of tag accesses (Count)
system.cpu1.l2cache.tags.dataAccesses         2166071                       # Number of data accesses (Count)
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.alignFaults                         0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu1.mmu.prefetchFaults                      0                       # Number of MMU faults due to prefetch (Count)
system.cpu1.mmu.domainFaults                        0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu1.mmu.permsFaults                         0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu1.mmu.dtb.readHits                        0                       # Read hits (Count)
system.cpu1.mmu.dtb.readMisses                      0                       # Read misses (Count)
system.cpu1.mmu.dtb.writeHits                       0                       # Write hits (Count)
system.cpu1.mmu.dtb.writeMisses                     1                       # Write misses (Count)
system.cpu1.mmu.dtb.inserts                         1                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.dtb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.dtb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.dtb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.dtb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.dtb.flushedEntries                  1                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.dtb.readAccesses                    0                       # Read accesses (Count)
system.cpu1.mmu.dtb.writeAccesses                   1                       # Write accesses (Count)
system.cpu1.mmu.dtb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.dtb.misses                          1                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.dtb.accesses                        1                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.dtb_walker.walks                    1                       # Table walker walks requested (Count)
system.cpu1.mmu.dtb_walker.walksLongDescriptor            1                       # Table walker walks initiated with long descriptors (Count)
system.cpu1.mmu.dtb_walker.walkWaitTime::samples            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::0            1    100.00%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.walkWaitTime::total            1                       # Table walker wait (enqueue to first request) latency (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::samples    108967424                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::0    108967424    100.00%    100.00% # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pendingWalks::total    108967424                       # Table walker pending requests distribution (Tick)
system.cpu1.mmu.dtb_walker.pageSizes::4KiB            1    100.00%    100.00% # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.pageSizes::total            1                       # Table walker page sizes translated (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Requested::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Data            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin_Completed::total            1                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.requestOrigin::total            2                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.instHits                        0                       # Inst hits (Count)
system.cpu1.mmu.itb.instMisses                      0                       # Inst misses (Count)
system.cpu1.mmu.itb.inserts                         0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.itb.flushTlb                        2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.itb.flushTlbMva                     0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.itb.flushTlbMvaAsid                 0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.itb.flushTlbAsid                    0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.itb.flushedEntries                  0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.itb.instAccesses                    0                       # Inst accesses (Count)
system.cpu1.mmu.itb.hits                            0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.itb.misses                          0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.itb.accesses                        0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.itb_walker.walks                    0                       # Table walker walks requested (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.l2_shared.instHits                  0                       # Inst hits (Count)
system.cpu1.mmu.l2_shared.instMisses                0                       # Inst misses (Count)
system.cpu1.mmu.l2_shared.writeMisses               1                       # Write misses (Count)
system.cpu1.mmu.l2_shared.inserts                   2                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.l2_shared.flushTlb                  2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.l2_shared.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.l2_shared.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.l2_shared.flushedEntries            2                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.l2_shared.writeAccesses             1                       # Write accesses (Count)
system.cpu1.mmu.l2_shared.instAccesses              0                       # Inst accesses (Count)
system.cpu1.mmu.l2_shared.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.l2_shared.misses                    1                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.l2_shared.accesses                  1                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb.readHits                 0                       # Read hits (Count)
system.cpu1.mmu.stage2_dtb.readMisses               0                       # Read misses (Count)
system.cpu1.mmu.stage2_dtb.writeHits                0                       # Write hits (Count)
system.cpu1.mmu.stage2_dtb.writeMisses              0                       # Write misses (Count)
system.cpu1.mmu.stage2_dtb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_dtb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.stage2_dtb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.stage2_dtb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_dtb.readAccesses             0                       # Read accesses (Count)
system.cpu1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.cpu1.mmu.stage2_dtb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_dtb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_dtb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_dtb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.stage2_itb.instHits                 0                       # Inst hits (Count)
system.cpu1.mmu.stage2_itb.instMisses               0                       # Inst misses (Count)
system.cpu1.mmu.stage2_itb.inserts                  0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu1.mmu.stage2_itb.flushTlb                 2                       # Number of times complete TLB was flushed (Count)
system.cpu1.mmu.stage2_itb.flushTlbMva              0                       # Number of times TLB was flushed by MVA (Count)
system.cpu1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu1.mmu.stage2_itb.flushTlbAsid             0                       # Number of times TLB was flushed by ASID (Count)
system.cpu1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu1.mmu.stage2_itb.instAccesses             0                       # Inst accesses (Count)
system.cpu1.mmu.stage2_itb.hits                     0                       # Total TLB (inst and data) hits (Count)
system.cpu1.mmu.stage2_itb.misses                   0                       # Total TLB (inst and data) misses (Count)
system.cpu1.mmu.stage2_itb.accesses                 0                       # Total TLB (inst and data) accesses (Count)
system.cpu1.mmu.stage2_itb_walker.walks             0                       # Table walker walks requested (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.pwrStateResidencyTicks::ON 2716617264500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 4785516719500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.toL2Bus.transDist::ReadReq          85736                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadResp        139758                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteReq          9236                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WriteResp         9236                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackDirty        27907                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::WritebackClean        30424                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::CleanEvict        39661                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeReq         3985                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::UpgradeResp         3197                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExReq         8387                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadExResp         7823                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadCleanReq        31448                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::ReadSharedReq        29195                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateReq         3298                       # Transaction distribution (Count)
system.cpu1.toL2Bus.transDist::InvalidateResp         2626                       # Transaction distribution (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        93320                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       280647                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.itb_walker.port::system.cpu1.l2cache.cpu_side_port         1289                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount_system.cpu1.mmu.dtb_walker.port::system.cpu1.l2cache.cpu_side_port         9435                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktCount::total            384691                       # Packet count per connected requestor and responder (Count)
system.cpu1.toL2Bus.pktSize_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3959808                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3413387                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.itb_walker.port::system.cpu1.l2cache.cpu_side_port         4624                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize_system.cpu1.mmu.dtb_walker.port::system.cpu1.l2cache.cpu_side_port        34656                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.pktSize::total            7412475                       # Cumulative packet size per connected requestor and responder (Byte)
system.cpu1.toL2Bus.snoops                      48213                       # Total snoops (Count)
system.cpu1.toL2Bus.snoopTraffic               697280                       # Total snoop traffic (Byte)
system.cpu1.toL2Bus.snoopFanout::samples       120366                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::mean        0.063606                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::stdev       0.244051                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::0             112710     93.64%     93.64% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::1               7656      6.36%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::2                  0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.snoopFanout::total         120366                       # Request fanout histogram (Count)
system.cpu1.toL2Bus.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.toL2Bus.reqLayer0.occupancy     118735814                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer0.occupancy     47212419                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer1.occupancy     48671929                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer2.occupancy       712110                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.respLayer3.occupancy      5107228                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoopLayer0.occupancy      1092997                       # Layer occupancy (ticks) (Tick)
system.cpu1.toL2Bus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.cpu1.toL2Bus.snoop_filter.totRequests       129317                       # Total number of requests made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleRequests        65453                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiRequests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.totSnoops         6318                       # Total number of snoops made to the snoop filter. (Count)
system.cpu1.toL2Bus.snoop_filter.hitSingleSnoops         6318                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.cpu1.toL2Bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                 39625                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                39625                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                22974                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp               22974                       # Transaction distribution (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.realview_io.pio          136                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.pci_host.pio          204                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio0.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.vio1.pio            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart0.pio       119424                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart1.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart2.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.realview.uart3.pio           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::system.pci_vio_block.pio         5350                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.bridge.mem_side_port::total       125198                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                   125198                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.realview_io.pio          272                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.pci_host.pio          323                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio0.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.vio1.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart0.pio       170420                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart1.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart2.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.realview.uart3.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::system.pci_vio_block.pio         4051                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.bridge.mem_side_port::total       175210                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                    175210                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer12.occupancy             2670500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy              208500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy             2163000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.demandHits::switch_cpus0.mmu.dtb_walker          527                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus0.mmu.itb_walker           81                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus0.inst        15005                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus0.data        15277                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.mmu.dtb_walker          388                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.mmu.itb_walker           23                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.inst         8355                       # number of demand (read+write) hits (Count)
system.llc.demandHits::switch_cpus1.data         8330                       # number of demand (read+write) hits (Count)
system.llc.demandHits::total                    47986                       # number of demand (read+write) hits (Count)
system.llc.overallHits::switch_cpus0.mmu.dtb_walker          527                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus0.mmu.itb_walker           81                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus0.inst        15005                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus0.data        15277                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.mmu.dtb_walker          388                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.mmu.itb_walker           23                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.inst         8355                       # number of overall hits (Count)
system.llc.overallHits::switch_cpus1.data         8330                       # number of overall hits (Count)
system.llc.overallHits::total                   47986                       # number of overall hits (Count)
system.llc.demandMisses::switch_cpus0.mmu.dtb_walker          449                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus0.mmu.itb_walker           37                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus0.inst         8519                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus0.data        32057                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.mmu.dtb_walker          209                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.mmu.itb_walker           56                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.inst         6450                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::switch_cpus1.data         9517                       # number of demand (read+write) misses (Count)
system.llc.demandMisses::total                  57294                       # number of demand (read+write) misses (Count)
system.llc.overallMisses::switch_cpus0.mmu.dtb_walker          449                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus0.mmu.itb_walker           37                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus0.inst         8519                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus0.data        32057                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.mmu.dtb_walker          209                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.mmu.itb_walker           56                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.inst         6450                       # number of overall misses (Count)
system.llc.overallMisses::switch_cpus1.data         9517                       # number of overall misses (Count)
system.llc.overallMisses::total                 57294                       # number of overall misses (Count)
system.llc.demandMissLatency::switch_cpus0.mmu.dtb_walker     43427411                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus0.mmu.itb_walker      3506026                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus0.inst    744478500                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus0.data   2901195000                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.mmu.dtb_walker     19925679                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.mmu.itb_walker      5335543                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.inst    546951500                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::switch_cpus1.data    811827000                       # number of demand (read+write) miss ticks (Tick)
system.llc.demandMissLatency::total        5076646659                       # number of demand (read+write) miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.mmu.dtb_walker     43427411                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.mmu.itb_walker      3506026                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.inst    744478500                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus0.data   2901195000                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.mmu.dtb_walker     19925679                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.mmu.itb_walker      5335543                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.inst    546951500                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::switch_cpus1.data    811827000                       # number of overall miss ticks (Tick)
system.llc.overallMissLatency::total       5076646659                       # number of overall miss ticks (Tick)
system.llc.demandAccesses::switch_cpus0.mmu.dtb_walker          976                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus0.mmu.itb_walker          118                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus0.inst        23524                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus0.data        47334                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.mmu.dtb_walker          597                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.mmu.itb_walker           79                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.inst        14805                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::switch_cpus1.data        17847                       # number of demand (read+write) accesses (Count)
system.llc.demandAccesses::total               105280                       # number of demand (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.mmu.dtb_walker          976                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.mmu.itb_walker          118                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.inst        23524                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus0.data        47334                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.mmu.dtb_walker          597                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.mmu.itb_walker           79                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.inst        14805                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::switch_cpus1.data        17847                       # number of overall (read+write) accesses (Count)
system.llc.overallAccesses::total              105280                       # number of overall (read+write) accesses (Count)
system.llc.demandMissRate::switch_cpus0.mmu.dtb_walker     0.460041                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus0.mmu.itb_walker     0.313559                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus0.inst     0.362141                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus0.data     0.677251                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.mmu.dtb_walker     0.350084                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.mmu.itb_walker     0.708861                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.inst     0.435664                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::switch_cpus1.data     0.533255                       # miss rate for demand accesses (Ratio)
system.llc.demandMissRate::total             0.544206                       # miss rate for demand accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.mmu.dtb_walker     0.460041                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.mmu.itb_walker     0.313559                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.inst     0.362141                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus0.data     0.677251                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.mmu.dtb_walker     0.350084                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.mmu.itb_walker     0.708861                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.inst     0.435664                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::switch_cpus1.data     0.533255                       # miss rate for overall accesses (Ratio)
system.llc.overallMissRate::total            0.544206                       # miss rate for overall accesses (Ratio)
system.llc.demandAvgMissLatency::switch_cpus0.mmu.dtb_walker 96720.291759                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus0.mmu.itb_walker 94757.459459                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus0.inst 87390.362719                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus0.data 90501.138597                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.mmu.dtb_walker 95338.177033                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.mmu.itb_walker 95277.553571                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.inst 84798.682171                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::switch_cpus1.data 85302.826521                       # average overall miss latency in ticks ((Tick/Count))
system.llc.demandAvgMissLatency::total   88606.951147                       # average overall miss latency in ticks ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.mmu.dtb_walker 96720.291759                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.mmu.itb_walker 94757.459459                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.inst 87390.362719                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus0.data 90501.138597                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.mmu.dtb_walker 95338.177033                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.mmu.itb_walker 95277.553571                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.inst 84798.682171                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::switch_cpus1.data 85302.826521                       # average overall miss latency ((Tick/Count))
system.llc.overallAvgMissLatency::total  88606.951147                       # average overall miss latency ((Tick/Count))
system.llc.blockedCycles::no_mshrs                  0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCycles::no_targets                0                       # number of cycles access was blocked (Cycle)
system.llc.blockedCauses::no_mshrs                  0                       # number of times access was blocked (Count)
system.llc.blockedCauses::no_targets                0                       # number of times access was blocked (Count)
system.llc.avgBlocked::no_mshrs                   nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.avgBlocked::no_targets                 nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.llc.writebacks::writebacks               10537                       # number of writebacks (Count)
system.llc.writebacks::total                    10537                       # number of writebacks (Count)
system.llc.demandMshrHits::switch_cpus0.mmu.dtb_walker            4                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus0.mmu.itb_walker            3                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus0.inst           72                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus0.data            4                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus1.mmu.dtb_walker            1                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus1.inst           54                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::switch_cpus1.data            7                       # number of demand (read+write) MSHR hits (Count)
system.llc.demandMshrHits::total                  145                       # number of demand (read+write) MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus0.mmu.dtb_walker            4                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus0.mmu.itb_walker            3                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus0.inst           72                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus0.data            4                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus1.mmu.dtb_walker            1                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus1.inst           54                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::switch_cpus1.data            7                       # number of overall MSHR hits (Count)
system.llc.overallMshrHits::total                 145                       # number of overall MSHR hits (Count)
system.llc.demandMshrMisses::switch_cpus0.mmu.dtb_walker          445                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus0.mmu.itb_walker           34                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus0.inst         8447                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus0.data        32053                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.mmu.dtb_walker          208                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.mmu.itb_walker           56                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.inst         6396                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::switch_cpus1.data         9510                       # number of demand (read+write) MSHR misses (Count)
system.llc.demandMshrMisses::total              57149                       # number of demand (read+write) MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.mmu.dtb_walker          445                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.mmu.itb_walker           34                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.inst         8447                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus0.data        32053                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.mmu.dtb_walker          208                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.mmu.itb_walker           56                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.inst         6396                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::switch_cpus1.data         9510                       # number of overall MSHR misses (Count)
system.llc.overallMshrMisses::total             57149                       # number of overall MSHR misses (Count)
system.llc.overallMshrUncacheable::switch_cpus0.data         3853                       # number of overall MSHR uncacheable misses (Count)
system.llc.overallMshrUncacheable::switch_cpus1.data         1549                       # number of overall MSHR uncacheable misses (Count)
system.llc.overallMshrUncacheable::total         5402                       # number of overall MSHR uncacheable misses (Count)
system.llc.demandMshrMissLatency::switch_cpus0.mmu.dtb_walker     37529910                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus0.mmu.itb_walker      2828526                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus0.inst    633514001                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus0.data   2500250000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.mmu.dtb_walker     17213679                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.mmu.itb_walker      4635543                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.inst    462849500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::switch_cpus1.data    692449000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.demandMshrMissLatency::total    4351270159                       # number of demand (read+write) MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.mmu.dtb_walker     37529910                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.mmu.itb_walker      2828526                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.inst    633514001                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus0.data   2500250000                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.mmu.dtb_walker     17213679                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.mmu.itb_walker      4635543                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.inst    462849500                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::switch_cpus1.data    692449000                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrMissLatency::total   4351270159                       # number of overall MSHR miss ticks (Tick)
system.llc.overallMshrUncacheableLatency::switch_cpus0.data    102320500                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.overallMshrUncacheableLatency::switch_cpus1.data    144246000                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.overallMshrUncacheableLatency::total    246566500                       # number of overall MSHR uncacheable ticks (Tick)
system.llc.demandMshrMissRate::switch_cpus0.mmu.dtb_walker     0.455943                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus0.mmu.itb_walker     0.288136                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus0.inst     0.359080                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus0.data     0.677167                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.mmu.dtb_walker     0.348409                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.mmu.itb_walker     0.708861                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.inst     0.432016                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::switch_cpus1.data     0.532863                       # mshr miss ratio for demand accesses (Ratio)
system.llc.demandMshrMissRate::total         0.542829                       # mshr miss ratio for demand accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.mmu.dtb_walker     0.455943                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.mmu.itb_walker     0.288136                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.inst     0.359080                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus0.data     0.677167                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.mmu.dtb_walker     0.348409                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.mmu.itb_walker     0.708861                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.inst     0.432016                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::switch_cpus1.data     0.532863                       # mshr miss ratio for overall accesses (Ratio)
system.llc.overallMshrMissRate::total        0.542829                       # mshr miss ratio for overall accesses (Ratio)
system.llc.demandAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 84336.876404                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 83191.941176                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus0.inst 74998.697881                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus0.data 78003.619006                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 82758.072115                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.mmu.itb_walker 82777.553571                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.inst 72365.462789                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::switch_cpus1.data 72812.723449                       # average overall mshr miss latency ((Tick/Count))
system.llc.demandAvgMshrMissLatency::total 76139.042835                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.mmu.dtb_walker 84336.876404                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.mmu.itb_walker 83191.941176                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.inst 74998.697881                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus0.data 78003.619006                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.mmu.dtb_walker 82758.072115                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.mmu.itb_walker 82777.553571                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.inst 72365.462789                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::switch_cpus1.data 72812.723449                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrMissLatency::total 76139.042835                       # average overall mshr miss latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::switch_cpus0.data 26556.060213                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::switch_cpus1.data 93122.014203                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.overallAvgMshrUncacheableLatency::total 45643.557942                       # average overall mshr uncacheable latency ((Tick/Count))
system.llc.replacements                         29767                       # number of replacements (Count)
system.llc.CleanEvict.mshrMisses::writebacks          532                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMisses::total           532                       # number of CleanEvict MSHR misses (Count)
system.llc.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.llc.InvalidateReq.hits::switch_cpus0.data          853                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.hits::switch_cpus1.data         1012                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.hits::total             1865                       # number of InvalidateReq hits (Count)
system.llc.InvalidateReq.misses::switch_cpus0.data         5631                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.misses::switch_cpus1.data         1233                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.misses::total           6864                       # number of InvalidateReq misses (Count)
system.llc.InvalidateReq.missLatency::switch_cpus0.data       102500                       # number of InvalidateReq miss ticks (Tick)
system.llc.InvalidateReq.missLatency::switch_cpus1.data        33500                       # number of InvalidateReq miss ticks (Tick)
system.llc.InvalidateReq.missLatency::total       136000                       # number of InvalidateReq miss ticks (Tick)
system.llc.InvalidateReq.accesses::switch_cpus0.data         6484                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.accesses::switch_cpus1.data         2245                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.accesses::total         8729                       # number of InvalidateReq accesses(hits+misses) (Count)
system.llc.InvalidateReq.missRate::switch_cpus0.data     0.868445                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.missRate::switch_cpus1.data     0.549220                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.missRate::total     0.786344                       # miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.avgMissLatency::switch_cpus0.data    18.202806                       # average InvalidateReq miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMissLatency::switch_cpus1.data    27.169505                       # average InvalidateReq miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMissLatency::total    19.813520                       # average InvalidateReq miss latency ((Tick/Count))
system.llc.InvalidateReq.mshrMisses::switch_cpus0.data         5631                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMisses::switch_cpus1.data         1233                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMisses::total         6864                       # number of InvalidateReq MSHR misses (Count)
system.llc.InvalidateReq.mshrMissLatency::switch_cpus0.data    122159500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissLatency::switch_cpus1.data     26738500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissLatency::total    148898000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.llc.InvalidateReq.mshrMissRate::switch_cpus0.data     0.868445                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMissRate::switch_cpus1.data     0.549220                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.mshrMissRate::total     0.786344                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.llc.InvalidateReq.avgMshrMissLatency::switch_cpus0.data 21694.104067                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMshrMissLatency::switch_cpus1.data 21685.725872                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.InvalidateReq.avgMshrMissLatency::total 21692.599068                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.hits::switch_cpus0.data         2475                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.hits::switch_cpus1.data         2565                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.hits::total                 5040                       # number of ReadExReq hits (Count)
system.llc.ReadExReq.misses::switch_cpus0.data         7611                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.misses::switch_cpus1.data         3550                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.misses::total              11161                       # number of ReadExReq misses (Count)
system.llc.ReadExReq.missLatency::switch_cpus0.data    666212500                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.missLatency::switch_cpus1.data    297723500                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.missLatency::total     963936000                       # number of ReadExReq miss ticks (Tick)
system.llc.ReadExReq.accesses::switch_cpus0.data        10086                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.accesses::switch_cpus1.data         6115                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.accesses::total            16201                       # number of ReadExReq accesses(hits+misses) (Count)
system.llc.ReadExReq.missRate::switch_cpus0.data     0.754610                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.missRate::switch_cpus1.data     0.580540                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.missRate::total         0.688908                       # miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMissLatency::switch_cpus0.data 87532.847195                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.avgMissLatency::switch_cpus1.data 83865.774648                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.avgMissLatency::total 86366.454619                       # average ReadExReq miss latency ((Tick/Count))
system.llc.ReadExReq.mshrMisses::switch_cpus0.data         7611                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMisses::switch_cpus1.data         3550                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMisses::total          11161                       # number of ReadExReq MSHR misses (Count)
system.llc.ReadExReq.mshrMissLatency::switch_cpus0.data    571075000                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissLatency::switch_cpus1.data    253348500                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissLatency::total    824423500                       # number of ReadExReq MSHR miss ticks (Tick)
system.llc.ReadExReq.mshrMissRate::switch_cpus0.data     0.754610                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.mshrMissRate::switch_cpus1.data     0.580540                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.mshrMissRate::total     0.688908                       # mshr miss rate for ReadExReq accesses (Ratio)
system.llc.ReadExReq.avgMshrMissLatency::switch_cpus0.data 75032.847195                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.avgMshrMissLatency::switch_cpus1.data 71365.774648                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadExReq.avgMshrMissLatency::total 73866.454619                       # average ReadExReq mshr miss latency ((Tick/Count))
system.llc.ReadReq.mshrUncacheable::switch_cpus0.data         3648                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheable::switch_cpus1.data          893                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheable::total         4541                       # number of ReadReq MSHR uncacheable (Count)
system.llc.ReadReq.mshrUncacheableLatency::switch_cpus0.data    102320500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.mshrUncacheableLatency::switch_cpus1.data    144246000                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.mshrUncacheableLatency::total    246566500                       # number of ReadReq MSHR uncacheable ticks (Tick)
system.llc.ReadReq.avgMshrUncacheableLatency::switch_cpus0.data 28048.382675                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadReq.avgMshrUncacheableLatency::switch_cpus1.data 161529.675252                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadReq.avgMshrUncacheableLatency::total 54297.841885                       # average ReadReq mshr uncacheable latency ((Tick/Count))
system.llc.ReadSharedReq.hits::switch_cpus0.mmu.dtb_walker          527                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus0.mmu.itb_walker           81                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus0.inst        15005                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus0.data        12802                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.mmu.dtb_walker          388                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.mmu.itb_walker           23                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.inst         8355                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::switch_cpus1.data         5765                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.hits::total            42946                       # number of ReadSharedReq hits (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.mmu.dtb_walker          449                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.mmu.itb_walker           37                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.inst         8519                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus0.data        24446                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.mmu.dtb_walker          209                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.mmu.itb_walker           56                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.inst         6450                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::switch_cpus1.data         5967                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.misses::total          46133                       # number of ReadSharedReq misses (Count)
system.llc.ReadSharedReq.missLatency::switch_cpus0.mmu.dtb_walker     43427411                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus0.mmu.itb_walker      3506026                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus0.inst    744478500                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus0.data   2234982500                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.mmu.dtb_walker     19925679                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.mmu.itb_walker      5335543                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.inst    546951500                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::switch_cpus1.data    514103500                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.missLatency::total   4112710659                       # number of ReadSharedReq miss ticks (Tick)
system.llc.ReadSharedReq.accesses::switch_cpus0.mmu.dtb_walker          976                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus0.mmu.itb_walker          118                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus0.inst        23524                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus0.data        37248                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.mmu.dtb_walker          597                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.mmu.itb_walker           79                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.inst        14805                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::switch_cpus1.data        11732                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.accesses::total        89079                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.llc.ReadSharedReq.missRate::switch_cpus0.mmu.dtb_walker     0.460041                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus0.mmu.itb_walker     0.313559                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus0.inst     0.362141                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus0.data     0.656304                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.mmu.dtb_walker     0.350084                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.mmu.itb_walker     0.708861                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.inst     0.435664                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::switch_cpus1.data     0.508609                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.missRate::total     0.517889                       # miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.dtb_walker 96720.291759                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.mmu.itb_walker 94757.459459                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.inst 87390.362719                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus0.data 91425.284300                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.dtb_walker 95338.177033                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.mmu.itb_walker 95277.553571                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.inst 84798.682171                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::switch_cpus1.data 86157.784481                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMissLatency::total 89148.996575                       # average ReadSharedReq miss latency ((Tick/Count))
system.llc.ReadSharedReq.mshrHits::switch_cpus0.mmu.dtb_walker            4                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus0.mmu.itb_walker            3                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus0.inst           72                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus0.data            4                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus1.mmu.dtb_walker            1                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus1.inst           54                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::switch_cpus1.data            7                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrHits::total          145                       # number of ReadSharedReq MSHR hits (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.mmu.dtb_walker          445                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.mmu.itb_walker           34                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.inst         8447                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus0.data        24442                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.mmu.dtb_walker          208                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.mmu.itb_walker           56                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.inst         6396                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::switch_cpus1.data         5960                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMisses::total        45988                       # number of ReadSharedReq MSHR misses (Count)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.dtb_walker     37529910                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.mmu.itb_walker      2828526                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.inst    633514001                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus0.data   1929175000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.dtb_walker     17213679                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.mmu.itb_walker      4635543                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.inst    462849500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::switch_cpus1.data    439100500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissLatency::total   3526846659                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.dtb_walker     0.455943                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.mmu.itb_walker     0.288136                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.inst     0.359080                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus0.data     0.656196                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.dtb_walker     0.348409                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.mmu.itb_walker     0.708861                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.inst     0.432016                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::switch_cpus1.data     0.508012                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.mshrMissRate::total     0.516261                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.dtb_walker 84336.876404                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.mmu.itb_walker 83191.941176                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.inst 74998.697881                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus0.data 78928.688323                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.dtb_walker 82758.072115                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.mmu.itb_walker 82777.553571                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.inst 72365.462789                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::switch_cpus1.data 73674.580537                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.ReadSharedReq.avgMshrMissLatency::total 76690.585783                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.hits::switch_cpus0.data          302                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.hits::switch_cpus1.data          125                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.hits::total                 427                       # number of UpgradeReq hits (Count)
system.llc.UpgradeReq.misses::switch_cpus0.data          134                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.misses::switch_cpus1.data           52                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.misses::total               186                       # number of UpgradeReq misses (Count)
system.llc.UpgradeReq.missLatency::switch_cpus0.data       656000                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.missLatency::switch_cpus1.data       113500                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.missLatency::total       769500                       # number of UpgradeReq miss ticks (Tick)
system.llc.UpgradeReq.accesses::switch_cpus0.data          436                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.accesses::switch_cpus1.data          177                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.accesses::total             613                       # number of UpgradeReq accesses(hits+misses) (Count)
system.llc.UpgradeReq.missRate::switch_cpus0.data     0.307339                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.missRate::switch_cpus1.data     0.293785                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.missRate::total        0.303426                       # miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMissLatency::switch_cpus0.data  4895.522388                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMissLatency::switch_cpus1.data  2182.692308                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMissLatency::total  4137.096774                       # average UpgradeReq miss latency ((Tick/Count))
system.llc.UpgradeReq.mshrMisses::switch_cpus0.data          134                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMisses::switch_cpus1.data           52                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMisses::total           186                       # number of UpgradeReq MSHR misses (Count)
system.llc.UpgradeReq.mshrMissLatency::switch_cpus0.data      2996500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissLatency::switch_cpus1.data      1197500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissLatency::total      4194000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.llc.UpgradeReq.mshrMissRate::switch_cpus0.data     0.307339                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.mshrMissRate::switch_cpus1.data     0.293785                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.mshrMissRate::total     0.303426                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.llc.UpgradeReq.avgMshrMissLatency::switch_cpus0.data 22361.940299                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMshrMissLatency::switch_cpus1.data 23028.846154                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.UpgradeReq.avgMshrMissLatency::total 22548.387097                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.llc.WriteReq.mshrUncacheable::switch_cpus0.data          205                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WriteReq.mshrUncacheable::switch_cpus1.data          656                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WriteReq.mshrUncacheable::total          861                       # number of WriteReq MSHR uncacheable (Count)
system.llc.WritebackDirty.hits::writebacks        31497                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.hits::total           31497                       # number of WritebackDirty hits (Count)
system.llc.WritebackDirty.accesses::writebacks        31497                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.WritebackDirty.accesses::total        31497                       # number of WritebackDirty accesses(hits+misses) (Count)
system.llc.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.llc.tags.tagsInUse                   58.741243                       # Average ticks per tags in use ((Tick/Count))
system.llc.tags.totalRefs                      192894                       # Total number of references to valid blocks. (Count)
system.llc.tags.sampledRefs                     64404                       # Sample count of references to valid blocks. (Count)
system.llc.tags.avgRefs                      2.995062                       # Average number of references to valid blocks. ((Count/Count))
system.llc.tags.warmupTick               2716617353000                       # The tick when the warmup percentage was hit. (Tick)
system.llc.tags.occupancies::writebacks      5.023306                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.mmu.dtb_walker     0.427219                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.mmu.itb_walker     0.035060                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.inst     7.967791                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus0.data    29.063791                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.mmu.dtb_walker     0.173283                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.mmu.itb_walker     0.033499                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.inst     7.422928                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.occupancies::switch_cpus1.data     8.594365                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.llc.tags.avgOccs::writebacks          0.000153                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.mmu.dtb_walker     0.000013                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.mmu.itb_walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.inst     0.000243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus0.data     0.000887                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.mmu.dtb_walker     0.000005                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.mmu.itb_walker     0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.inst     0.000227                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::switch_cpus1.data     0.000262                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.avgOccs::total               0.001793                       # Average percentage of cache occupancy ((Ratio/Tick))
system.llc.tags.tagAccesses                   3273940                       # Number of tag accesses (Count)
system.llc.tags.dataAccesses                  3273940                       # Number of data accesses (Count)
system.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     10537.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.dtb_walker::samples       445.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.mmu.itb_walker::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.inst::samples      8447.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus0.data::samples     32035.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.dtb_walker::samples       208.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.mmu.itb_walker::samples        56.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.inst::samples      6396.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus1.data::samples      9507.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002278096500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          632                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          632                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              125708                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               9932                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       57142                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      10537                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     57142                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    10537                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                     14                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      13.40                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 57142                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                10537                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   36034                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   13542                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    5462                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                    1993                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      74                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                      20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    194                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    484                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    596                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    621                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    633                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    643                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    640                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    648                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    653                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    645                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    649                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    647                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    666                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    688                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    656                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    641                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    633                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          632                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      90.392405                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     45.453127                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    984.825025                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023          631     99.84%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24576-25599            1      0.16%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           632                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          632                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.672468                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.640643                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.055662                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16              436     68.99%     68.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                9      1.42%     70.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              154     24.37%     94.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               26      4.11%     98.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                5      0.79%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                2      0.32%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           632                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     896                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 3657088                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               674368                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              487473.03204656                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              89890.15677916                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   14221158499                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     210126.60                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.dtb_walker        28480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.mmu.itb_walker         2176                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.inst       540608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus0.data      2050240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.dtb_walker        13312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.mmu.itb_walker         3584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.inst       409344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus1.data       608448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       674368                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.dtb_walker 3796.253180860279                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.mmu.itb_walker 290.050804829774                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.inst 72060.563188150059                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus0.data 273287.574491818086                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.dtb_walker 1774.428453076265                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.mmu.itb_walker 477.730737366687                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.inst 54563.674932095157                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus1.data 81103.323574019494                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 89890.156779156765                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.dtb_walker          445                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.mmu.itb_walker           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.inst         8447                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus0.data        32048                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.dtb_walker          208                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.mmu.itb_walker           56                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.inst         6396                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus1.data         9508                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        10537                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.dtb_walker     17646964                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.mmu.itb_walker      1315245                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.inst    258709018                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus0.data   1096149542                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.dtb_walker      8015991                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.mmu.itb_walker      2165746                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.inst    182811270                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus1.data    276820754                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 286614873750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.dtb_walker     39656.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.mmu.itb_walker     38683.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.inst     30627.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus0.data     34203.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.dtb_walker     38538.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.mmu.itb_walker     38674.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.inst     28582.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus1.data     29114.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  27200804.19                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.dtb_walker        28480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.mmu.itb_walker         2176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.inst       540608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus0.data      2051072                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.dtb_walker        13312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.mmu.itb_walker         3584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.inst       409344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus1.data       608512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        3657088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus0.inst       540608                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus1.inst       409344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       949952                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       674368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       674368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.dtb_walker          445                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.mmu.itb_walker           34                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.inst         8447                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus0.data        32048                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.dtb_walker          208                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.mmu.itb_walker           56                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.inst         6396                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus1.data         9508                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           57142                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        10537                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          10537                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.dtb_walker         3796                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.mmu.itb_walker          290                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.inst        72061                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus0.data       273398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.dtb_walker         1774                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.mmu.itb_walker          478                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.inst        54564                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus1.data        81112                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total            487473                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus0.inst        72061                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus1.inst        54564                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        126624                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks        89890                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total            89890                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks        89890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.dtb_walker         3796                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.mmu.itb_walker          290                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.inst        72061                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus0.data       273398                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.dtb_walker         1774                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.mmu.itb_walker          478                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.inst        54564                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus1.data        81112                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total           577363                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                57128                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               10537                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         3857                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         3786                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         3721                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         3012                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         3496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         3649                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         3635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         3308                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         2999                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         3039                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         3576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         3593                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         3686                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         4094                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         3634                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         4043                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          722                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          602                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         1052                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          453                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          713                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         1080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          365                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          601                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          738                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          817                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          662                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          575                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          656                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               772484530                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             285640000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         1843634530                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13521.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32271.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               41880                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               5119                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            73.31                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           48.58                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        20666                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   209.549985                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   128.877261                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   261.655792                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        10470     50.66%     50.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         5401     26.13%     76.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         1571      7.60%     84.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          765      3.70%     88.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          497      2.40%     90.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          268      1.30%     91.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895          247      1.20%     93.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023          198      0.96%     93.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1249      6.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        20666                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               3656192                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             674368                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                0.487354                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                0.089890                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               69.46                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        72135420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        38340885                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      203232960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      29477340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1204079760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   3300936120                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1834858684800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  1839706887285                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   245.224478                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 4778229915314                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    509340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   6777464186                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        75419820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        40086585                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      204660960                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      25525800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1204079760.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   3244926210                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1834905851040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  1839700550175                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   245.223633                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 4778353315532                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    509340000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   6654063968                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq               261962                       # Transaction distribution (Count)
system.membus.transDist::ReadResp              307950                       # Transaction distribution (Count)
system.membus.transDist::WriteReq               36325                       # Transaction distribution (Count)
system.membus.transDist::WriteResp              36325                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         10537                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             12163                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              2801                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              11294                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             11154                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          45988                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq           6938                       # Transaction distribution (Count)
system.membus.pktCount_system.llc.mem_side_port::system.bridge.cpu_side_port       125198                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.pio            6                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio       432966                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.realview.gic.pio        38404                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::system.mem_ctrls.port       146863                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.llc.mem_side_port::total       743437                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  743437                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.llc.mem_side_port::system.bridge.cpu_side_port       175210                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.pio           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.generic_timer_mem.frames0.pio       865932                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.realview.gic.pio        76796                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::system.mem_ctrls.port      4331456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.llc.mem_side_port::total      5449406                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  5449406                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             2822                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              72423                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    72423    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                72423                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy             2879000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer10.occupancy            4049500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer12.occupancy             407500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer15.occupancy          156210829                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy          313143766                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          89721                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        26547                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.pci_vio_block.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.bootmem.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.clock24MHz.clock                41667                       # Clock period in ticks (Tick)
system.realview.clock32KHz.clock             31250000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks (Tick)
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks (Tick)
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks (Tick)
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks (Tick)
system.realview.el2_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.energy_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash0.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.flash1.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames0.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.frames1.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.generic_timer_mem.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gic.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.gicv2m.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.io_voltage.voltage           3.300000                       # Voltage in Volts (Volt)
system.realview.kmi0.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.kmi1.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks (Tick)
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks (Tick)
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks (Tick)
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks (Tick)
system.realview.non_trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.pwr_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.realview_io.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.rtc.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.system_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_dram.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_sram.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.trusted_watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart0.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart1.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart2.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.uart3.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vgic.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio0.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vio1.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.vram.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.realview.watchdog.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles                23571740                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded               35373716                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded          119418                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued              34610279                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued         37159                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined      3282914                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined      2341666                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved        19529                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples     21929445                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      1.578256                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     2.055203                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0         10692227     48.76%     48.76% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1          2910399     13.27%     62.03% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2          2252997     10.27%     72.30% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3          2106989      9.61%     81.91% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4          1499368      6.84%     88.75% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5           996846      4.55%     93.29% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6           720413      3.29%     96.58% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7           432909      1.97%     98.55% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8           317297      1.45%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total     21929445                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu         176402     29.43%     29.43% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult         12434      2.07%     31.51% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv           2011      0.34%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            6      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd             0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu             0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt             0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     31.84% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead        265126     44.24%     76.08% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite       143367     23.92%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass        24046      0.07%      0.07% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu     24236839     70.03%     70.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult       124951      0.36%     70.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv        23824      0.07%     70.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd         8085      0.02%     70.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            5      0.00%     70.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt           41      0.00%     70.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult           10      0.00%     70.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     70.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            6      0.00%     70.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc        88515      0.26%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     70.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd        17935      0.05%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     70.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu        26302      0.08%     70.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp        92340      0.27%     71.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt            9      0.00%     71.20% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc        17365      0.05%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead      6270187     18.12%     89.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite      3679819     10.63%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total     34610279                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                1.468295                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                     599346                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.017317                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads        91080378                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites       38386933                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses     33650453                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads          706130                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites         402292                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses       337750                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses           34842699                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses             342880                       # Number of vector alu accesses (Count)
system.switch_cpus0.numInsts                 34368827                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts              6192163                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts           214755                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                     307199                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                   9842773                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches               5703954                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts             3650610                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  1.458052                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.timesIdled                  58901                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                1642295                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles             4923108                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.committedInsts           28183982                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps             32210220                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      0.836352                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 0.836352                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      1.195668                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 1.195668                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads          36964127                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites         23180115                       # Number of integer regfile writes (Count)
system.switch_cpus0.vecRegfileReads            624551                       # number of vector regfile reads (Count)
system.switch_cpus0.ccRegfileReads           10406952                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites          10349126                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads         33031098                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites          140399                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads      6165801                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores      3747135                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads       542143                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores       335316                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups        6607845                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted      4759881                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect       204883                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups      3054948                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBHits        2855508                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.934716                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed         674948                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect         2737                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups       100360                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits        67990                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses        32370                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted         5989                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts      3323380                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls        99889                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts       153136                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples     21401361                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     1.517431                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     2.469455                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0     11721633     54.77%     54.77% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1      3823885     17.87%     72.64% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2      1639534      7.66%     80.30% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3       692162      3.23%     83.53% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4       651420      3.04%     86.58% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5       446696      2.09%     88.66% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6       298724      1.40%     90.06% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7       354312      1.66%     91.72% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8      1772995      8.28%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total     21401361                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted     28448849                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted      32475087                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs            9085638                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads              5605522                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                 52708                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars              57817                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches           5375961                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions       324684                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer           29238916                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls       578095                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass        22517      0.07%      0.07% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu     22995076     70.81%     70.88% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult       119435      0.37%     71.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv        21986      0.07%     71.31% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd         8085      0.02%     71.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            5      0.00%     71.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt           29      0.00%     71.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            7      0.00%     71.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     71.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            5      0.00%     71.34% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc        74780      0.23%     71.57% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     71.57% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd        16897      0.05%     71.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.62% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu        25190      0.08%     71.70% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp        88287      0.27%     71.97% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt            5      0.00%     71.97% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc        17145      0.05%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.02% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead      5605522     17.26%     89.28% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite      3480116     10.72%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total     32475087                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples      1772995                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles         5934325                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles      8993996                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles          6372950                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles       462883                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles        165284                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved      2773689                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred        53505                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts      37069207                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts       197421                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles      7368775                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts              34452561                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches            6607845                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches      3598446                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles             14279195                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles         436489                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles             15859                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles         6489                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingDrainCycles            8                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles        39211                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles          978                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles          686                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines          5037484                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes        86412                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes             417                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples     21929445                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     1.787545                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     2.870955                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0        14129071     64.43%     64.43% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1          919482      4.19%     68.62% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2          990581      4.52%     73.14% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3          888189      4.05%     77.19% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4          640129      2.92%     80.11% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5          824039      3.76%     83.87% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6          459993      2.10%     85.96% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7          429694      1.96%     87.92% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8         2648267     12.08%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total     21929445                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.280329                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               1.461604                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles           165284                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles           2175114                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles          609339                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts      35800333                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts        86890                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts         6165801                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts        3747135                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts        94945                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents            35493                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents          561806                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents        13449                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect        53950                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect       116326                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts       170276                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit        34029397                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount       33988203                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst         18932063                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst         32384213                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               1.441905                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.584608                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads             209512                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads         560279                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses          316                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation        13449                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores        267019                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads       138058                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache         28028                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples      5603685                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean     8.475584                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev    38.316285                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9       5388285     96.16%     96.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19        36371      0.65%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29        36737      0.66%     97.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39         5440      0.10%     97.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49         2409      0.04%     97.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59         2591      0.05%     97.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69         5057      0.09%     97.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79        19664      0.35%     98.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89         1987      0.04%     98.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99         2076      0.04%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109         1091      0.02%     98.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119         1157      0.02%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129         2013      0.04%     98.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139         2126      0.04%     98.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149          754      0.01%     98.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159          803      0.01%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169         1722      0.03%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179         2842      0.05%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189         5061      0.09%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199        25028      0.45%     98.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209        10558      0.19%     99.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219         4407      0.08%     99.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229         8258      0.15%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239         3198      0.06%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249         3780      0.07%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259         7414      0.13%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269         3245      0.06%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279         1488      0.03%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289          899      0.02%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299          769      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows        16455      0.29%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value         3226                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total      5603685                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.alignFaults                20                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus0.mmu.prefetchFaults             66                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus0.mmu.domainFaults                0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus0.mmu.permsFaults              3419                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus0.mmu.dtb.readHits          6057480                       # Read hits (Count)
system.switch_cpus0.mmu.dtb.readMisses          29579                       # Read misses (Count)
system.switch_cpus0.mmu.dtb.writeHits         3655005                       # Write hits (Count)
system.switch_cpus0.mmu.dtb.writeMisses         12053                       # Write misses (Count)
system.switch_cpus0.mmu.dtb.inserts             17678                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.dtb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.dtb.flushTlbMvaAsid          378                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.dtb.flushTlbAsid            7                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.dtb.flushedEntries          357                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.dtb.readAccesses      6087059                       # Read accesses (Count)
system.switch_cpus0.mmu.dtb.writeAccesses      3667058                       # Write accesses (Count)
system.switch_cpus0.mmu.dtb.hits              9712485                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.dtb.misses              41632                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.dtb.accesses          9754117                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.dtb_walker.walks        26854                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.dtb_walker.walksLongDescriptor        26854                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           18                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         2948                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.dtb_walker.squashedBefore        16952                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::samples         9902                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::mean  1514.088063                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::stdev 10209.425989                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::0-32767         9770     98.67%     98.67% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::32768-65535           91      0.92%     99.59% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::65536-98303           17      0.17%     99.76% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::98304-131071           13      0.13%     99.89% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::131072-163839            3      0.03%     99.92% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::163840-196607            4      0.04%     99.96% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::196608-229375            2      0.02%     99.98% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::262144-294911            1      0.01%     99.99% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::360448-393215            1      0.01%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkWaitTime::total         9902                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::samples        14597                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::mean 42450.469275                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::gmean 22044.910079                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::stdev 49904.714077                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::0-32767         8581     58.79%     58.79% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::32768-65535         2062     14.13%     72.91% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::65536-98303         1445      9.90%     82.81% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::98304-131071         2075     14.22%     97.03% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::131072-163839          231      1.58%     98.61% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::163840-196607           71      0.49%     99.10% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::196608-229375           45      0.31%     99.40% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::229376-262143           31      0.21%     99.62% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::262144-294911           15      0.10%     99.72% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::294912-327679            3      0.02%     99.74% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::327680-360447            4      0.03%     99.77% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::458752-491519           31      0.21%     99.98% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::491520-524287            3      0.02%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.walkServiceTime::total        14597                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::samples  11732356632                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::mean     0.772271                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::stdev     1.081719                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::0-1  11681186132     99.56%     99.56% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::2-3     19241500      0.16%     99.73% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::4-5      5171000      0.04%     99.77% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::6-7      3410500      0.03%     99.80% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::8-9      1740000      0.01%     99.82% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::10-11      1633000      0.01%     99.83% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::12-13      1639500      0.01%     99.84% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::14-15      1818000      0.02%     99.86% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::16-17      1353000      0.01%     99.87% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::18-19       754500      0.01%     99.88% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::20-21      2240500      0.02%     99.90% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::22-23      3907000      0.03%     99.93% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::24-25       615000      0.01%     99.93% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::26-27       328000      0.00%     99.94% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::28-29      1823000      0.02%     99.95% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::30-31      5496000      0.05%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pendingWalks::total  11732356632                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.dtb_walker.pageSizes::4KiB         2948     99.39%     99.39% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb_walker.pageSizes::2MiB           18      0.61%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb_walker.pageSizes::total         2966                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Requested::Data        26854                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Requested::total        26854                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Completed::Data         2966                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin_Completed::total         2966                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.requestOrigin::total        29820                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.instHits          5039948                       # Inst hits (Count)
system.switch_cpus0.mmu.itb.instMisses           1360                       # Inst misses (Count)
system.switch_cpus0.mmu.itb.inserts               747                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.itb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.itb.flushTlbMvaAsid          378                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.itb.flushTlbAsid            7                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.itb.flushedEntries          267                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.itb.instAccesses      5041308                       # Inst accesses (Count)
system.switch_cpus0.mmu.itb.hits              5039948                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.itb.misses               1360                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.itb.accesses          5041308                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.itb_walker.walks         1146                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.itb_walker.walksLongDescriptor         1146                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           10                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          523                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus0.mmu.itb_walker.squashedBefore          121                       # Table walks squashed before starting (Count)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::samples         1025                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::mean  1031.219512                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::stdev  9687.122018                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::0-16383         1013     98.83%     98.83% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::16384-32767            4      0.39%     99.22% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::32768-49151            2      0.20%     99.41% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::81920-98303            2      0.20%     99.61% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::98304-114687            1      0.10%     99.71% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::114688-131071            1      0.10%     99.80% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::147456-163839            2      0.20%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkWaitTime::total         1025                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::samples          654                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::mean 10545.871560                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::gmean  6373.448854                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::stdev 19402.922210                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::0-32767          604     92.35%     92.35% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::32768-65535           45      6.88%     99.24% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::65536-98303            2      0.31%     99.54% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::98304-131071            1      0.15%     99.69% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::262144-294911            1      0.15%     99.85% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::294912-327679            1      0.15%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.walkServiceTime::total          654                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::samples   7951437632                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::mean     1.096000                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::0   -762928368     -9.59%     -9.59% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::1   8714116500    109.59%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::2        97000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::3       146500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::4         6000      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pendingWalks::total   7951437632                       # Table walker pending requests distribution (Tick)
system.switch_cpus0.mmu.itb_walker.pageSizes::4KiB          523     98.12%     98.12% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb_walker.pageSizes::2MiB           10      1.88%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb_walker.pageSizes::total          533                       # Table walker page sizes translated (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Requested::Inst         1146                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Requested::total         1146                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Completed::Inst          533                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin_Completed::total          533                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.requestOrigin::total         1679                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.l2_shared.partialHits        16848                       # partial translation hits (Count)
system.switch_cpus0.mmu.l2_shared.instHits         1327                       # Inst hits (Count)
system.switch_cpus0.mmu.l2_shared.instMisses           33                       # Inst misses (Count)
system.switch_cpus0.mmu.l2_shared.readHits        20549                       # Read hits (Count)
system.switch_cpus0.mmu.l2_shared.readMisses         9030                       # Read misses (Count)
system.switch_cpus0.mmu.l2_shared.writeHits         9898                       # Write hits (Count)
system.switch_cpus0.mmu.l2_shared.writeMisses         2155                       # Write misses (Count)
system.switch_cpus0.mmu.l2_shared.inserts         3851                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.l2_shared.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.l2_shared.flushTlbMvaAsid          378                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.l2_shared.flushTlbAsid            7                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.l2_shared.flushedEntries         2987                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.l2_shared.readAccesses        29579                       # Read accesses (Count)
system.switch_cpus0.mmu.l2_shared.writeAccesses        12053                       # Write accesses (Count)
system.switch_cpus0.mmu.l2_shared.instAccesses         1360                       # Inst accesses (Count)
system.switch_cpus0.mmu.l2_shared.hits          31774                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.l2_shared.misses        11218                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.l2_shared.accesses        42992                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus0.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus0.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus0.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus0.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus0.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus0.mmu.stage2_dtb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus0.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus0.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus0.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus0.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus0.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus0.mmu.stage2_itb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus0.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus0.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus0.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus0.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions           13                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples            6                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 410259483.333333                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 492267092.767576                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value     54309000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value   1379064000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total            6                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  11967450100                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED   2461556900                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 7487704977000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles        165284                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles         6208666                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles        3059541                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      4566243                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles          6550364                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles      1379341                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts      36525992                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents         8892                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents        289608                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents        228731                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents        579314                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.renamedOperands     39138138                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups           55777471                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups        39082575                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.vecLookups          372186                       # Number of vector rename lookups (Count)
system.switch_cpus0.rename.committedMaps     34726062                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps         4412076                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing         242538                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        25429                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts          2385367                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads                55414886                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes               72127668                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts        28183982                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps          32210220                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles                 5648350                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded                3820287                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded           30989                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued               3702101                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued          6882                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined       698523                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined       461653                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved         4625                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples      4607146                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      0.803556                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     1.618793                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0          3303283     71.70%     71.70% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1           411330      8.93%     80.63% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2           281339      6.11%     86.73% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3           208257      4.52%     91.25% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4           158243      3.43%     94.69% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5           102257      2.22%     96.91% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6            69505      1.51%     98.42% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7            41421      0.90%     99.32% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8            31511      0.68%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total      4607146                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu          15318     23.50%     23.50% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult           270      0.41%     23.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv            687      1.05%     24.97% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd            0      0.00%     24.97% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     24.97% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt            0      0.00%     24.97% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     24.97% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     24.97% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     24.97% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            9      0.01%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd             0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu             0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     24.98% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead         30680     47.07%     72.05% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite        18218     27.95%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass         2796      0.08%      0.08% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu      2450047     66.18%     66.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult         3229      0.09%     66.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv          403      0.01%     66.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd            0      0.00%     66.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     66.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt            0      0.00%     66.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     66.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     66.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     66.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc         2204      0.06%     66.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     66.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd         1389      0.04%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     66.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu         2072      0.06%     66.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp         3932      0.11%     66.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt            0      0.00%     66.61% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc         1882      0.05%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     66.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead       774143     20.91%     87.57% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite       460004     12.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total      3702101                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                0.655431                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                      65182                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.017607                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads        12042072                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites        4524231                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses      3513327                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads                0                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites               0                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads           41340                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites          29418                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses        19529                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses            3744552                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses                   0                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses              19935                       # Number of vector alu accesses (Count)
system.switch_cpus1.numInsts                  3646404                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts               752880                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts            44397                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                      73017                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                   1204059                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches                611983                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts              451179                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  0.645570                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.timesIdled                  17258                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                1041204                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles            22846488                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.committedInsts            2693974                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps              3152753                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      2.096661                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 2.096661                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      0.476949                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 0.476949                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads           3984584                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites          2446868                       # Number of integer regfile writes (Count)
system.switch_cpus1.vecRegfileReads             35678                       # number of vector regfile reads (Count)
system.switch_cpus1.ccRegfileReads             772277                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites            773187                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads          6487082                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites           39453                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads       734510                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores       477997                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads       120219                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores        88248                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups         828730                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted       533260                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect        46010                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups       362139                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBHits         306317                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.845855                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed          97179                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect          779                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups        41499                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits         7175                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses        34324                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted         3980                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts       706518                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls        26364                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts        33354                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples      4492249                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     0.716013                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     1.852581                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0      3519787     78.35%     78.35% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1       386108      8.59%     86.95% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2       174201      3.88%     90.83% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3        77741      1.73%     92.56% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4        50053      1.11%     93.67% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5        45388      1.01%     94.68% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6        30294      0.67%     95.35% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7        29555      0.66%     96.01% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8       179122      3.99%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total      4492249                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted      2757731                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted       3216510                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs            1000441                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads               582025                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                 14156                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars              14640                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches            543247                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions        16148                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer            2941407                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls        68134                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass         1917      0.06%      0.06% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu      2201858     68.45%     68.51% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult         2774      0.09%     68.60% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv          329      0.01%     68.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     68.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     68.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     68.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     68.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     68.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc         1703      0.05%     68.66% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     68.66% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd         1178      0.04%     68.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.70% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu         1698      0.05%     68.75% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp         2868      0.09%     68.84% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     68.84% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc         1744      0.05%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.90% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead       582025     18.09%     86.99% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite       418416     13.01%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total      3216510                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples       179122                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles          890198                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles      2970087                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles           612813                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles        96743                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles         37298                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved       293109                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred        13610                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts       4190733                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts        45266                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles      1251359                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts               4096180                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches             828730                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches       410671                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles              3261681                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles         101287                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles             12418                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles          845                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingDrainCycles            4                       # Number of cycles fetch has spent waiting on pipes to drain (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles        28969                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles          778                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles          449                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines           612723                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes        25173                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes             257                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples      4607146                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     1.025084                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     2.360668                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0         3683577     79.95%     79.95% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1          108545      2.36%     82.31% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2          105533      2.29%     84.60% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3           98357      2.13%     86.74% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4          100477      2.18%     88.92% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5           62206      1.35%     90.27% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6           61943      1.34%     91.61% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7           68632      1.49%     93.10% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8          317876      6.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total      4607146                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.146721                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               0.725199                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles            37298                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles            369947                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles          231316                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts       3924293                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts         7466                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts          734510                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts         477997                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts        25387                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents             7388                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents          221397                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents         3887                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect         8175                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect        31435                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts        39610                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit         3548983                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount        3532856                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst          1941319                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst          3204874                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               0.625467                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.605740                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads              31811                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads         152485                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses          242                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation         3887                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores         59581                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads        22636                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache         12622                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples       581837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean    19.505523                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev   114.085794                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9        517297     88.91%     88.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19         9210      1.58%     90.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29         9602      1.65%     92.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39         1714      0.29%     92.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49         1024      0.18%     92.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59         1616      0.28%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69         4088      0.70%     93.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79         9102      1.56%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89         1345      0.23%     95.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99         2035      0.35%     95.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109          837      0.14%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119          896      0.15%     96.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129         1262      0.22%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139          790      0.14%     96.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149          441      0.08%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159          441      0.08%     96.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169          483      0.08%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179          829      0.14%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189          616      0.11%     96.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199         3809      0.65%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209         2293      0.39%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219         1095      0.19%     98.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229         1646      0.28%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239          805      0.14%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249          663      0.11%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259         1219      0.21%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269          897      0.15%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279          556      0.10%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289          387      0.07%     99.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299          311      0.05%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows         4528      0.78%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         3226                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total       581837                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.alignFaults                 2                       # Number of MMU faults due to alignment restrictions (Count)
system.switch_cpus1.mmu.prefetchFaults             49                       # Number of MMU faults due to prefetch (Count)
system.switch_cpus1.mmu.domainFaults                0                       # Number of MMU faults due to domain restrictions (Count)
system.switch_cpus1.mmu.permsFaults              2309                       # Number of MMU faults due to permissions restrictions (Count)
system.switch_cpus1.mmu.dtb.readHits           696626                       # Read hits (Count)
system.switch_cpus1.mmu.dtb.readMisses           9971                       # Read misses (Count)
system.switch_cpus1.mmu.dtb.writeHits          450955                       # Write hits (Count)
system.switch_cpus1.mmu.dtb.writeMisses          4232                       # Write misses (Count)
system.switch_cpus1.mmu.dtb.inserts              4400                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.dtb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.dtb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.dtb.flushTlbMvaAsid          378                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.dtb.flushTlbAsid            7                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.dtb.flushedEntries          321                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.dtb.readAccesses       706597                       # Read accesses (Count)
system.switch_cpus1.mmu.dtb.writeAccesses       455187                       # Write accesses (Count)
system.switch_cpus1.mmu.dtb.hits              1147581                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.dtb.misses              14203                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.dtb.accesses          1161784                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.dtb_walker.walks        11349                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.dtb_walker.walksLongDescriptor        11349                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level2           18                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb_walker.walksLongTerminatedAtLevel::Level3         1577                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.dtb_walker.squashedBefore         7101                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::samples         4248                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::mean  1350.988701                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::stdev  8012.773471                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::0-8191         4073     95.88%     95.88% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::8192-16383           68      1.60%     97.48% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::16384-24575           22      0.52%     98.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::24576-32767           26      0.61%     98.61% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::32768-40959           26      0.61%     99.22% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::40960-49151           11      0.26%     99.48% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::49152-57343            1      0.02%     99.51% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::57344-65535            1      0.02%     99.53% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::65536-73727            3      0.07%     99.60% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::73728-81919            4      0.09%     99.69% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::81920-90111            2      0.05%     99.74% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::90112-98303            6      0.14%     99.88% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::106496-114687            2      0.05%     99.93% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::114688-122879            1      0.02%     99.95% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::122880-131071            2      0.05%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkWaitTime::total         4248                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::samples         6834                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::mean 35960.345332                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::gmean 21539.736714                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::stdev 39933.906968                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::0-32767         4124     60.35%     60.35% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::32768-65535         1540     22.53%     82.88% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::65536-98303          384      5.62%     88.50% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::98304-131071          666      9.75%     98.24% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::131072-163839           79      1.16%     99.40% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::163840-196607           21      0.31%     99.71% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::196608-229375            4      0.06%     99.77% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::229376-262143            3      0.04%     99.81% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::262144-294911            3      0.04%     99.85% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::294912-327679            2      0.03%     99.88% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::360448-393215            1      0.01%     99.90% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::425984-458751            5      0.07%     99.97% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::491520-524287            2      0.03%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.walkServiceTime::total         6834                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::samples    706038040                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::mean     3.747407                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::0-3    692907540     98.14%     98.14% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::4-7      5303000      0.75%     98.89% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::8-11      1445000      0.20%     99.10% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::12-15      1299500      0.18%     99.28% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::16-19       761000      0.11%     99.39% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::20-23      2582500      0.37%     99.75% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::24-27       131000      0.02%     99.77% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::28-31      1525500      0.22%     99.99% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::32-35        83000      0.01%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pendingWalks::total    706038040                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.dtb_walker.pageSizes::4KiB         1577     98.87%     98.87% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb_walker.pageSizes::2MiB           18      1.13%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb_walker.pageSizes::total         1595                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Requested::Data        11349                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Requested::total        11349                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Completed::Data         1595                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin_Completed::total         1595                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.requestOrigin::total        12944                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.instHits           613670                       # Inst hits (Count)
system.switch_cpus1.mmu.itb.instMisses           1442                       # Inst misses (Count)
system.switch_cpus1.mmu.itb.inserts              1178                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.itb.flushTlb                2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.itb.flushTlbMva             0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.itb.flushTlbMvaAsid          378                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.itb.flushTlbAsid            7                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.itb.flushedEntries          244                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.itb.instAccesses       615112                       # Inst accesses (Count)
system.switch_cpus1.mmu.itb.hits               613670                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.itb.misses               1442                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.itb.accesses           615112                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.itb_walker.walks          714                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.itb_walker.walksLongDescriptor          714                       # Table walker walks initiated with long descriptors (Count)
system.switch_cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level2           17                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb_walker.walksLongTerminatedAtLevel::Level3          433                       # Level at which table walker walks with long descriptors terminate (Count)
system.switch_cpus1.mmu.itb_walker.squashedBefore           68                       # Table walks squashed before starting (Count)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::samples          646                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::mean  1167.182663                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::stdev  9943.245479                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::0-16383          635     98.30%     98.30% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::16384-32767            2      0.31%     98.61% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::32768-49151            3      0.46%     99.07% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::65536-81919            4      0.62%     99.69% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::81920-98303            1      0.15%     99.85% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::163840-180223            1      0.15%    100.00% # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkWaitTime::total          646                       # Table walker wait (enqueue to first request) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::samples          518                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::mean 26100.386100                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::gmean 11266.412504                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::stdev 46926.849118                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::0-32767          419     80.89%     80.89% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::32768-65535           32      6.18%     87.07% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::65536-98303           24      4.63%     91.70% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::98304-131071           30      5.79%     97.49% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::131072-163839            1      0.19%     97.68% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::163840-196607            6      1.16%     98.84% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::196608-229375            1      0.19%     99.03% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::229376-262143            2      0.39%     99.42% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::262144-294911            1      0.19%     99.61% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::294912-327679            1      0.19%     99.81% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::458752-491519            1      0.19%    100.00% # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.walkServiceTime::total          518                       # Table walker service (enqueue to completion) latency (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::samples   1815993632                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::mean     1.968573                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::0  -1758431868    -96.83%    -96.83% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::1   3574001000    196.81%     99.98% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::2       359000      0.02%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::3        65500      0.00%    100.00% # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pendingWalks::total   1815993632                       # Table walker pending requests distribution (Tick)
system.switch_cpus1.mmu.itb_walker.pageSizes::4KiB          433     96.22%     96.22% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb_walker.pageSizes::2MiB           17      3.78%    100.00% # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb_walker.pageSizes::total          450                       # Table walker page sizes translated (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Requested::Inst          714                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Requested::total          714                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Completed::Inst          450                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin_Completed::total          450                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.requestOrigin::total         1164                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.l2_shared.partialHits         7492                       # partial translation hits (Count)
system.switch_cpus1.mmu.l2_shared.instHits         1404                       # Inst hits (Count)
system.switch_cpus1.mmu.l2_shared.instMisses           38                       # Inst misses (Count)
system.switch_cpus1.mmu.l2_shared.readHits         6238                       # Read hits (Count)
system.switch_cpus1.mmu.l2_shared.readMisses         3733                       # Read misses (Count)
system.switch_cpus1.mmu.l2_shared.writeHits         3383                       # Write hits (Count)
system.switch_cpus1.mmu.l2_shared.writeMisses          849                       # Write misses (Count)
system.switch_cpus1.mmu.l2_shared.inserts         2320                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.l2_shared.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.l2_shared.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.l2_shared.flushTlbMvaAsid          378                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.l2_shared.flushTlbAsid            7                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.l2_shared.flushedEntries         2305                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.l2_shared.readAccesses         9971                       # Read accesses (Count)
system.switch_cpus1.mmu.l2_shared.writeAccesses         4232                       # Write accesses (Count)
system.switch_cpus1.mmu.l2_shared.instAccesses         1442                       # Inst accesses (Count)
system.switch_cpus1.mmu.l2_shared.hits          11025                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.l2_shared.misses         4620                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.l2_shared.accesses        15645                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
system.switch_cpus1.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
system.switch_cpus1.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
system.switch_cpus1.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
system.switch_cpus1.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.stage2_dtb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
system.switch_cpus1.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
system.switch_cpus1.mmu.stage2_dtb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
system.switch_cpus1.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
system.switch_cpus1.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlb            2                       # Number of times complete TLB was flushed (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlbMva            0                       # Number of times TLB was flushed by MVA (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.switch_cpus1.mmu.stage2_itb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID (Count)
system.switch_cpus1.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.switch_cpus1.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
system.switch_cpus1.mmu.stage2_itb.hits             0                       # Total TLB (inst and data) hits (Count)
system.switch_cpus1.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
system.switch_cpus1.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
system.switch_cpus1.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.switch_cpus1.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions           21                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples           10                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean   1142324900                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 1608988407.348557                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value      5318000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value   3970521000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total           10                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON   3827825000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  11423249000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 7486882910000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles         37298                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles          947972                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles         662083                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles      1306802                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles           648785                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles      1004200                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts       4042697                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents         1944                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents         47566                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents        643828                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents        246117                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.renamedOperands      3934556                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups            5868441                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups         4327572                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.vecLookups           25232                       # Number of vector rename lookups (Count)
system.switch_cpus1.rename.committedMaps      3116822                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps          817734                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing          58878                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing         8844                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts           549590                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads                 8228327                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes                7961094                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts         2693974                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps           3152753                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.tollcbus.transDist::ReadReq             261962                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadResp            355267                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteReq             36325                       # Transaction distribution (Count)
system.tollcbus.transDist::WriteResp            36325                       # Transaction distribution (Count)
system.tollcbus.transDist::WritebackDirty        42034                       # Transaction distribution (Count)
system.tollcbus.transDist::CleanEvict           86192                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeReq            3221                       # Transaction distribution (Count)
system.tollcbus.transDist::UpgradeResp           3221                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExReq            16672                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadExResp           16672                       # Transaction distribution (Count)
system.tollcbus.transDist::ReadSharedReq        93305                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateReq         9006                       # Transaction distribution (Count)
system.tollcbus.transDist::InvalidateResp         9006                       # Transaction distribution (Count)
system.tollcbus.pktCount_system.cpu0.l2cache.mem_side_port::system.llc.cpu_side_port       648350                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount_system.cpu1.l2cache.mem_side_port::system.llc.cpu_side_port       283509                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktCount::total                931859                       # Packet count per connected requestor and responder (Count)
system.tollcbus.pktSize_system.cpu0.l2cache.mem_side_port::system.llc.cpu_side_port      6790323                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize_system.cpu1.l2cache.mem_side_port::system.llc.cpu_side_port      3081355                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.pktSize::total                9871678                       # Cumulative packet size per connected requestor and responder (Byte)
system.tollcbus.snoops                          37349                       # Total snoops (Count)
system.tollcbus.snoopTraffic                   974976                       # Total snoop traffic (Byte)
system.tollcbus.snoopFanout::samples           157373                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::mean            0.191971                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::stdev           0.403982                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::underflows             0      0.00%      0.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::0                 127798     81.21%     81.21% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::1                  28939     18.39%     99.60% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::2                    636      0.40%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::overflows              0      0.00%    100.00% # Request fanout histogram (Count)
system.tollcbus.snoopFanout::min_value              0                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::max_value              2                       # Request fanout histogram (Count)
system.tollcbus.snoopFanout::total             157373                       # Request fanout histogram (Count)
system.tollcbus.power_state.pwrStateResidencyTicks::UNDEFINED 7502133984000                       # Cumulative time (in ticks) in various power states (Tick)
system.tollcbus.reqLayer0.occupancy         144961638                       # Layer occupancy (ticks) (Tick)
system.tollcbus.reqLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer0.occupancy        118382855                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.respLayer1.occupancy         57814862                       # Layer occupancy (ticks) (Tick)
system.tollcbus.respLayer1.utilization            0.0                       # Layer utilization (Ratio)
system.tollcbus.snoop_filter.totRequests       220663                       # Total number of requests made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleRequests       103354                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiRequests        16828                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tollcbus.snoop_filter.totSnoops           8238                       # Total number of snoops made to the snoop filter. (Count)
system.tollcbus.snoop_filter.hitSingleSnoops         7602                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tollcbus.snoop_filter.hitMultiSnoops          636                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                       16                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
