// Seed: 77928729
module module_0 (
    output wire id_0
    , id_17, id_18,
    output tri0 id_1,
    output supply0 id_2,
    output tri1 id_3,
    output wand id_4,
    input supply1 id_5,
    output tri1 id_6,
    output wor id_7,
    input tri1 id_8,
    input tri0 id_9,
    output wor id_10,
    input supply0 id_11,
    output wire id_12,
    input wor id_13,
    output supply0 id_14,
    input supply1 id_15
);
  wire id_19;
  assign id_1 = id_18;
endmodule
module module_1 (
    output tri0 id_0
    , id_9,
    output uwire id_1,
    output tri1 id_2,
    output tri1 id_3,
    output tri id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri0 id_7
);
  module_0(
      id_3, id_1, id_1, id_0, id_3, id_5, id_0, id_1, id_7, id_6, id_4, id_5, id_0, id_6, id_3, id_6
  );
endmodule
