{"Source Block": ["serv/rtl/serv_mpram.v@63:73@HdlIdDef", "   wire [9:0] waddr = {wreg, wslot};\n\n   wire       wen = wgo & (i_trap | (wport ? i_csr_en : i_rd_wen & run_r));\n\n   reg \t      wreq_r;\n   reg \t      run_r;\n\n   always @(posedge i_clk) begin\n      wreq_r    <= i_wreq | o_rgnt;\n      wdata0_r  <= wdata0;\n      wdata1_r  <= wdata1;\n"], "Clone Blocks": [["serv/rtl/serv_mpram.v@62:72", "   wire [5:0] wreg  = wport ? wreg1 : wreg0;\n   wire [9:0] waddr = {wreg, wslot};\n\n   wire       wen = wgo & (i_trap | (wport ? i_csr_en : i_rd_wen & run_r));\n\n   reg \t      wreq_r;\n   reg \t      run_r;\n\n   always @(posedge i_clk) begin\n      wreq_r    <= i_wreq | o_rgnt;\n      wdata0_r  <= wdata0;\n"]], "Diff Content": {"Delete": [[68, "   reg \t      run_r;\n"]], "Add": [[68, "   reg \t      wen0_r;\n"], [68, "   reg \t      wen1_r;\n"]]}}