<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;__ez.queue=function(){var e=0,i=0,t=[],n=!1,s=[],r=[],o=!0,a=function(e,i,n,s,r,o,a){var l=this;this.name=e,this.funcName=i,this.parameters=null===n?null:n instanceof Array?n:[n],this.isBlock=s,this.blockedBy=r,this.deleteWhenComplete=o,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),l.isInitialized=!0,l.isComplete=!0,u("... func.apply: "+e);var i=l.funcName.split("."),n=null;i.length>3||(n=3===i.length?window[i[0]][i[1]][i[2]]:2===i.length?window[i[0]][i[1]]:window[l.funcName]),null!=n&&n.apply(null,this.parameters),!0===l.deleteWhenComplete&&delete t[e],!0===l.isBlock&&(u("----- F'D: "+l.name),f())}},l=function(e,i,t,n,s,r,o){var a=this;this.name=e,this.path=i,this.async=s,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=o,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)?window.__ezScriptHost+e:e},this.process=function(){a.isInitialized=!0,u("... file = "+e);var i=document.createElement("script");i.src=this.getSrc(this.path),!0===s?i.async=!0:!0===r&&(i.defer=!0),i.onerror=function(){u("----- ERR'D: "+a.name),a.isError=!0,!0===a.isBlock&&f()},i.onreadystatechange=i.onload=function(){var e=i.readyState;u("----- F'D: "+a.name),e&&!/loaded|complete/.test(e)||(a.isComplete=!0,!0===a.isBlock&&f())},document.getElementsByTagName("head")[0].appendChild(i)}},c=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function d(e){!0!==h(e)&&0!=o&&e.process()}function h(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(e.blockedBy instanceof Array)for(var i=0;i<e.blockedBy.length;i++){var s=e.blockedBy[i];if(!1===t.hasOwnProperty(s))return u(e.name+" blocked = "+s),!0;if(!0===e.proceedIfError&&!0===t[s].isError)return!1;if(!1===t[s].isComplete)return u(e.name+" blocked = "+s),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function f(){++e>200||(u("let's go"),m(s),m(r))}function m(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||h(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),f()}),5e3)}),!1),{addFile:function(e,i,n,o,a,c,h,u){var f=new l(e,i,n,o,a,c,h);!0===u?s[e]=f:r[e]=f,t[e]=f,d(f)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,d(n)},addFunc:function(e,n,o,l,c,h,u,f,m){!0===h&&(e=e+"_"+i++);var p=new a(e,n,o,l,c,u,f);!0===m?s[e]=p:r[e]=p,t[e]=p,d(p)},addDelayFunc:function(e,i,n){var s=new a(e,i,n,!1,[],!0,!0);s.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=s,t[e]=s,d(s)},items:t,processAll:f,setallowLoad:function(e){o=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new c(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&h(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=2', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/memphis.js', '/detroitchicago/memphis.js?gcb=195-3&cb=23', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/minneapolis.js', '/detroitchicago/minneapolis.js?gcb=195-3&cb=4', true, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/rochester.js', '/detroitchicago/rochester.js?gcb=195-3&cb=13', false, ['/detroitchicago/memphis.js','/detroitchicago/minneapolis.js'], true, false, true, false);!function(){var e;__ez.vep=(e=[],{Add:function(i,t){__ez.dot.isDefined(i)&&__ez.dot.isValid(t)&&e.push({type:"video",video_impression_id:i,domain_id:__ez.dot.getDID(),t_epoch:__ez.dot.getEpoch(0),data:__ez.dot.dataToStr(t)})},Fire:function(){if(void 0===document.visibilityState||"prerender"!==document.visibilityState){if(__ez.dot.isDefined(e)&&e.length>0)for(;e.length>0;){var i=5;i>e.length&&(i=e.length);var t=e.splice(0,i),o=__ez.dot.getURL("/detroitchicago/grapefruit.gif")+"?orig="+(!0===__ez.template.isOrig?1:0)+"&v="+btoa(JSON.stringify(t));__ez.dot.Fire(o)}e=[]}}})}();</script><script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>!function(){function e(i){return e="function"==typeof Symbol&&"symbol"==typeof Symbol.iterator?function(e){return typeof e}:function(e){return e&&"function"==typeof Symbol&&e.constructor===Symbol&&e!==Symbol.prototype?"symbol":typeof e},e(i)}__ez.pel=function(){var i=[];function t(t,o,d,_,n,r,a,s){if(__ez.dot.isDefined(t)&&0!=__ez.dot.isAnyDefined(t.getSlotElementId,t.ElementId)){void 0===s&&(s=!1);var p=parseInt(__ez.dot.getTargeting(t,"ap")),f=__ez.dot.getSlotIID(t),u=__ez.dot.getAdUnit(t,s),z=parseInt(__ez.dot.getTargeting(t,"compid")),g=0,c=0,l=function(i){if("undefined"==typeof _ezim_d)return!1;var t=__ez.dot.getAdUnitPath(i).split("/").pop();if("object"===("undefined"==typeof _ezim_d?"undefined":e(_ezim_d))&&_ezim_d.hasOwnProperty(t))return _ezim_d[t];for(var o in _ezim_d)if(o.split("/").pop()===t)return _ezim_d[o];return!1}(t);"object"==e(l)&&(void 0!==l.creative_id&&(c=l.creative_id),void 0!==l.line_item_id&&(g=l.line_item_id)),__ez.dot.isDefined(f,u)&&__ez.dot.isValid(o)&&("0"===f&&!0!==s||""===u||i.push({type:"impression",impression_id:f,domain_id:__ez.dot.getDID(),unit:u,t_epoch:__ez.dot.getEpoch(0),revenue:d,est_revenue:_,ad_position:p,ad_size:"",bid_floor_filled:n,bid_floor_prev:r,stat_source_id:a,country_code:__ez.dot.getCC(),pageview_id:__ez.dot.getPageviewId(),comp_id:z,line_item_id:g,creative_id:c,data:__ez.dot.dataToStr(o),is_orig:s||__ez.template.isOrig}))}}function o(){void 0!==document.visibilityState&&"prerender"===document.visibilityState||(__ez.dot.isDefined(i)&&i.length>0&&[i.filter((function(e){return e.is_orig})),i.filter((function(e){return!e.is_orig}))].forEach((function(e){for(;e.length>0;){var i=e[0].is_orig||!1,t=5;t>e.length&&(t=e.length);var o=e.splice(0,t),d=__ez.dot.getURL("/porpoiseant/army.gif")+"?orig="+(!0===i?1:0)+"&sts="+btoa(JSON.stringify(o));(void 0!==window.isAmp&&isAmp||void 0!==window.ezWp&&ezWp)&&void 0!==window._ezaq&&_ezaq.hasOwnProperty("domain_id")&&(d+="&visit_uuid="+_ezaq.visit_uuid),__ez.dot.Fire(d)}})),i=[])}return{Add:t,AddAndFire:function(e,i){t(e,i,0,0,0,0,0),o()},AddAndFireOrig:function(e,i){t(e,i,0,0,0,0,0,!0),o()},AddById:function(e,t,o,d){var _=e.split("/");if(__ez.dot.isDefined(e)&&3===_.length&&__ez.dot.isValid(t)){var n=_[0],r={type:"impression",impression_id:_[2],domain_id:__ez.dot.getDID(),unit:n,t_epoch:__ez.dot.getEpoch(0),pageview_id:__ez.dot.getPageviewId(),data:__ez.dot.dataToStr(t),is_orig:o||__ez.template.isOrig};void 0!==d&&(r.revenue=d),i.push(r)}},Fire:o,GetPixels:function(){return i}}}()}();__ez.queue.addFile('/detroitchicago/raleigh.js', '/detroitchicago/raleigh.js?gcb=195-3&cb=6', false, [], true, false, true, false);__ez.queue.addFile('/detroitchicago/tampa.js', '/detroitchicago/tampa.js?gcb=195-3&cb=5', false, [], true, false, true, false);</script>
<script data-ezscrex="false" data-cfasync="false">(function(){if("function"===typeof window.CustomEvent)return!1;window.CustomEvent=function(c,a){a=a||{bubbles:!1,cancelable:!1,detail:null};var b=document.createEvent("CustomEvent");b.initCustomEvent(c,a.bubbles,a.cancelable,a.detail);return b}})();</script><script data-ezscrex="false" data-cfasync="false">__ez.queue.addFile('/detroitchicago/tulsa.js', '/detroitchicago/tulsa.js?gcb=195-3&cb=7', false, [], true, false, true, false);</script>

<title>5 nm lithography process - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"5_nm_lithography_process","wgTitle":"5 nm lithography process","wgCurRevisionId":100605,"wgRevisionId":100605,"wgArticleId":6921,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["lithography"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"5_nm_lithography_process","wgRelevantArticleId":6921,"wgRequestId":"8651c03ea8a667b8d9e0e454","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"5_nm","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgInternalRedirectTargetUrl":"/wiki/5_nm_lithography_process"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="5 nm lithography process" href="/w/index.php?title=Special:ExportRDF/5_nm_lithography_process&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=5_nm_lithography_process&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=5_nm_lithography_process&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://en.wikichip.org/w/api.php?action=rsd"/>
<link rel="canonical" href="https://en.wikichip.org/wiki/5_nm_lithography_process"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="https://en.wikichip.org/w/images/thumb/4/4e/basic_wafer_drawing.svg/75px-basic_wafer_drawing.svg.png"/>
<meta property="og:image" content="https://en.wikichip.org/w/images/thumb/4/4e/basic_wafer_drawing.svg/75px-basic_wafer_drawing.svg.png"/>
<meta property="og:title" content="5 nm lithography process - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="The 5 nanometer (5 nm) lithography process is a technology node semiconductor manufacturing process following the 7 nm process node. Commercial integrated circuit manufacturing using 5 nm process is set to begin sometime around 2020."/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type="text/javascript">var ezouid = "1";</script><base href="https://en.wikichip.org/wiki/5_nm"><script type='text/javascript'>
var ezoTemplate = 'old_site_gc';
if(typeof ezouid == 'undefined')
{
    var ezouid = 'none';
}
var ezoFormfactor = '1';
var ezo_elements_to_check = Array();
</script><!-- START EZHEAD -->
<script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script>
<!--{jquery}-->
<!-- END EZHEAD -->
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">var _ezaq = {"ad_cache_level":0,"ad_lazyload_version":0,"ad_load_version":0,"city":"Ashburn","country":"US","days_since_last_visit":-1,"domain_id":86609,"domain_test_group":20230808,"engaged_time_visit":0,"ezcache_level":0,"ezcache_skip_code":0,"form_factor_id":1,"framework_id":1,"is_return_visitor":false,"is_sitespeed":0,"last_page_load":"","last_pageview_id":"","lt_cache_level":0,"metro_code":511,"page_ad_positions":"","page_view_count":0,"page_view_id":"aa2beadc-ebe9-4496-6995-7007a32757dc","position_selection_id":0,"postal_code":"20149","pv_event_count":0,"response_size_orig":73930,"response_time_orig":157,"serverid":"3.236.233.221:26165","state":"VA","t_epoch":1675039390,"template_id":126,"time_on_site_visit":0,"url":"https://en.wikichip.org/wiki/5_nm","user_id":0,"word_count":2199,"worst_bad_word_level":0};var _ezExtraQueries = "&ez_orig=1";</script>
<script src="/detroitchicago/ezd.js?gcb=195-3&cb=3" defer async></script>
<script data-ezscrex='false' data-pagespeed-no-defer data-cfasync='false'>
function create_ezolpl(pvID, rv) {
    var d = new Date();
    d.setTime(d.getTime() + (365*24*60*60*1000));
    var expires = "expires="+d.toUTCString();
    __ez.ck.setByCat("ezux_lpl_86609=" + new Date().getTime() + "|" + pvID + "|" + rv + "; " + expires, 3);
}
function attach_ezolpl(pvID, rv) {
    if (document.readyState === "complete") {
        create_ezolpl(pvID, rv);
    }
    if(window.attachEvent) {
        window.attachEvent("onload", create_ezolpl, pvID, rv);
    } else {
        if(window.onload) {
            var curronload = window.onload;
            var newonload = function(evt) {
                curronload(evt);
                create_ezolpl(pvID, rv);
            };
            window.onload = newonload;
        } else {
            window.onload = create_ezolpl.bind(null, pvID, rv);
        }
    }
}

__ez.queue.addFunc("attach_ezolpl", "attach_ezolpl", ["aa2beadc-ebe9-4496-6995-7007a32757dc", "false"], false, ['/detroitchicago/boise.js'], true, false, false, false);
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-5_nm_lithography_process rootpage-5_nm_lithography_process skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel">Intel</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd">AMD</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/5_nm_lithography_process">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:5_nm_lithography_process"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=5_nm_lithography_process&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=5+nm+lithography+process"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/5_nm_lithography_process"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/5_nm_lithography_process"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=5_nm_lithography_process&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=5_nm_lithography_process&amp;oldid=100605"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=5_nm_lithography_process&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:5-5Fnm-5Flithography-5Fprocess"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    5 nm lithography process    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="mw-redirectedfrom">(Redirected from <a href="/w/index.php?title=5_nm&amp;redirect=no" class="mw-redirect" title="5 nm">5 nm</a>)</span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="noprint" style="float:right; box-shadow: 0 0 4px #BDBDBD inset; background-color: #FFFFFF; border-radius: 5px; width:150px; padding:10px; margin-left: 10px; margin-bottom: 15px;">
<table cellspacing="0">
<tbody><tr>
<td style="width: 150px; text-align: center; font-size: 10px; font-weight: bold; color: #4A98D9;"> <img alt="basic wafer drawing.svg" src="/w/images/thumb/4/4e/basic_wafer_drawing.svg/75px-basic_wafer_drawing.svg.png" width="75" height="75" class="wikichip_ogimage" srcset="/w/images/thumb/4/4e/basic_wafer_drawing.svg/113px-basic_wafer_drawing.svg.png 1.5x, /w/images/thumb/4/4e/basic_wafer_drawing.svg/150px-basic_wafer_drawing.svg.png 2x"/> Semiconductor lithography processes technology
</td></tr>
<tr>
<td style="padding-left: 10px;">
<dl><dd><ul><li> <a href="/w/index.php?title=1_nm_lithography_process&amp;action=edit&amp;redlink=1" class="new" title="1 nm lithography process (page does not exist)">1 nm</a></li>
<li> <a href="/w/index.php?title=2_nm_lithography_process&amp;action=edit&amp;redlink=1" class="new" title="2 nm lithography process (page does not exist)">2 nm</a></li>
<li> <a href="/wiki/3_nm_lithography_process" title="3 nm lithography process">3 nm</a></li>
<li> <strong class="selflink">5 nm</strong></li>
<li> <a href="/wiki/7_nm_lithography_process" title="7 nm lithography process">7 nm</a></li>
<li> <a href="/wiki/10_nm_lithography_process" title="10 nm lithography process">10 nm</a></li>
<li> <a href="/wiki/14_nm_lithography_process" title="14 nm lithography process">14 nm</a></li>
<li> <a href="/wiki/16_nm_lithography_process" title="16 nm lithography process">16 nm</a></li>
<li> <a href="/wiki/20_nm_lithography_process" title="20 nm lithography process">20 nm</a></li>
<li> <a href="/wiki/22_nm_lithography_process" title="22 nm lithography process">22 nm</a></li>
<li> <a href="/wiki/28_nm_lithography_process" title="28 nm lithography process">28 nm</a></li>
<li> <a href="/wiki/32_nm_lithography_process" title="32 nm lithography process">32 nm</a></li>
<li> <a href="/wiki/40_nm_lithography_process" title="40 nm lithography process">40 nm</a></li>
<li> <a href="/wiki/45_nm_lithography_process" title="45 nm lithography process">45 nm</a></li>
<li> <a href="/wiki/55_nm_lithography_process" title="55 nm lithography process">55 nm</a></li>
<li> <a href="/wiki/65_nm_lithography_process" title="65 nm lithography process">65 nm</a></li>
<li> <a href="/wiki/80_nm_lithography_process" title="80 nm lithography process">80 nm</a></li>
<li> <a href="/wiki/90_nm_lithography_process" title="90 nm lithography process">90 nm</a></li>
<li> <a href="/wiki/110_nm_lithography_process" title="110 nm lithography process">110 nm</a></li>
<li> <a href="/wiki/130_nm_lithography_process" title="130 nm lithography process">130 nm</a></li>
<li> <a href="/wiki/150_nm_lithography_process" title="150 nm lithography process">150 nm</a></li>
<li> <a href="/wiki/180_nm_lithography_process" title="180 nm lithography process">180 nm</a></li>
<li> <a href="/wiki/220_nm_lithography_process" title="220 nm lithography process">220 nm</a></li>
<li> <a href="/wiki/240_nm_lithography_process" title="240 nm lithography process">240 nm</a></li>
<li> <a href="/wiki/250_nm_lithography_process" title="250 nm lithography process">250 nm</a></li>
<li> <a href="/wiki/280_nm_lithography_process" title="280 nm lithography process">280 nm</a></li>
<li> <a href="/wiki/350_nm_lithography_process" title="350 nm lithography process">350 nm</a></li>
<li> <a href="/wiki/500_nm_lithography_process" title="500 nm lithography process">500 nm</a></li>
<li> <a href="/wiki/600_nm_lithography_process" title="600 nm lithography process">600 nm</a></li>
<li> <a href="/wiki/650_nm_lithography_process" title="650 nm lithography process">650 nm</a></li>
<li> <a href="/wiki/700_nm_lithography_process" title="700 nm lithography process">700 nm</a></li>
<li> <a href="/wiki/750_nm_lithography_process" title="750 nm lithography process">750 nm</a></li>
<li> <a href="/wiki/800_nm_lithography_process" title="800 nm lithography process">800 nm</a></li>
<li> <a href="/wiki/1_%C2%B5m_lithography_process" title="1 µm lithography process">1 µm</a></li>
<li> <a href="/wiki/1.2_%C2%B5m_lithography_process" title="1.2 µm lithography process">1.2 µm</a></li>
<li> <a href="/wiki/1.3_%C2%B5m_lithography_process" title="1.3 µm lithography process">1.3 µm</a></li>
<li> <a href="/wiki/1.5_%C2%B5m_lithography_process" title="1.5 µm lithography process">1.5 µm</a></li>
<li> <a href="/wiki/2_%C2%B5m_lithography_process" title="2 µm lithography process">2 µm</a></li>
<li> <a href="/wiki/2.5_%C2%B5m_lithography_process" title="2.5 µm lithography process">2.5 µm</a></li>
<li> <a href="/wiki/3_%C2%B5m_lithography_process" title="3 µm lithography process">3 µm</a></li>
<li> <a href="/wiki/3.5_%C2%B5m_lithography_process" title="3.5 µm lithography process">3.5 µm</a></li>
<li> <a href="/wiki/5_%C2%B5m_lithography_process" title="5 µm lithography process">5 µm</a></li>
<li> <a href="/wiki/6_%C2%B5m_lithography_process" title="6 µm lithography process">6 µm</a></li>
<li> <a href="/wiki/7_%C2%B5m_lithography_process" title="7 µm lithography process">7 µm</a></li>
<li> <a href="/wiki/8_%C2%B5m_lithography_process" title="8 µm lithography process">8 µm</a></li>
<li> <a href="/wiki/10_%C2%B5m_lithography_process" title="10 µm lithography process">10 µm</a></li>
<li> <a href="/wiki/16_%C2%B5m_lithography_process" title="16 µm lithography process">16 µm</a></li>
<li> <a href="/wiki/20_%C2%B5m_lithography_process" title="20 µm lithography process">20 µm</a></li>
<li> <a href="/wiki/50_%C2%B5m_lithography_process" title="50 µm lithography process">50 µm</a></li></ul></dd></dl>
</td></tr></tbody></table><span class="noprint plainlinks navbar" style="float:right;"><small><span style="white-space:nowrap;word-spacing:-.12em;"><a href="/wiki/Template:lithography_processes" title="Template:lithography processes"><span style="" title="View this template">v</span></a><span style=""> <b>·</b> </span><a href="/wiki/Template:lithography_processes" title="Template:lithography processes"><span style="" title="Discuss this template">d</span></a><span style=""> <b>·</b> </span><a rel="nofollow" class="external text" href="https://en.wikichip.org/w/index.php?title=Template:lithography_processes&amp;action=edit"><span style="" title="Edit this template">e</span></a></span></small></span>
</div>
<p>The <b>5 nanometer (5 nm) lithography process</b> is a <a href="/wiki/technology_node" title="technology node">technology node</a> semiconductor manufacturing process following the <a href="/wiki/7_nm_lithography_process" title="7 nm lithography process">7 nm process</a> node. Commercial <a href="/wiki/integrated_circuit" title="integrated circuit">integrated circuit</a> manufacturing using 5 nm process is set to begin sometime around 2020.
</p><p>The term &#34;5 nm&#34; is simply a commercial name for a generation of a certain size and its technology, and <b>does not</b> represent any geometry of the transistor.
</p>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Overview"><span class="tocnumber">1</span> <span class="toctext">Overview</span></a>
<ul>
<li class="toclevel-2 tocsection-2"><a href="#Density"><span class="tocnumber">1.1</span> <span class="toctext">Density</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-3"><a href="#Industry"><span class="tocnumber">2</span> <span class="toctext">Industry</span></a>
<ul>
<li class="toclevel-2 tocsection-4"><a href="#Intel"><span class="tocnumber">2.1</span> <span class="toctext">Intel</span></a>
<ul>
<li class="toclevel-3 tocsection-5"><a href="#Intel_4"><span class="tocnumber">2.1.1</span> <span class="toctext">Intel 4</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-6"><a href="#TSMC"><span class="tocnumber">2.2</span> <span class="toctext">TSMC</span></a>
<ul>
<li class="toclevel-3 tocsection-7"><a href="#N5"><span class="tocnumber">2.2.1</span> <span class="toctext">N5</span></a>
<ul>
<li class="toclevel-4 tocsection-8"><a href="#SRAM"><span class="tocnumber">2.2.1.1</span> <span class="toctext">SRAM</span></a></li>
</ul>
</li>
<li class="toclevel-3 tocsection-9"><a href="#N5P"><span class="tocnumber">2.2.2</span> <span class="toctext">N5P</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-10"><a href="#Samsung"><span class="tocnumber">2.3</span> <span class="toctext">Samsung</span></a>
<ul>
<li class="toclevel-3 tocsection-11"><a href="#5LPE"><span class="tocnumber">2.3.1</span> <span class="toctext">5LPE</span></a></li>
<li class="toclevel-3 tocsection-12"><a href="#4LPE"><span class="tocnumber">2.3.2</span> <span class="toctext">4LPE</span></a></li>
</ul>
</li>
</ul>
</li>
<li class="toclevel-1 tocsection-13"><a href="#5_nm_Microprocessors"><span class="tocnumber">3</span> <span class="toctext">5 nm Microprocessors</span></a></li>
<li class="toclevel-1 tocsection-14"><a href="#5_nm_Microarchitectures"><span class="tocnumber">4</span> <span class="toctext">5 nm Microarchitectures</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="#Bibliography"><span class="tocnumber">5</span> <span class="toctext">Bibliography</span></a></li>
</ul>
</div>

<h2><span class="mw-headline" id="Overview">Overview</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit&amp;section=1" title="Edit section: Overview">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>First introduced by the major foundries around the <a href="/w/index.php?title=2020&amp;action=edit&amp;redlink=1" class="new" title="2020 (page does not exist)">2020</a> timeframe, the 5-nanometer <a href="/wiki/process_technology" class="mw-redirect" title="process technology">process technology</a> is characterized by its use of <a href="/w/index.php?title=FinFET&amp;action=edit&amp;redlink=1" class="new" title="FinFET (page does not exist)">FinFET</a> transistors with fin pitches in the 20s of nanometer and densest metal pitches in the 30s of nanometers. Due to the small feature sizes, these processes make extensive use of EUV for the critical dimensions, along with quad patterning for the fins and double patterning for the rest of the metal stack. Note that Intel <a href="/wiki/7_nm_process" class="mw-redirect" title="7 nm process">7 nm process</a> is comparable to the foundry 5-nanometer node.
</p>
<h3><span class="mw-headline" id="Density">Density</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit&amp;section=2" title="Edit section: Density">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>In terms of raw cell-level density, the 5-nanometer node features silicon densities between 130-230 million <a href="/wiki/transistors_per_square_millimeter" class="mw-redirect" title="transistors per square millimeter">transistors per square millimeter</a> based on WikiChip&#39;s own analysis.
</p>
<dl><dd><a href="/wiki/File:5nm_densities.svg" class="image"><img alt="5nm densities.svg" src="/w/images/thumb/e/eb/5nm_densities.svg/600px-5nm_densities.svg.png" width="600" height="420" srcset="/w/images/thumb/e/eb/5nm_densities.svg/900px-5nm_densities.svg.png 1.5x, /w/images/thumb/e/eb/5nm_densities.svg/1200px-5nm_densities.svg.png 2x"/></a></dd></dl>
<h2><span class="mw-headline" id="Industry">Industry</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit&amp;section=3" title="Edit section: Industry">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>Only three companies are currently planning or developing a 5-nanometer node: <a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a>, <a href="/wiki/TSMC" class="mw-redirect" title="TSMC">TSMC</a>, and <a href="/wiki/Samsung" class="mw-redirect" title="Samsung">Samsung</a>.
</p>
<table class="wikitable" style="text-align: center;"><tbody><tr><th colspan="2"> </th><th colspan="2"><a href="/wiki/Intel" class="mw-redirect" title="Intel">Intel</a></th><th colspan="2"><a href="/wiki/TSMC" class="mw-redirect" title="TSMC">TSMC</a></th><th colspan="2"><a href="/wiki/Samsung" class="mw-redirect" title="Samsung">Samsung</a></th></tr><tr><th colspan="2">Process</th><td colspan="2">P1278 (CPU), P1279 (SoC)</td><td colspan="2">N5, N5P</td><td colspan="2">5LPP</td></tr><tr><th colspan="2">Production</th><td colspan="2">2023</td><td colspan="2">Q1&#39;2020</td><td colspan="2">2020</td></tr><tr><th rowspan="2">Litho</th><th>Lithography</th><td colspan="6"><a href="/w/index.php?title=EUV&amp;action=edit&amp;redlink=1" class="new" title="EUV (page does not exist)">EUV</a></td></tr><tr><th>Immersion<br/>Exposure</th><td colspan="2"></td><td colspan="2">SE (EUV)<br/>DP (193i)</td><td colspan="2">SE (EUV)<br/>DP (193i)</td></tr><tr><th rowspan="2"><a href="/w/index.php?title=Wafer&amp;action=edit&amp;redlink=1" class="new" title="Wafer (page does not exist)">Wafer</a></th><th>Type</th><td colspan="6">Bulk</td></tr><tr><th>Size</th><td colspan="6"><a href="/wiki/wafer_size" title="wafer size">300 mm</a></td></tr><tr><th rowspan="2">xTor</th><th>Type</th><td colspan="2"></td><td colspan="2"><a href="/w/index.php?title=FinFET&amp;action=edit&amp;redlink=1" class="new" title="FinFET (page does not exist)">FinFET</a></td><td colspan="2"><a href="/w/index.php?title=FinFET&amp;action=edit&amp;redlink=1" class="new" title="FinFET (page does not exist)">FinFET</a></td></tr><tr><th>Voltage</th><td colspan="2"></td><td colspan="2"></td><td colspan="2"></td></tr><tr><th colspan="2"> </th><th>Value</th><th><a href="/wiki/7_nm" class="mw-redirect" title="7 nm">7 nm</a> Δ</th><th>Value</th><th><a href="/wiki/7_nm" class="mw-redirect" title="7 nm">7 nm</a> Δ</th><th>Value</th><th><a href="/wiki/7_nm" class="mw-redirect" title="7 nm">7 nm</a> Δ</th></tr><tr><th rowspan="3">Fin</th><th>Pitch</th><td></td><td></td><td></td><td></td><td>27 nm</td><td>1.0x</td></tr><tr><th>Width</th><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><th>Height</th><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><th colspan="2">Gate Length (L<sub>g</sub>)</th><td></td><td></td><td></td><td></td><td>8/10 nm</td><td>1.0x</td></tr><tr><th colspan="2">Contacted Gate Pitch (CPP)</th><td></td><td></td><td></td><td></td><td>60 nm (HP)<br/>54 nm (HD)</td><td>1.0x<br/>1.0x</td></tr><tr><th colspan="2">Minimum Metal Pitch (MMP)</th><td></td><td></td><td></td><td></td><td>36 nm</td><td>1.0x</td></tr><tr><th rowspan="3"><a href="/wiki/SRAM" class="mw-redirect" title="SRAM">SRAM</a></th><th>High-Perf (HP)</th><td></td><td></td><td></td><td></td><td>0.032 µm²</td><td>1.0x</td></tr><tr><th>High-Density (HD)</th><td></td><td></td><td>0.021 µm²</td><td>0.78x</td><td>0.026 µm²</td><td>1.0x</td></tr><tr><th>Low-Voltage (LV)</th><td></td><td></td><td></td><td></td><td></td><td></td></tr></tbody></table>
<h3><span class="mw-headline" id="Intel">Intel</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit&amp;section=4" title="Edit section: Intel">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="Intel_4">Intel 4</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit&amp;section=5" title="Edit section: Intel 4">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Intel 4 process, codenamed <b>P1276</b>, formerly Intel 7-nanometer process, will enter risk production at the end of 2022 and ramp in 2023. On February 8 2017, Intel announced a $7B investment in Arizona&#39;s Fab 42 which will eventually produce chips on a 7 nm process. On March 23 2021, Intel announced a $20B investment for two fabs in Arizona, which will produce chips on a 7nm process.
</p>
<h3><span class="mw-headline" id="TSMC">TSMC</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit&amp;section=6" title="Edit section: TSMC">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>TSMC started mass production of its <b>5-nanometer N5 node</b> in April 2020. TSMC considers its 5-nanometer node a full node shrink over its <a href="/wiki/N7" class="mw-redirect" title="N7">7-nanometer process</a>. In early 2021 TSMC plans on introducing a second version of its N5 process called <b>N5P</b> which provides additional performance enhancements. 
</p>
<h4><span class="mw-headline" id="N5">N5</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit&amp;section=7" title="Edit section: N5">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>TSMC started its <a href="/w/index.php?title=risk_production&amp;action=edit&amp;redlink=1" class="new" title="risk production (page does not exist)">risk production</a> of the 5-nanometer, <b>N5</b>, node in March 2019. The process ramped in April 2020. The N5 process is a <a href="/w/index.php?title=full_node&amp;action=edit&amp;redlink=1" class="new" title="full node (page does not exist)">full node</a> successor to the company&#39;s <a href="/w/index.php?title=N7_node&amp;action=edit&amp;redlink=1" class="new" title="N7 node (page does not exist)">N7 node</a>, featuring 1.84x improvement in logic density.
</p><p>The N5 node continues to use <a href="/w/index.php?title=bulk_silicon&amp;action=edit&amp;redlink=1" class="new" title="bulk silicon (page does not exist)">bulk silicon</a> <a href="/w/index.php?title=FinFET_transistors&amp;action=edit&amp;redlink=1" class="new" title="FinFET transistors (page does not exist)">FinFET transistors</a>. Leveraging their experience from 7+, 5 nm makes extensive use of <a href="/w/index.php?title=EUV&amp;action=edit&amp;redlink=1" class="new" title="EUV (page does not exist)">EUV</a> for more critical layers in order to reduce the <a href="/w/index.php?title=multi-patterning&amp;action=edit&amp;redlink=1" class="new" title="multi-patterning (page does not exist)">multi-patterning</a> complexity. It is believed that TSMC N5 process uses 11-13 EUV masks in order to replace about 35 immersion layers that would otherwise be required to produce the same pattern without EUV. In other words for TSMC to go from its <a href="/wiki/N7" class="mw-redirect" title="N7">N7</a> node to its <a href="/wiki/N5" class="mw-redirect" title="N5">N5</a> node would entail going from roughly 87 <a href="/wiki/masks" class="mw-redirect" title="masks">masks</a> to 115 masks. The introduction of EUV reduced this number back down to around 81 masks.
</p>
<div class="thumb tright"><div class="thumbinner" style="width:202px;"><a href="/wiki/File:n5-ppa.png" class="image"><img alt="" src="/w/images/thumb/a/a8/n5-ppa.png/200px-n5-ppa.png" width="200" height="142" class="thumbimage" srcset="/w/images/thumb/a/a8/n5-ppa.png/300px-n5-ppa.png 1.5x, /w/images/a/a8/n5-ppa.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:n5-ppa.png" class="internal" title="Enlarge"></a></div>N5 PPA</div></div></div>
<p>At a high level, TSMC N5 is a high-density high-performance <a href="/w/index.php?title=FinFET&amp;action=edit&amp;redlink=1" class="new" title="FinFET (page does not exist)">FinFET</a> process designed for mobile SoCs and HPC applications. Fabrication makes extensive use of EUV at Fab 18, the company’s new 12-inch GigaFab located at the Southern Taiwan Science Park. TSMC says that its 5-nanometer process is 1.84x denser than its <a href="/wiki/N7" class="mw-redirect" title="N7">7-nanometer node</a>. TSMC also optimized analog devices where roughly 1.2x scaling has been achieved. TSMC reported the density for a typical mobile SoC which consists of 60% logic, 30% SRAM, and 10% analog/IO, their 5 nm technology scaling was projected to reduce chip size by 35%-40%.
</p>
<table class="wikitable" style="text-align: center;">

<tbody><tr>
<th colspan="3"> N5 <a href="/wiki/PPA" class="mw-redirect" title="PPA">PPA</a> vs. <a href="/wiki/N7" class="mw-redirect" title="N7">N7</a>
</th></tr>
<tr>
<th> Speed @ <a href="/wiki/iso-power" class="mw-redirect" title="iso-power">iso-power</a> </th>
<th> Power @ <a href="/wiki/iso-speed" class="mw-redirect" title="iso-speed">iso-speed</a> </th>
<th> Max speed improvement<br/>@ Vdd (eLVT)
</th></tr>
<tr>
<td> ~15% </td>
<td> ~30% </td>
<td> ~25%
</td></tr></tbody></table>
<div class="thumb tright"><div class="thumbinner" style="width:192px;"><a href="/wiki/File:n5-hmc-fin.jpg" class="image"><img alt="" src="/w/images/thumb/f/fa/n5-hmc-fin.jpg/190px-n5-hmc-fin.jpg" width="190" height="217" class="thumbimage" srcset="/w/images/thumb/f/fa/n5-hmc-fin.jpg/285px-n5-hmc-fin.jpg 1.5x, /w/images/f/fa/n5-hmc-fin.jpg 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:n5-hmc-fin.jpg" class="internal" title="Enlarge"></a></div>N5 HMC FinFet Device (IEDM 2019)</div></div></div>
<div class="thumb tright"><div class="thumbinner" style="width:202px;"><a href="/wiki/File:n5-channel-stress.png" class="image"><img alt="" src="/w/images/thumb/5/58/n5-channel-stress.png/200px-n5-channel-stress.png" width="200" height="179" class="thumbimage" srcset="/w/images/thumb/5/58/n5-channel-stress.png/300px-n5-channel-stress.png 1.5x, /w/images/5/58/n5-channel-stress.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:n5-channel-stress.png" class="internal" title="Enlarge"></a></div>Diffraction pattern for the fully-strained HMC lattice (IEDM 2019)</div></div></div>
<p>In order to improve the drive current, TSMC introduced a <a href="/w/index.php?title=high-mobility_channel&amp;action=edit&amp;redlink=1" class="new" title="high-mobility channel (page does not exist)">high-mobility channel</a> (HMC) for its 5-nanometer <a href="/w/index.php?title=FinFET_devices&amp;action=edit&amp;redlink=1" class="new" title="FinFET devices (page does not exist)">FinFET devices</a>. We believe TSMC is employing a SiGe channel for the pMOS devices. It has been suggested that the channel has 37% Ge composition. TSMC says that the HMC delivers 18% performance gain versus equivalent Si finFETs.
</p>
<div class="thumb tright"><div class="thumbinner" style="width:202px;"><a href="/wiki/File:N5_mx_rc_and_vx_rc.png" class="image"><img alt="" src="/w/images/thumb/7/77/N5_mx_rc_and_vx_rc.png/200px-N5_mx_rc_and_vx_rc.png" width="200" height="86" class="thumbimage" srcset="/w/images/thumb/7/77/N5_mx_rc_and_vx_rc.png/300px-N5_mx_rc_and_vx_rc.png 1.5x, /w/images/thumb/7/77/N5_mx_rc_and_vx_rc.png/400px-N5_mx_rc_and_vx_rc.png 2x"/></a>  <div class="thumbcaption"><div class="magnify"><a href="/wiki/File:N5_mx_rc_and_vx_rc.png" class="internal" title="Enlarge"></a></div>Tightest pitch Mx RC and Vx RC on 5nm was kept at similar levels to N7.</div></div></div>
<p>Despite aggressively tighter pitches, TSMC says metal lines RC and via resistance have been kept relatively similar to N7. TSMC says this was achieved by &#34;using EUV patterning, innovative scaled barrier/liner, ESL/ELK dielectrics, and Cu reflow.&#34; The improvements meant the interconnect RC did not worsen relative to N7 as N7 did relative to N16.
</p><p>The 5 nm node is expected to deliver a 15% improvement in performance at <a href="/wiki/iso-power" class="mw-redirect" title="iso-power">constant power</a> or a 20% reduction in power at <a href="/wiki/iso-performance" class="mw-redirect" title="iso-performance">constant performance</a>. In addition to the ultra-LVT (uLVT) that was offered with <a href="/wiki/N7" class="mw-redirect" title="N7">N7</a>, there is a new extreme-LVT (eLVT) which can push that 15% up to 25% higher speed at Vdd. Additionally, compared to the standard N5 cells, the HP cell variants can push that performance by another 10% at the cost of density.
</p><p>The N5 node makes use of a number of <a href="/wiki/density_boosters" class="mw-redirect" title="density boosters">density boosters</a> under a marketing term called &#34;smart hyper-scaling features&#34; (similar to Intel). N5 introduces <a href="/w/index.php?title=single_diffusion_breaks&amp;action=edit&amp;redlink=1" class="new" title="single diffusion breaks (page does not exist)">single diffusion breaks</a> in order to reduce cell spacing. Additionally, TSMC added the ability to drop the gate contact over the active region (COAG). Although originally experimented with at the N7 node, <a href="/w/index.php?title=via_pillars&amp;action=edit&amp;redlink=1" class="new" title="via pillars (page does not exist)">via pillars</a> are also used extensively in the N5 node. TSMC makes extensive use of <a href="/w/index.php?title=via_pillars&amp;action=edit&amp;redlink=1" class="new" title="via pillars (page does not exist)">via pillars</a> in N5 due to the three-fold increase of Mx resistance.
</p>
<h5><span class="mw-headline" id="SRAM">SRAM</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit&amp;section=8" title="Edit section: SRAM">edit</a><span class="mw-editsection-bracket">]</span></span></h5>
<p>Two <a href="/w/index.php?title=6T&amp;action=edit&amp;redlink=1" class="new" title="6T (page does not exist)">6T</a> <a href="/wiki/SRAM" class="mw-redirect" title="SRAM">SRAM</a> <a href="/w/index.php?title=bitcells&amp;action=edit&amp;redlink=1" class="new" title="bitcells (page does not exist)">bitcells</a> were disclosed by TSMC. The high-performance cell is 0.025 µm² while the high-density cell is 0.021 µm². Assuming a ballpark assist circuit overhead of around 30%, the high-density cells yields an estimate of ~32 Mib/mm² of cache. This an increase of 30% from <a href="/wiki/N7" class="mw-redirect" title="N7">N7</a> which is around 24.7 Mib/mm². At ISSCC 2020, TSMC presented a test shuttle with 135 Mib of HD SRAM and additional IPs. Their reported density for the HD cells is similar to our estimates.
</p>
<table class="wikitable collapsible collapsed tc1">

<tbody><tr>
<th colspan="2"> N5 Shuttle Test Chip
</th></tr>
<tr>
<td colspan="2"> <a href="/wiki/File:n5_shuttle.jpg" class="image"><img alt="n5 shuttle.jpg" src="/w/images/thumb/9/9b/n5_shuttle.jpg/300px-n5_shuttle.jpg" width="300" height="240" srcset="/w/images/thumb/9/9b/n5_shuttle.jpg/450px-n5_shuttle.jpg 1.5x, /w/images/thumb/9/9b/n5_shuttle.jpg/600px-n5_shuttle.jpg 2x"/></a>
</td></tr>
<tr>
<td> Technology </td>
<td> 5nm HK-MG FinFET
</td></tr>
<tr>
<td> Supply voltage </td>
<td> Core: 0.75V<br/>IO: 1.2V
</td></tr>
<tr>
<td> Bit cell size </td>
<td> 0.021 μm²
</td></tr>
<tr>
<td> SRAM macro configuration </td>
<td> 1024x144 MUX4<br/>256 bits/BL,<br/>288 bits/WL
</td></tr>
<tr>
<td> SRAM capacity </td>
<td> 135Mb
</td></tr>
<tr>
<td> Test Features </td>
<td> Column Redundancy<br/>Programmable E-fuse
</td></tr>
<tr>
<td> <a href="/wiki/Die_size" class="mw-redirect" title="Die size">Die size</a> </td>
<td> 10mm x 7.98mm = 79.8mm2
</td></tr></tbody></table>
<h4><span class="mw-headline" id="N5P">N5P</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit&amp;section=9" title="Edit section: N5P">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>As with their 7-nanometer process, TSMC will offer an optimized version of their N5 process called <b>N5 Performance-enhanced version</b> (<b>N5P</b>). This process uses the same design rules and is fully IP-compatible with N5. Through FEOL and MOL optimizations, N5P will offer 7% higher performance over N5 at <a href="/wiki/iso-power" class="mw-redirect" title="iso-power">iso-power</a> or 15% lower power at <a href="/wiki/iso-performance" class="mw-redirect" title="iso-performance">iso-performance</a>. Risk production for N5P is expected to start around the fourth quarter of 2020 with volume production starting sometimes in 2021.
</p>
<table class="wikitable" style="text-align: center;">

<tbody><tr>
<th colspan="3"> N5P <a href="/wiki/PPA" class="mw-redirect" title="PPA">PPA</a> vs. N5
</th></tr>
<tr>
<th> Speed @ <a href="/wiki/iso-power" class="mw-redirect" title="iso-power">iso-power</a> </th>
<th> Power @ <a href="/wiki/iso-speed" class="mw-redirect" title="iso-speed">iso-speed</a>
</th></tr>
<tr>
<td> ~7% </td>
<td> ~15
</td></tr></tbody></table>
<h3><span class="mw-headline" id="Samsung">Samsung</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit&amp;section=10" title="Edit section: Samsung">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<h4><span class="mw-headline" id="5LPE">5LPE</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit&amp;section=11" title="Edit section: 5LPE">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>Samsung <b>5-Nanometer Low-Power Early</b> (<b>5LPE</b>) design development completed in early 2019. Unlike TSMC&#39;s 5-nanometer node, 5LPE is considered to be only a <a href="/w/index.php?title=quarter_node&amp;action=edit&amp;redlink=1" class="new" title="quarter node (page does not exist)">quarter node</a> successor to the company&#39;s <a href="/wiki/7-nanometer_7LPP" class="mw-redirect" title="7-nanometer 7LPP">7-nanometer 7LPP</a> process, delivering 1.3x density improvement through a new <a href="/w/index.php?title=standard_cell_library&amp;action=edit&amp;redlink=1" class="new" title="standard cell library (page does not exist)">standard cell library</a> as well as new <a href="/wiki/scaling_boosters" class="mw-redirect" title="scaling boosters">scaling boosters</a>. Samsung 5LPE process provides different benefits depending on the migration path selected from 7LPP. Moving to a similar <a href="/w/index.php?title=7.5T_library&amp;action=edit&amp;redlink=1" class="new" title="7.5T library (page does not exist)">7.5T library</a> will provide 11% performance improvement through various transistor optimizations (<a href="/w/index.php?title=Low-k_spacer&amp;action=edit&amp;redlink=1" class="new" title="Low-k spacer (page does not exist)">Low-k spacer</a>, DC enhancement, etc.). Alternatively, moving to the new <a href="/w/index.php?title=6T_library&amp;action=edit&amp;redlink=1" class="new" title="6T library (page does not exist)">6T library</a> provides around 33% higher density.
</p>
<table class="wikitable" style="text-align: center;">

<tbody><tr>
<th colspan="3"> 5LPE <a href="/wiki/PPA" class="mw-redirect" title="PPA">PPA</a> vs. <a href="/w/index.php?title=7LPP&amp;action=edit&amp;redlink=1" class="new" title="7LPP (page does not exist)">7LPP</a>
</th></tr>
<tr>
<th> Speed @ iso-power </th>
<th> Power @ iso-speed
</th></tr>
<tr>
<td> ~11% </td>
<td> ~20%
</td></tr></tbody></table>
<p>The area benefits come from a single <a href="/w/index.php?title=track_reduction&amp;action=edit&amp;redlink=1" class="new" title="track reduction (page does not exist)">track reduction</a> in the <a href="/w/index.php?title=cell_height&amp;action=edit&amp;redlink=1" class="new" title="cell height (page does not exist)">cell height</a>, <a href="/w/index.php?title=coag&amp;action=edit&amp;redlink=1" class="new" title="coag (page does not exist)">contact over the active region edge</a>, and the use of a <a href="/wiki/single_diffusion_break" title="single diffusion break">single diffusion break</a>.
</p>
<table class="wikitable collapsible collapsed">

<tbody><tr>
<th colspan="3"> Samsung 5-nanometer 5LPE Design Rules
</th></tr>
<tr>
<th> Layer </th>
<th> Pitch </th>
<th> Scale Factor
</th></tr>
<tr>
<td> Fin </td>
<td> 27 nm </td>
<td> 1.0x
</td></tr>
<tr>
<td> Gate Pitch </td>
<td> 54/60 nm </td>
<td> 1.0x
</td></tr>
<tr>
<td> Metal 1 </td>
<td> 40 nm </td>
<td> 1.0x
</td></tr>
<tr>
<td> Metal 2 </td>
<td> 36 nm </td>
<td> 0.75x
</td></tr>
<tr>
<td> Metal 3 </td>
<td> 36 nm </td>
<td> 1.0x
</td></tr>
<tr>
<td> Metal 4 </td>
<td> 44 nm </td>
<td> 1.0x
</td></tr></tbody></table>
<p>Samsung 5LPE provides two main libraries - <a href="/w/index.php?title=7.5T_library&amp;action=edit&amp;redlink=1" class="new" title="7.5T library (page does not exist)">7.5T library</a> (HD) for performance and a <a href="/w/index.php?title=6T_library&amp;action=edit&amp;redlink=1" class="new" title="6T library (page does not exist)">6T library</a> (UHD) for the area and power optimizations. The 7.5T library utilizes a relaxed 60 nm <a href="/w/index.php?title=poly_pitch&amp;action=edit&amp;redlink=1" class="new" title="poly pitch (page does not exist)">poly pitch</a> with 10 diffusion lines for a <a href="/w/index.php?title=cell_height&amp;action=edit&amp;redlink=1" class="new" title="cell height (page does not exist)">cell height</a> of 270 nanometers. This is identical to the <a href="/w/index.php?title=7LPP&amp;action=edit&amp;redlink=1" class="new" title="7LPP (page does not exist)">7LPP</a> library. In the 7LPP process, Samsung also offered a high-density 6.75T cell library with a tighter 54 nm CPP that had 9 diffusion lines. In 5LPP, the new 6T library also utilizes the 54 nm CPP but reduces the diffusion lines to 8 for an even shorter cell height of 216 nm.
</p>
<table class="wikitable collapsible collapsed">

<tbody><tr>
<th colspan="3"> Samsung 5-nanometer 5LPE Standard Libraries
</th></tr>
<tr>
<th> Library </th>
<th> 7.5T HD </th>
<th> 6T UHD
</th></tr>
<tr>
<td> Cell Height </td>
<td> 270 nm </td>
<td> 216 nm
</td></tr>
<tr>
<td> Config </td>
<td> 3p+3n </td>
<td> 2p+2n
</td></tr>
<tr>
<td> Signal Tracks </td>
<td> 6 </td>
<td> 5
</td></tr>
<tr>
<td> CPP </td>
<td> 60 nm </td>
<td> 54 nm
</td></tr>
<tr>
<td> M1 </td>
<td> 40 (Bi) </td>
<td> 40 (Uni)
</td></tr>
<tr>
<td> M2 </td>
<td> 60 nm </td>
<td> 36 nm
</td></tr>
<tr>
<td> DB </td>
<td> <a href="/w/index.php?title=mixed_diffusion_break&amp;action=edit&amp;redlink=1" class="new" title="mixed diffusion break (page does not exist)">MDB</a> </td>
<td> <a href="/wiki/single_diffusion_break" title="single diffusion break">SDB</a>
</td></tr>
<tr>
<td> CB </td>
<td> CB on STI </td>
<td> CB on RXN/RXP edge
</td></tr></tbody></table>
<dl><dd><a href="/wiki/File:ss-5nm-cells.svg" class="image"><img alt="ss-5nm-cells.svg" src="/w/images/thumb/6/62/ss-5nm-cells.svg/1200px-ss-5nm-cells.svg.png" width="1200" height="474" srcset="/w/images/thumb/6/62/ss-5nm-cells.svg/1800px-ss-5nm-cells.svg.png 1.5x, /w/images/thumb/6/62/ss-5nm-cells.svg/2400px-ss-5nm-cells.svg.png 2x"/></a></dd></dl>
<p>With the new 6T library, Samsung is also providing single-fin devices for ultra-low power and always-on circuits.
</p>
<h4><span class="mw-headline" id="4LPE">4LPE</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit&amp;section=12" title="Edit section: 4LPE">edit</a><span class="mw-editsection-bracket">]</span></span></h4>
<p>The <b>4-nanometer Low-Power Early</b> (<b>4LPE</b>) process is a continuation of Samsung&#39;s 7LPP and 5LPE, inheriting the transistor and most of the ground rules from 7LPP. This is Samsung&#39;s last <a href="/w/index.php?title=FinFET&amp;action=edit&amp;redlink=1" class="new" title="FinFET (page does not exist)">FinFET</a>-based process. 4LPE features similar pitches to 5LPE but introduces slightly tighter metal pitches.
</p>
<table class="wikitable collapsible collapsed">

<tbody><tr>
<th colspan="3"> Samsung 4-nanometer 4LPE Design Rules
</th></tr>
<tr>
<th> Layer </th>
<th> Pitch </th>
<th> Scale Factor
</th></tr>
<tr>
<td> Fin </td>
<td> 27<b>(?)</b> nm </td>
<td> 1.0x<b>(?)</b>
</td></tr>
<tr>
<td> Gate Pitch </td>
<td> 54/60 nm </td>
<td> 1.0x
</td></tr>
<tr>
<td> Metal 1 </td>
<td> 28 nm </td>
<td> 0.70x
</td></tr>
<tr>
<td> Metal 2 </td>
<td> 36 nm </td>
<td> 1.0x
</td></tr>
<tr>
<td> Metal 3 </td>
<td> 32 nm </td>
<td> 0.89x
</td></tr>
<tr>
<td> Metal 4 </td>
<td> 44 nm </td>
<td> 1.0x
</td></tr></tbody></table>
<h2><span class="mw-headline" id="5_nm_Microprocessors">5 nm Microprocessors</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit&amp;section=13" title="Edit section: 5 nm Microprocessors">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> PEZY
<ul><li> <a href="/wiki/pezy/pezy-sc4" class="mw-redirect" title="pezy/pezy-sc4">PEZY-SC4</a></li></ul></li></ul>
<ul><li> Apple
<ul><li><a href="/wiki/apple/ax/a14" title="apple/ax/a14">A14 Bionic</a></li>
<li> A15 Bionic</li>
<li><a href="/wiki/apple/mx/m1" title="apple/mx/m1">M1</a></li>
<li>M1 Pro</li>
<li>M1 Max</li>
<li>M1 Ultra</li>
<li>M2</li></ul></li></ul>
<ul><li> AMD
<ul><li>Zen 4</li>
<li>Navi 3</li></ul></li></ul>
<ul><li> MediaTek
<ul><li> Dimensity 8000</li>
<li> Dimensity 8100</li>
<li> Dimensity 9000</li></ul></li></ul>
<ul><li>Nvidia
<ul><li> Grace Hopper</li></ul></li></ul>
<ul><li>SAMSUNG
<ul><li>Exynos 2100</li>
<li>Exynos 1080</li>
<li>Exynos 1280</li>
<li>Exynos W920</li></ul></li></ul>
<ul><li>Qualcomm
<ul><li>Snapdragon 888</li>
<li>Snapdragon 888+</li>
<li>Snapdragon 780 5g</li>
<li>Snapdragon 4000</li>
<li>Snapdragon 8 Gen 1</li>
<li>Snapdragon 8 Plus Gen 1</li></ul></li></ul>
<ul><li>HiSilicon
<ul><li>Kirin 9000</li>
<li>Kirin 9000E</li></ul></li></ul>
<p><i>This list is incomplete; you can help by <a rel="nofollow" class="external text" href="https://en.wikichip.org/w/index.php?title=5_nm_lithography_process&amp;action=edit">expanding it</a>.</i>
</p>
<h2><span class="mw-headline" id="5_nm_Microarchitectures">5 nm Microarchitectures</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit&amp;section=14" title="Edit section: 5 nm Microarchitectures">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p><i>This list is incomplete; you can help by <a rel="nofollow" class="external text" href="https://en.wikichip.org/w/index.php?title=5_nm_lithography_process&amp;action=edit">expanding it</a>.</i>
</p>
<h2><span class="mw-headline" id="Bibliography">Bibliography</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=5_nm_lithography_process&amp;action=edit&amp;section=15" title="Edit section: Bibliography">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<ul><li> WikiChip Own Research</li>
<li> TSMC Technology Symposium, 2017</li>
<li> TSMC Technology Symposium, 2018</li>
<li> TSMC Technology Symposium, 2019</li>
<li> Samsung Foundry Forum, 2019</li>
<li> Samsung, Arm TechCon, 2019</li>
<li> TSMC, Arm TechCon, 2019</li>
<li> TSMC, 2019 IEEE 65th International Electron Devices Meeting (IEDM).</li></ul>

<!-- Saved in parser cache with key wikichip:pcache:idhash:6921-0!*!0!!en!5!* and timestamp 20230129043818 and revision id 100605
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="https://en.wikichip.org/w/index.php?title=5_nm_lithography_process&amp;oldid=100605">https://en.wikichip.org/w/index.php?title=5_nm_lithography_process&amp;oldid=100605</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Category</a>: <ul><li><a href="/wiki/Category:lithography" title="Category:lithography">lithography</a></li></ul></div></div>				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 2 October 2022, at 01:58.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":110});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<script type='text/javascript' style='display:none;' async>
__ez.queue.addFile('/detroitchicago/edmonton.webp', '/detroitchicago/edmonton.webp?a=a&cb=3&shcb=34', true, ['/detroitchicago/minneapolis.js'], true, false, false, false);
__ez.queue.addFile('/porpoiseant/jellyfish.webp', '/porpoiseant/jellyfish.webp?a=a&cb=3&shcb=34', false, [], true, false, false, false);
</script>

<script>__ez.queue.addFile('/tardisrocinante/vitals.js', '/tardisrocinante/vitals.js?gcb=3&cb=3', false, ['/detroitchicago/minneapolis.js'], true, false, true, false);</script>
<script type="text/javascript" data-cfasync="false"></script>
<script>var _audins_dom="wikichip_org",_audins_did=86609;__ez.queue.addDelayFunc("audins.js","__ez.script.add", "//go.ezodn.com/detroitchicago/audins.js?cb=195-3");</script><noscript><div style="display:none;"><img src="//pixel.quantserve.com/pixel/p-31iz6hfFutd16.gif?labels=Domain.wikichip_org,DomainId.86609" border="0" height="1" width="1" alt="Quantcast"/></div></noscript>
<script>__ez.queue.addFile('/beardeddragon/drake.js', '/beardeddragon/drake.js?gcb=3&cb=4', false, [], true, false, true, false);</script></body></html>