<!doctype html><html lang=en><head><meta charset=utf-8><meta name=description content="Relocation Handling Prototype  Introduction to the project  needed for future psABI meeting eg: in COREV we have custom relocations that live in the reserved space, but we need to be able to share that reserved space with other tool chains."><title>Relocation Prototype</title><meta name=viewport content="width=device-width,initial-scale=1"><link rel="shortcut icon" type=ico href=https://pietraferreira.github.io/quartz//favicon.ico><link href=https://pietraferreira.github.io/quartz/styles.f2304173236012b9ae8151e411e3e523.min.css rel=stylesheet><link href=https://pietraferreira.github.io/quartz/styles/_light_syntax.86a48a52faebeaaf42158b72922b1c90.min.css rel=stylesheet id=theme-link><script src=https://pietraferreira.github.io/quartz/js/darkmode.a93be4d36d657139e957880e320dd457.min.js></script>
<link rel=stylesheet href=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.css integrity=sha384-R4558gYOUz8mP9YWpZJjofhk+zx0AS11p36HnD2ZKj/6JR5z27gSSULCNHIRReVs crossorigin=anonymous><script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/katex.min.js integrity=sha384-z1fJDqw8ZApjGO3/unPWUPsIymfsJmyrDVWC8Tv/a1HeOtGmkwNd/7xUS0Xcnvsx crossorigin=anonymous></script>
<script defer src=https://cdn.jsdelivr.net/npm/katex@0.15.1/dist/contrib/auto-render.min.js integrity=sha384-+XBljXPPiv+OzfbB3cVmLHf4hdUFHlWNZN5spNQ7rmHTXpd7WvJum6fIACpNNfIR crossorigin=anonymous></script>
<script src=https://unpkg.com/@floating-ui/core@0.7.3></script>
<script src=https://unpkg.com/@floating-ui/dom@0.5.4></script>
<script src=https://pietraferreira.github.io/quartz/js/popover.37b1455b8f0603154072b9467132c659.min.js></script>
<script src=https://pietraferreira.github.io/quartz/js/code-title.b35124ad8db0ba37162b886afb711cbc.min.js></script>
<script src=https://pietraferreira.github.io/quartz/js/clipboard.25155053855f45fdc48fd92540bcebc9.min.js></script>
<script>const BASE_URL="https://pietraferreira.github.io/quartz/",fetchData=Promise.all([fetch("https://pietraferreira.github.io/quartz/indices/linkIndex.3f8179b4c92aa4588faff22f886d8113.min.json").then(e=>e.json()).then(e=>({index:e.index,links:e.links})),fetch("https://pietraferreira.github.io/quartz/indices/contentIndex.18ad7b0f20a09f9f429efdfce17ac79e.min.json").then(e=>e.json())]).then(([{index:e,links:t},n])=>({index:e,links:t,content:n})),render=()=>{const n=new URL(BASE_URL),s=n.pathname,o=window.location.pathname,i=s==o;addCopyButtons(),addTitleToCodeBlocks();const e=document.getElementById("graph-container");if(!e)return requestAnimationFrame(render);e.textContent="";const t=i&&!1;drawGraph("https://pietraferreira.github.io/quartz",t,[{"/moc":"#4388cc"}],t?{centerForce:1,depth:-1,enableDrag:!0,enableLegend:!1,enableZoom:!0,fontSize:.5,linkDistance:1,opacityScale:3,repelForce:1,scale:1.4}:{centerForce:1,depth:1,enableDrag:!0,enableLegend:!1,enableZoom:!0,fontSize:.6,linkDistance:1,opacityScale:3,repelForce:2,scale:1.2}),initPopover("https://pietraferreira.github.io/quartz",!0,!0)},init=(e=document)=>{addCopyButtons(),addTitleToCodeBlocks(),renderMathInElement(e.body,{delimiters:[{left:"$$",right:"$$",display:!0},{left:"$",right:"$",display:!1}],throwOnError:!1})}</script><script type=module>
    import { attachSPARouting } from "https:\/\/pietraferreira.github.io\/quartz\/js\/router.9d4974281069e9ebb189f642ae1e3ca2.min.js"
    attachSPARouting(init, render)
  </script></head><script async src="https://www.googletagmanager.com/gtag/js?id=G-XYFD95KB4J"></script>
<script>var doNotTrack=!1;if(!doNotTrack){window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag("js",new Date),gtag("config","G-XYFD95KB4J",{anonymize_ip:!1})}</script><body><div id=search-container><div id=search-space><input autocomplete=off id=search-bar name=search type=text aria-label=Search placeholder="Search for something..."><div id=results-container></div></div></div><script src=https://cdn.jsdelivr.net/npm/flexsearch@0.7.21/dist/flexsearch.bundle.js integrity="sha256-i3A0NZGkhsKjVMzFxv3ksk0DZh3aXqu0l49Bbh0MdjE=" crossorigin=anonymous defer></script>
<script defer src=https://pietraferreira.github.io/quartz/js/search.cf33b507388f3dfd5513a2afcda7af41.min.js></script><div class=singlePage><header><h1 id=page-title><a href=https://pietraferreira.github.io/quartz/>ü™Ö Morioh</a></h1><div class=spacer></div><div id=search-icon><p>Search</p><svg tabindex="0" aria-labelledby="title desc" role="img" xmlns="http://www.w3.org/2000/svg" viewBox="0 0 19.9 19.7"><title id="title">Search Icon</title><desc id="desc">Icon to open search</desc><g class="search-path" fill="none"><path stroke-linecap="square" d="M18.5 18.3l-5.4-5.4"/><circle cx="8" cy="8" r="7"/></g></svg></div><div class=darkmode><input class=toggle id=darkmode-toggle type=checkbox tabindex=-1>
<label id=toggle-label-light for=darkmode-toggle tabindex=-1><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" id="dayIcon" viewBox="0 0 35 35" style="enable-background:new 0 0 35 35"><title>Light Mode</title><path d="M6 17.5C6 16.672 5.328 16 4.5 16h-3C.672 16 0 16.672.0 17.5S.672 19 1.5 19h3C5.328 19 6 18.328 6 17.5zM7.5 26c-.414.0-.789.168-1.061.439l-2 2C4.168 28.711 4 29.086 4 29.5 4 30.328 4.671 31 5.5 31c.414.0.789-.168 1.06-.44l2-2C8.832 28.289 9 27.914 9 27.5 9 26.672 8.329 26 7.5 26zm10-20C18.329 6 19 5.328 19 4.5v-3C19 .672 18.329.0 17.5.0S16 .672 16 1.5v3C16 5.328 16.671 6 17.5 6zm10 3c.414.0.789-.168 1.06-.439l2-2C30.832 6.289 31 5.914 31 5.5 31 4.672 30.329 4 29.5 4c-.414.0-.789.168-1.061.44l-2 2C26.168 6.711 26 7.086 26 7.5 26 8.328 26.671 9 27.5 9zM6.439 8.561C6.711 8.832 7.086 9 7.5 9 8.328 9 9 8.328 9 7.5c0-.414-.168-.789-.439-1.061l-2-2C6.289 4.168 5.914 4 5.5 4 4.672 4 4 4.672 4 5.5c0 .414.168.789.439 1.06l2 2.001zM33.5 16h-3c-.828.0-1.5.672-1.5 1.5s.672 1.5 1.5 1.5h3c.828.0 1.5-.672 1.5-1.5S34.328 16 33.5 16zM28.561 26.439C28.289 26.168 27.914 26 27.5 26c-.828.0-1.5.672-1.5 1.5.0.414.168.789.439 1.06l2 2C28.711 30.832 29.086 31 29.5 31c.828.0 1.5-.672 1.5-1.5.0-.414-.168-.789-.439-1.061l-2-2zM17.5 29c-.829.0-1.5.672-1.5 1.5v3c0 .828.671 1.5 1.5 1.5s1.5-.672 1.5-1.5v-3C19 29.672 18.329 29 17.5 29zm0-22C11.71 7 7 11.71 7 17.5S11.71 28 17.5 28 28 23.29 28 17.5 23.29 7 17.5 7zm0 18c-4.136.0-7.5-3.364-7.5-7.5s3.364-7.5 7.5-7.5 7.5 3.364 7.5 7.5S21.636 25 17.5 25z"/></svg></label><label id=toggle-label-dark for=darkmode-toggle tabindex=-1><svg xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink" id="nightIcon" viewBox="0 0 100 100" style="enable-background='new 0 0 100 100'"><title>Dark Mode</title><path d="M96.76 66.458c-.853-.852-2.15-1.064-3.23-.534-6.063 2.991-12.858 4.571-19.655 4.571C62.022 70.495 50.88 65.88 42.5 57.5 29.043 44.043 25.658 23.536 34.076 6.47c.532-1.08.318-2.379-.534-3.23-.851-.852-2.15-1.064-3.23-.534-4.918 2.427-9.375 5.619-13.246 9.491-9.447 9.447-14.65 22.008-14.65 35.369.0 13.36 5.203 25.921 14.65 35.368s22.008 14.65 35.368 14.65c13.361.0 25.921-5.203 35.369-14.65 3.872-3.871 7.064-8.328 9.491-13.246C97.826 68.608 97.611 67.309 96.76 66.458z"/></svg></label></div></header><article><h1>Relocation Prototype</h1><p class=meta>Last updated
Sep 19, 2022</p><ul class=tags><li><a href=https://pietraferreira.github.io/quartz/tags/relocation-prototype/>Relocation prototype</a></li><li><a href=https://pietraferreira.github.io/quartz/tags/relocations/>Relocations</a></li><li><a href=https://pietraferreira.github.io/quartz/tags/work/>Work</a></li><li><a href=https://pietraferreira.github.io/quartz/tags/corev/>Corev</a></li><li><a href=https://pietraferreira.github.io/quartz/tags/riscv/>Riscv</a></li></ul><aside class=mainTOC><details><summary>Table of Contents</summary><nav id=TableOfContents><ol><li><a href=#introduction-to-the-project>Introduction to the project</a><ol><li><a href=#the-idea>The Idea</a></li><li><a href=#how>How?</a></li></ol></li><li><a href=#corev-relocations>COREV Relocations</a><ol><li><a href=#howto-table>Howto Table</a></li><li><a href=#more-notes>More notes</a></li></ol></li><li><a href=#commands>Commands</a><ol><li><a href=#related-notes>Related notes:</a></li><li><a href=#useful-links>Useful Links</a></li></ol></li></ol></nav></details></aside><a href=#relocation-handling-prototype><h1 id=relocation-handling-prototype><span class=hanchor arialabel=Anchor># </span>Relocation Handling Prototype</h1></a><hr><a href=#introduction-to-the-project><h2 id=introduction-to-the-project><span class=hanchor arialabel=Anchor># </span>Introduction to the project</h2></a><ul><li>needed for future psABI meeting</li><li>eg: in COREV we have custom relocations that live in the reserved space, but we need to be able to share that reserved space with other tool chains.</li><li>we need a way for someone else to also use the space and have tools like the linker process the correct version of that relocation number</li></ul><a href=#the-idea><h3 id=the-idea><span class=hanchor arialabel=Anchor># </span>The Idea</h3></a><ul><li>use a second relocation at the same address that would be used for deciding between whether it&rsquo;s a CORE-V relocation or someone else&rsquo;s.</li></ul><ul><li><code>R_RISCV_RELAX</code> proves that we can have multiple relocations at the same address, its mostly about getting the tools to understand what we want.</li></ul><a href=#how><h3 id=how><span class=hanchor arialabel=Anchor># </span>How?</h3></a><ul><li>using a file following our spec, have the linker correctly resolve CORE-V relocations using the right disambiguating magic number (Simon suspects it is just a howto selection, but he&rsquo;s not sure if anything is needed for relaxation).</li><li>have GAS generate files for CORE-V following this spec.</li><li>write the formal spec changes for submitting upstream.</li></ul><a href=#corev-relocations><h2 id=corev-relocations><span class=hanchor arialabel=Anchor># </span>COREV Relocations</h2></a><p>A compilation of my notes on the relocation handler prototype I&rsquo;ve been working on.</p><p>More info on relocations <a class="internal-link broken">here</a>.</p><ul><li><p><code>BFD_RELOC_RISCV_CVPCREL_UI12</code> -> 12bit relocation for 12bit immediates found in <em>cv.starti</em> and <em>cv.endi</em>. Relocation number = 224.</p></li><li><p><code>BFD_RELOC_RISCV_CVPCREL_URS1</code> -> 5bit relocation for the rs1 operand in <em>cv.setup</em>. Relocation number = 225.</p></li></ul><hr><a href=#howto-table><h3 id=howto-table><span class=hanchor arialabel=Anchor># </span>Howto Table</h3></a><ul><li><p>COREV -> <code>tc-riscv.c</code> -> 3341</p></li><li><p><em>Step 1</em>: Check that symbol address exists via <code>fixP‚Üífx_addsy</code>. If false the case will just break and not go through the following steps.</p></li><li><p><em>Step 2</em>: Uses the howto table to look up the relocation. The howto table can be found in <code>bfd/elfxx-riscv.c</code>. The first field uses the table from <code>include/elf/riscv.h</code>.</p></li><li><p><em>Step 3</em>: Set the delta and target values to increase objdump readability. Target is the value of the symbol found using <code>S_GET_VALUE</code>. Since the symbol is local, it will use <code>resolve_symbol_value</code> to find the value. This is called during the final pass over the symbol table to resolve any symbols with complex values. Delta is the PC relative value found via <code>‚Äútarget - md_pcrel_from (fixP)‚Äù</code>, where <code>fixP</code> is the symbol.</p></li><li><p><em>Step 4</em>: Check if the relocation overflows. <code>bfd_check_overflow</code> will return <code>bfd_reloc_ok</code> or <code>bfd_reloc_overflow</code>. If overflow, as_fatal will be used, ending the assembly.</p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-cpp data-lang=cpp><span class=line><span class=cl><span class=n>bfd_reloc_status_type</span> <span class=nf>bfd_check_overflow</span>
</span></span><span class=line><span class=cl><span class=p>(</span><span class=k>enum</span> <span class=nc>complain_overflow</span> <span class=n>how</span><span class=p>,</span> <span class=c1>// howto-&gt;complain_on_overflow
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=kt>unsigned</span> <span class=kt>int</span> <span class=n>bitsize</span><span class=p>,</span> <span class=c1>// Relocation has bitsize significant bits
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=kt>unsigned</span> <span class=kt>int</span> <span class=n>rightshift</span><span class=p>,</span> <span class=o>//</span> <span class=n>This</span> <span class=n>relocation</span> <span class=k>requires</span> <span class=n>right</span> <span class=n>shift</span> <span class=n>by</span> <span class=mi>1</span> <span class=p>(</span><span class=n>common</span><span class=p>)</span>
</span></span><span class=line><span class=cl><span class=kt>unsigned</span> <span class=kt>int</span> <span class=n>addrsize</span><span class=p>,</span> <span class=c1>// Machine has addrsize significant bits
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=n>bfd_vma</span> <span class=n>relocation</span><span class=p>);</span> <span class=c1>// The relocation found in the howto table
</span></span></span></code></pre></td></tr></table></div></div><ul><li><em>Step 5</em>: Remove some of the information from the header records of object files using bfd_putl32. The function masks to remove the information.</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span><span class=lnt>6
</span><span class=lnt>7
</span><span class=lnt>8
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-cpp data-lang=cpp><span class=line><span class=cl><span class=kt>void</span>
</span></span><span class=line><span class=cl><span class=nf>bfd_putl32</span> <span class=p>(</span><span class=n>bfd_vma</span> <span class=n>data</span><span class=p>,</span> <span class=kt>void</span> <span class=o>*</span><span class=n>p</span><span class=p>)</span> <span class=p>{</span>
</span></span><span class=line><span class=cl><span class=n>bfd_byte</span> <span class=o>*</span><span class=n>addr</span> <span class=o>=</span> <span class=p>(</span><span class=n>bfd_byte</span> <span class=o>*</span><span class=p>)</span> <span class=n>p</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>addr</span><span class=p>[</span><span class=mi>0</span><span class=p>]</span> <span class=o>=</span> <span class=n>data</span> <span class=o>&amp;</span> <span class=mh>0xff</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>addr</span><span class=p>[</span><span class=mi>1</span><span class=p>]</span> <span class=o>=</span> <span class=p>(</span><span class=n>data</span> <span class=o>&gt;&gt;</span> <span class=mi>8</span><span class=p>)</span> <span class=o>&amp;</span> <span class=mh>0xff</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>addr</span><span class=p>[</span><span class=mi>2</span><span class=p>]</span> <span class=o>=</span> <span class=p>(</span><span class=n>data</span> <span class=o>&gt;&gt;</span> <span class=mi>16</span><span class=p>)</span> <span class=o>&amp;</span> <span class=mh>0xff</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=n>addr</span><span class=p>[</span><span class=mi>3</span><span class=p>]</span> <span class=o>=</span> <span class=p>(</span><span class=n>data</span> <span class=o>&gt;&gt;</span> <span class=mi>24</span><span class=p>)</span> <span class=o>&amp;</span> <span class=mh>0xff</span><span class=p>;</span>
</span></span><span class=line><span class=cl><span class=p>}</span>
</span></span></code></pre></td></tr></table></div></div><ul><li><p>Changed files:</p><ul><li><code>bfd/elfxx-riscv.c</code>: Describe the relocation in the howto table. Define <code>ENCODE_ITYPE_IMM</code> mask.</li><li><code>include/elf/riscv.h</code>: Add the relocation number.</li><li><code>bfd/bfd-in2.h</code>: Regenerate.</li><li><code>bfd/elfnn-riscv.c</code>: Add relocation mask (eg <code>ENCODE_ITYPE_IMM</code> for 12 bit immediate).</li><li><code>bfd/reloc.c</code>: Add relocation BFD name.</li></ul></li><li><p><code>fixp</code>: The relocs associated with the instruction, if any. <code>fixS *fixp</code>.</p></li><li><p>Entries:</p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span><span class=lnt>14
</span><span class=lnt>15
</span><span class=lnt>16
</span><span class=lnt>17
</span><span class=lnt>18
</span><span class=lnt>19
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-cpp data-lang=cpp><span class=line><span class=cl>  <span class=cm>/* Information about an instruction, including its format, operands
</span></span></span><span class=line><span class=cl><span class=cm>     and fixups.  */</span>
</span></span><span class=line><span class=cl>  <span class=k>struct</span> <span class=nc>riscv_cl_insn</span>
</span></span><span class=line><span class=cl>  <span class=p>{</span>
</span></span><span class=line><span class=cl>     <span class=cm>/* The opcode&#39;s entry in riscv_opcodes.  */</span>
</span></span><span class=line><span class=cl>     <span class=k>const</span> <span class=k>struct</span> <span class=nc>riscv_opcode</span> <span class=o>*</span><span class=n>insn_mo</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl>     <span class=cm>/* The encoded instruction bits.  */</span>
</span></span><span class=line><span class=cl>     <span class=n>insn_t</span> <span class=n>insn_opcode</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl>     <span class=cm>/* The frag that contains the instruction.  */</span>
</span></span><span class=line><span class=cl>     <span class=k>struct</span> <span class=nc>frag</span> <span class=o>*</span><span class=n>frag</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl>     <span class=cm>/* The offset into FRAG of the first instruction byte.  */</span>
</span></span><span class=line><span class=cl>     <span class=kt>long</span> <span class=n>where</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  
</span></span><span class=line><span class=cl>     <span class=cm>/* The relocs associated with the instruction, if any.  */</span>
</span></span><span class=line><span class=cl>     <span class=n>fixS</span> <span class=o>*</span><span class=n>fixp</span><span class=p>;</span>
</span></span><span class=line><span class=cl>  <span class=p>};</span>
</span></span></code></pre></td></tr></table></div></div><p>Related to: <a class="internal-link broken">notes/general/fixups</a></p><hr><a href=#more-notes><h3 id=more-notes><span class=hanchor arialabel=Anchor># </span>More notes</h3></a><ul><li><p>RISCV_RELOCID field -> word32, calculation -> Vendor ID for relocation.</p></li><li><p>Meaning relocations would share their relocation number but have a &ldquo;magic
number&rdquo; disambiguating (4 billion IDs to use).</p></li><li><p>How relaxation does selection:</p></li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt> 1
</span><span class=lnt> 2
</span><span class=lnt> 3
</span><span class=lnt> 4
</span><span class=lnt> 5
</span><span class=lnt> 6
</span><span class=lnt> 7
</span><span class=lnt> 8
</span><span class=lnt> 9
</span><span class=lnt>10
</span><span class=lnt>11
</span><span class=lnt>12
</span><span class=lnt>13
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-cpp data-lang=cpp><span class=line><span class=cl><span class=k>if</span> <span class=p>(</span><span class=n>type</span> <span class=o>==</span> <span class=n>R_RISCV_CALL</span>
</span></span><span class=line><span class=cl>        <span class=o>||</span> <span class=n>type</span> <span class=o>==</span> <span class=n>R_RISCV_CALL_PLT</span><span class=p>)</span>
</span></span><span class=line><span class=cl>      <span class=n>relax_func</span> <span class=o>=</span> <span class=n>_bfd_riscv_relax_call</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>else</span> <span class=nf>if</span> <span class=p>(</span><span class=n>type</span> <span class=o>==</span> <span class=n>R_RISCV_HI20</span>
</span></span><span class=line><span class=cl>       <span class=o>||</span> <span class=n>type</span> <span class=o>==</span> <span class=n>R_RISCV_LO12_I</span>
</span></span><span class=line><span class=cl>       <span class=o>||</span> <span class=n>type</span> <span class=o>==</span> <span class=n>R_RISCV_LO12_S</span><span class=p>)</span>
</span></span><span class=line><span class=cl>      <span class=n>relax_func</span> <span class=o>=</span> <span class=n>_bfd_riscv_relax_lui</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>else</span> <span class=nf>if</span> <span class=p>(</span><span class=n>type</span> <span class=o>==</span> <span class=n>R_RISCV_TPREL_HI20</span>
</span></span><span class=line><span class=cl>       <span class=o>||</span> <span class=n>type</span> <span class=o>==</span> <span class=n>R_RISCV_TPREL_ADD</span>
</span></span><span class=line><span class=cl>       <span class=o>||</span> <span class=n>type</span> <span class=o>==</span> <span class=n>R_RISCV_TPREL_LO12_I</span>
</span></span><span class=line><span class=cl>       <span class=o>||</span> <span class=n>type</span> <span class=o>==</span> <span class=n>R_RISCV_TPREL_LO12_S</span><span class=p>)</span>
</span></span><span class=line><span class=cl>      <span class=n>relax_func</span> <span class=o>=</span> <span class=n>_bfd_riscv_relax_tls_le</span><span class=p>;</span>
</span></span><span class=line><span class=cl>    <span class=k>else</span>
</span></span></code></pre></td></tr></table></div></div><ul><li>Something similar for RelocID?</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span><span class=lnt>3
</span><span class=lnt>4
</span><span class=lnt>5
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-cpp data-lang=cpp><span class=line><span class=cl><span class=kt>int</span> <span class=n>type</span> <span class=o>=</span> <span class=n>ELFNN_R_TYPE</span> <span class=p>(</span><span class=n>rel</span><span class=o>-&gt;</span><span class=n>r_info</span><span class=p>);</span>
</span></span><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=k>if</span> <span class=p>(</span><span class=n>type</span> <span class=o>==</span> <span class=n>R_RISCV_CVPCREL_UI12</span><span class=p>)</span> <span class=p>{</span>
</span></span><span class=line><span class=cl>	<span class=c1>// identify as COREV
</span></span></span><span class=line><span class=cl><span class=c1></span><span class=p>}</span>
</span></span></code></pre></td></tr></table></div></div><ul><li>Maybe this is how I could get the relocation to accompany:</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span><span class=lnt>2
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-cpp data-lang=cpp><span class=line><span class=cl><span class=cm>/* Replace the R_RISCV_CALL reloc.  */</span>
</span></span><span class=line><span class=cl><span class=n>rel</span><span class=o>-&gt;</span><span class=n>r_info</span> <span class=o>=</span> <span class=n>ELFNN_R_INFO</span> <span class=p>(</span><span class=n>ELFNN_R_SYM</span> <span class=p>(</span><span class=n>rel</span><span class=o>-&gt;</span><span class=n>r_info</span><span class=p>),</span> <span class=n>r_type</span><span class=p>);</span>
</span></span></code></pre></td></tr></table></div></div><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-cpp data-lang=cpp><span class=line><span class=cl><span class=n>fixP</span><span class=o>-&gt;</span><span class=n>fx_next</span><span class=o>-&gt;</span><span class=n>fx_r_type</span> <span class=o>=</span> <span class=n>BFD_RELOC_RISCV_RELOCID</span><span class=p>;</span>
</span></span></code></pre></td></tr></table></div></div><ul><li>The type of expression is controlled by its position in the script file.
A symbol assigned within a section definition is created relative to the base
of the section; a symbol assigned in any other place is created as an <em>absolute
symbol</em>. Since a symbol created within a section definition is relative to the
base of the section, it will remain relocatable if relocatable output is
requested. A symbol may be created with an absolute value even when assigned to
within a section</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>make check all-gas
</span></span></code></pre></td></tr></table></div></div><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>make install
</span></span></code></pre></td></tr></table></div></div><a href=#commands><h2 id=commands><span class=hanchor arialabel=Anchor># </span>Commands</h2></a><ul><li>Generate assembly:</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>riscv32-corev-elf-gcc -march<span class=o>=</span>rv32imc_xcorevhwlp1p0 test.c -S -o test.s
</span></span></code></pre></td></tr></table></div></div><ul><li>Compile but don&rsquo;t link:</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>riscv32-corev-elf-gcc -march<span class=o>=</span>rv32imc_xcorevhwlp1p0 -c test.s -o test.o
</span></span></code></pre></td></tr></table></div></div><ul><li>Run with GDB:</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>riscv32-corev-elf-gcc -march<span class=o>=</span>rv32imc_xcorevhwlp1p0 test.c -S -o test_1.s -wrapper gdb,--args
</span></span></code></pre></td></tr></table></div></div><ul><li>The actual command:</li></ul><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-bash data-lang=bash><span class=line><span class=cl>riscv32-corev-elf-as -march<span class=o>=</span>rv32imc_xcorevhwlp1p0 -o test.o ../test.s
</span></span></code></pre></td></tr></table></div></div><hr><a href=#related-notes><h3 id=related-notes><span class=hanchor arialabel=Anchor># </span>Related notes:</h3></a><div class=highlight><div class=chroma><table class=lntable><tr><td class=lntd><pre tabindex=0 class=chroma><code><span class=lnt>1
</span></code></pre></td><td class=lntd><pre tabindex=0 class=chroma><code class=language-fallback data-lang=fallback><span class=line><span class=cl>list from #relocation-prototype AND -#report AND -#hub
</span></span></code></pre></td></tr></table></div></div><hr><a href=#useful-links><h3 id=useful-links><span class=hanchor arialabel=Anchor># </span>Useful Links</h3></a><ul><li><a href=https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-elf.adoc rel=noopener>https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/master/riscv-elf.adoc</a></li><li><a href=https://www.sifive.com/blog/all-aboard-part-2-relocations rel=noopener>https://www.sifive.com/blog/all-aboard-part-2-relocations</a></li><li><a href=https://github.com/lowRISC/riscv-llvm/blob/master/docs/06-relocations-and-fixups.mkd rel=noopener>https://github.com/lowRISC/riscv-llvm/blob/master/docs/06-relocations-and-fixups.mkd</a></li><li><a href=https://www.embecosm.com/appnotes/ean10/html/ch06s02.html rel=noopener>https://www.embecosm.com/appnotes/ean10/html/ch06s02.html</a></li><li><a href=https://github.com/bminor/binutils-gdb/commit/45f764234a71431b581340957a3c8338e0593fdb rel=noopener>https://github.com/bminor/binutils-gdb/commit/45f764234a71431b581340957a3c8338e0593fdb</a></li></ul></article><hr><div class=page-end><div class=backlinks-container><h3>Backlinks</h3><ul class=backlinks><li><a href=/quartz/notes/private/work/work-hub/ data-ctx=Notes data-src=/notes/private/work/work-hub class=internal-link>Work Hub</a></li></ul></div><div><script src=https://cdn.jsdelivr.net/npm/d3@6.7.0/dist/d3.min.js integrity="sha256-+7jaYCp29O1JusNWHaYtgUn6EhuP0VaFuswhNV06MyI=" crossorigin=anonymous></script><h3>Interactive Graph</h3><div id=graph-container></div><style>:root{--g-node:var(--secondary);--g-node-active:var(--primary);--g-node-inactive:var(--visited);--g-link:var(--outlinegray);--g-link-active:#5a7282}</style><script src=https://pietraferreira.github.io/quartz/js/graph.afdb02e537635f9a611b53a988e5645b.js></script></div></div><div id=contact_buttons><footer><p>Made by Morioh using <a href=https://github.com/jackyzha0/quartz>Quartz</a>, ¬© 2022</p><ul><li><a href=https://pietraferreira.github.io/quartz/>Home</a></li><li><a href=https://github.com/pietraferreira>Github</a></li></ul></footer></div></div></body></html>