# do core.do
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 10:07:43 on Dec 22,2025
# vlog -sv -work work ../src/PC.sv 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 10:07:43 on Dec 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 10:07:43 on Dec 22,2025
# vlog -sv -work work ../src/PC_adder.sv 
# -- Compiling module PC_adder
# 
# Top level modules:
# 	PC_adder
# End time: 10:07:43 on Dec 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 10:07:44 on Dec 22,2025
# vlog -sv -work work ../src/mux.sv 
# -- Compiling module mux
# -- Compiling module mux3
# 
# Top level modules:
# 	mux
# 	mux3
# End time: 10:07:44 on Dec 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 10:07:44 on Dec 22,2025
# vlog -sv -work work ../src/Instruction_Memory.sv 
# -- Compiling module Instruction_memory
# 
# Top level modules:
# 	Instruction_memory
# End time: 10:07:44 on Dec 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 10:07:44 on Dec 22,2025
# vlog -sv -work work ../src/Regfile.sv 
# -- Compiling module Regfile
# 
# Top level modules:
# 	Regfile
# End time: 10:07:44 on Dec 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 10:07:44 on Dec 22,2025
# vlog -sv -work work ../src/Imm_Gen.sv 
# -- Compiling module Imm_Gen
# 
# Top level modules:
# 	Imm_Gen
# End time: 10:07:44 on Dec 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 10:07:44 on Dec 22,2025
# vlog -sv -work work ../src/RV32_Controller.sv 
# -- Compiling module RV32_Controller
# 
# Top level modules:
# 	RV32_Controller
# End time: 10:07:44 on Dec 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 10:07:44 on Dec 22,2025
# vlog -sv -work work ../src/branch_comp.sv 
# -- Compiling module branch_comp
# 
# Top level modules:
# 	branch_comp
# End time: 10:07:44 on Dec 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 10:07:44 on Dec 22,2025
# vlog -sv -work work ../src/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 10:07:44 on Dec 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 10:07:44 on Dec 22,2025
# vlog -sv -work work ../src/Data_mem.sv 
# -- Compiling module Data_mem
# 
# Top level modules:
# 	Data_mem
# End time: 10:07:44 on Dec 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 10:07:44 on Dec 22,2025
# vlog -sv -work work ../src/core.sv 
# -- Compiling module core
# 
# Top level modules:
# 	core
# End time: 10:07:45 on Dec 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 10:07:45 on Dec 22,2025
# vlog -sv -work work ../tests/core_tb.sv 
# -- Compiling module core_tb
# 
# Top level modules:
# 	core_tb
# End time: 10:07:45 on Dec 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.core_tb 
# Start time: 10:07:45 on Dec 22,2025
# ** Note: (vsim-3812) Design is being optimized...
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.core_tb(fast)
# ** Warning: (vsim-PLI-3408) Too few data words read on line 7 of file "instructions.hex". Expected 1024, found 6.    : ../src/Instruction_Memory.sv(32)
#    Time: 0 ns  Iteration: 0  Instance: /core_tb/dut/imem
# ** Warning: (vsim-7) Failed to open readmem file "D_mem.hex" in read mode.
# No such file or directory. (errno = ENOENT)    : ../src/Data_mem.sv(28)
#    Time: 0 ns  Iteration: 0  Instance: /core_tb/dut/imem
# PC = 0; FD = 0; DE = x, x, x, EM = 0; MW = 0 WB = 0
# PC = 0; FD = 0; DE = 0, 0, 0, EM = 0; MW = 0 WB = 0
# PC = 4; FD = 100002b7; DE = 0, 0, 0, EM = 0; MW = x WB = x
# PC = 4; FD = 100002b7; DE = 0, 0, 10000000, EM = 0; MW = x WB = x
# PC = 8; FD = 28293; DE = 0, 0, 10000000, EM = 10000000; MW = x WB = 0
# PC = 8; FD = 28293; DE = x, 0, 0, EM = 10000000; MW = x WB = 10000000
# PC = 12; FD = 10000337; DE = 0, 0, 0, EM = x; MW = x WB = 10000000
# PC = 12; FD = 10000337; DE = 0, 0, 10000000, EM = 0; MW = x WB = x
# PC = 16; FD = 1c30313; DE = 0, 0, 10000000, EM = 10000000; MW = x WB = 0
# PC = 16; FD = 1c30313; DE = x, 0, 1c, EM = 10000000; MW = x WB = 10000000
# PC = 20; FD = 32303; DE = 0, 0, 1c, EM = x; MW = x WB = 10000000
# PC = 20; FD = 32303; DE = 10000000, 0, 0, EM = 1c; MW = x WB = x
# PC = 24; FD = 393; DE = 10000000, 0, 0, EM = 10000000; MW = x WB = 1c
# PC = 24; FD = 393; DE = 0, 0, 0, EM = 10000000; MW = x WB = 10000000
# PC = 28; FD = x; DE = 0, 0, 0, EM = 0; MW = x WB = 10000000
# PC = 28; FD = x; DE = x, x, x, EM = 0; MW = x WB = 0
# PC = x; FD = x; DE = x, x, x, EM = x; MW = x WB = 0
# PC = x; FD = x; DE = x, x, x, EM = x; MW = x WB = x
# PC = x; FD = x; DE = x, x, x, EM = x; MW = x WB = x
# PC = x; FD = x; DE = x, x, x, EM = x; MW = x WB = x
# PC = x; FD = x; DE = x, x, x, EM = x; MW = x WB = x
# PC = x; FD = x; DE = x, x, x, EM = x; MW = x WB = x
# PC = x; FD = x; DE = x, x, x, EM = x; MW = x WB = x
# PC = x; FD = x; DE = x, x, x, EM = x; MW = x WB = x
# PC = x; FD = x; DE = x, x, x, EM = x; MW = x WB = x
# PC = x; FD = x; DE = x, x, x, EM = x; MW = x WB = x
# PC = x; FD = x; DE = x, x, x, EM = x; MW = x WB = x
# PC = x; FD = x; DE = x, x, x, EM = x; MW = x WB = x
# PC = x; FD = x; DE = x, x, x, EM = x; MW = x WB = x
# ** Note: $finish    : ../tests/core_tb.sv(32)
#    Time: 295 ns  Iteration: 1  Instance: /core_tb
# End time: 10:07:46 on Dec 22,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
