

================================================================
== Vitis HLS Report for 'adds_3'
================================================================
* Date:           Mon Jun 12 16:50:46 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2076|     2076|  6.919 us|  6.919 us|  2076|  2076|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_193_1_VITIS_LOOP_194_2  |     2074|     2074|        31|          4|          4|   512|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      168|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     4|      879|      734|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      341|    -|
|Register             |        -|     -|      879|       96|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|     1758|     1339|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U77    |fadd_32ns_32ns_32_5_no_dsp_1    |        0|   0|  243|  338|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U75  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U76  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   4|  879|  734|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln193_fu_128_p2                |         +|   0|  0|  17|          10|           1|
    |k_2_fu_216_p2                      |         +|   0|  0|  16|           9|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state31_pp0_stage2_iter7  |       and|   0|  0|   2|           1|           1|
    |ap_condition_314                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_388                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln193_fu_122_p2               |      icmp|   0|  0|  11|          10|          11|
    |icmp_ln194_fu_190_p2               |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln196_fu_204_p2               |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln217_fu_210_p2               |      icmp|   0|  0|  11|           9|           8|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |        or|   0|  0|   2|           1|           1|
    |select_ln193_fu_196_p3             |    select|   0|  0|   9|           1|           1|
    |select_ln196_1_fu_230_p3           |    select|   0|  0|  32|           1|           1|
    |select_ln196_fu_241_p3             |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 168|          68|          45|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  26|          5|    1|          5|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg      |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter1_reg            |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter2_reg            |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter3_reg            |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter4_reg            |   9|          2|    1|          2|
    |ap_loop_init_pp0_iter5_reg            |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_k_load               |   9|          2|    9|         18|
    |ap_sig_allocacmp_p_load               |   9|          2|   32|         64|
    |ap_sig_allocacmp_p_load13             |   9|          2|   32|         64|
    |grp_fu_87_p0                          |  20|          4|   32|        128|
    |grp_fu_87_p1                          |  20|          4|   32|        128|
    |grp_fu_91_p0                          |  20|          4|   32|        128|
    |grp_fu_91_p1                          |  20|          4|   32|        128|
    |grp_fu_95_p0                          |  14|          3|   32|         96|
    |grp_fu_95_p1                          |  14|          3|   32|         96|
    |indvar_flatten_fu_70                  |   9|          2|   10|         20|
    |k_fu_58                               |   9|          2|    9|         18|
    |l_mul1_blk_n                          |   9|          2|    1|          2|
    |l_sum_1_blk_n                         |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 341|         73|  312|        947|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add1_reg_434                      |  32|   0|   32|          0|
    |add40_1_reg_439                   |  32|   0|   32|          0|
    |add_1_1_reg_389                   |  32|   0|   32|          0|
    |add_1_reg_384                     |  32|   0|   32|          0|
    |add_2_1_reg_415                   |  32|   0|   32|          0|
    |add_2_reg_410                     |  32|   0|   32|          0|
    |add_reg_364                       |  32|   0|   32|          0|
    |add_s_reg_369                     |  32|   0|   32|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter2_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter3_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter4_reg        |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter5_reg        |   1|   0|    1|          0|
    |empty_65_fu_66                    |  32|   0|   32|          0|
    |empty_fu_62                       |  32|   0|   32|          0|
    |icmp_ln193_reg_300                |   1|   0|    1|          0|
    |icmp_ln196_reg_404                |   1|   0|    1|          0|
    |icmp_ln217_reg_420                |   1|   0|    1|          0|
    |icmp_ln217_reg_420_pp0_iter6_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_70              |  10|   0|   10|          0|
    |k_fu_58                           |   9|   0|    9|          0|
    |l_val_14_reg_309                  |  32|   0|   32|          0|
    |l_val_15_reg_314                  |  32|   0|   32|          0|
    |l_val_16_reg_319                  |  32|   0|   32|          0|
    |l_val_17_reg_344                  |  32|   0|   32|          0|
    |l_val_17_reg_344_pp0_iter1_reg    |  32|   0|   32|          0|
    |l_val_18_reg_349                  |  32|   0|   32|          0|
    |l_val_18_reg_349_pp0_iter1_reg    |  32|   0|   32|          0|
    |l_val_19_reg_354                  |  32|   0|   32|          0|
    |l_val_20_reg_359                  |  32|   0|   32|          0|
    |l_val_reg_304                     |  32|   0|   32|          0|
    |icmp_ln193_reg_300                |  64|  32|    1|          0|
    |l_val_19_reg_354                  |  64|  32|   32|          0|
    |l_val_20_reg_359                  |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 879|  96|  752|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|        adds.3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|        adds.3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|        adds.3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|        adds.3|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|        adds.3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|        adds.3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|        adds.3|  return value|
|l_mul1_dout             |   in|   64|     ap_fifo|        l_mul1|       pointer|
|l_mul1_num_data_valid   |   in|    2|     ap_fifo|        l_mul1|       pointer|
|l_mul1_fifo_cap         |   in|    2|     ap_fifo|        l_mul1|       pointer|
|l_mul1_empty_n          |   in|    1|     ap_fifo|        l_mul1|       pointer|
|l_mul1_read             |  out|    1|     ap_fifo|        l_mul1|       pointer|
|l_sum_1_din             |  out|   64|     ap_fifo|       l_sum_1|       pointer|
|l_sum_1_num_data_valid  |   in|    2|     ap_fifo|       l_sum_1|       pointer|
|l_sum_1_fifo_cap        |   in|    2|     ap_fifo|       l_sum_1|       pointer|
|l_sum_1_full_n          |   in|    1|     ap_fifo|       l_sum_1|       pointer|
|l_sum_1_write           |  out|    1|     ap_fifo|       l_sum_1|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 31


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 1
  Pipeline-0 : II = 4, D = 31, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.11>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 34 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 35 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty_65 = alloca i32 1"   --->   Operation 36 'alloca' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 37 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_mul1, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %l_sum_1, void @empty_11, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln193 = store i10 0, i10 %indvar_flatten" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:193]   --->   Operation 40 'store' 'store_ln193' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln193 = br void %for.body5" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:193]   --->   Operation 42 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:193]   --->   Operation 43 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.60ns)   --->   "%icmp_ln193 = icmp_eq  i10 %indvar_flatten_load, i10 512" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:193]   --->   Operation 44 'icmp' 'icmp_ln193' <Predicate = true> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.72ns)   --->   "%add_ln193 = add i10 %indvar_flatten_load, i10 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:193]   --->   Operation 45 'add' 'add_ln193' <Predicate = true> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln193 = br i1 %icmp_ln193, void %for.inc51, void %for.end53.loopexit" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:193]   --->   Operation 46 'br' 'br_ln193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.38ns)   --->   "%store_ln194 = store i10 %add_ln193, i10 %indvar_flatten" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:194]   --->   Operation 47 'store' 'store_ln194' <Predicate = (!icmp_ln193)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 48 [1/1] (1.21ns)   --->   "%p_Val2_s = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %l_mul1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:200]   --->   Operation 48 'read' 'p_Val2_s' <Predicate = (!icmp_ln193)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%l_val = trunc i64 %p_Val2_s"   --->   Operation 49 'trunc' 'l_val' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%l_val_14 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 50 'partselect' 'l_val_14' <Predicate = (!icmp_ln193)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 51 [1/1] (1.21ns)   --->   "%p_Val2_6 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %l_mul1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:207]   --->   Operation 51 'read' 'p_Val2_6' <Predicate = (!icmp_ln193)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%l_val_15 = trunc i64 %p_Val2_6"   --->   Operation 52 'trunc' 'l_val_15' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%l_val_16 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_6, i32 32, i32 63"   --->   Operation 53 'partselect' 'l_val_16' <Predicate = (!icmp_ln193)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %l_val" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 54 'bitcast' 'bitcast_ln110' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln110_7 = bitcast i32 %l_val_14" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 55 'bitcast' 'bitcast_ln110_7' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%bitcast_ln110_8 = bitcast i32 %l_val_15" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 56 'bitcast' 'bitcast_ln110_8' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%bitcast_ln110_9 = bitcast i32 %l_val_16" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 57 'bitcast' 'bitcast_ln110_9' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 58 [7/7] (2.34ns)   --->   "%add = fadd i32 %bitcast_ln110, i32 %bitcast_ln110_8" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 58 'fadd' 'add' <Predicate = (!icmp_ln193)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [7/7] (2.34ns)   --->   "%add_s = fadd i32 %bitcast_ln110_7, i32 %bitcast_ln110_9" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 59 'fadd' 'add_s' <Predicate = (!icmp_ln193)> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (1.21ns)   --->   "%p_Val2_7 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %l_mul1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:207]   --->   Operation 60 'read' 'p_Val2_7' <Predicate = (!icmp_ln193)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%l_val_17 = trunc i64 %p_Val2_7"   --->   Operation 61 'trunc' 'l_val_17' <Predicate = (!icmp_ln193)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%l_val_18 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_7, i32 32, i32 63"   --->   Operation 62 'partselect' 'l_val_18' <Predicate = (!icmp_ln193)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 63 [6/7] (2.34ns)   --->   "%add = fadd i32 %bitcast_ln110, i32 %bitcast_ln110_8" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 63 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [6/7] (2.34ns)   --->   "%add_s = fadd i32 %bitcast_ln110_7, i32 %bitcast_ln110_9" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 64 'fadd' 'add_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (1.21ns)   --->   "%p_Val2_8 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %l_mul1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:207]   --->   Operation 65 'read' 'p_Val2_8' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%l_val_19 = trunc i64 %p_Val2_8"   --->   Operation 66 'trunc' 'l_val_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%l_val_20 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_8, i32 32, i32 63"   --->   Operation 67 'partselect' 'l_val_20' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 68 [5/7] (2.34ns)   --->   "%add = fadd i32 %bitcast_ln110, i32 %bitcast_ln110_8" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 68 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [5/7] (2.34ns)   --->   "%add_s = fadd i32 %bitcast_ln110_7, i32 %bitcast_ln110_9" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 69 'fadd' 'add_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 70 [4/7] (2.34ns)   --->   "%add = fadd i32 %bitcast_ln110, i32 %bitcast_ln110_8" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 70 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [4/7] (2.34ns)   --->   "%add_s = fadd i32 %bitcast_ln110_7, i32 %bitcast_ln110_9" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 71 'fadd' 'add_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 72 [3/7] (2.34ns)   --->   "%add = fadd i32 %bitcast_ln110, i32 %bitcast_ln110_8" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 72 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [3/7] (2.34ns)   --->   "%add_s = fadd i32 %bitcast_ln110_7, i32 %bitcast_ln110_9" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 73 'fadd' 'add_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.34>
ST_9 : Operation 74 [2/7] (2.34ns)   --->   "%add = fadd i32 %bitcast_ln110, i32 %bitcast_ln110_8" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 74 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 75 [2/7] (2.34ns)   --->   "%add_s = fadd i32 %bitcast_ln110_7, i32 %bitcast_ln110_9" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 75 'fadd' 'add_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.34>
ST_10 : Operation 76 [1/7] (2.34ns)   --->   "%add = fadd i32 %bitcast_ln110, i32 %bitcast_ln110_8" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 76 'fadd' 'add' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/7] (2.34ns)   --->   "%add_s = fadd i32 %bitcast_ln110_7, i32 %bitcast_ln110_9" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 77 'fadd' 'add_s' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.34>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln110_10 = bitcast i32 %l_val_17" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 78 'bitcast' 'bitcast_ln110_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%bitcast_ln110_11 = bitcast i32 %l_val_18" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 79 'bitcast' 'bitcast_ln110_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [7/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %bitcast_ln110_10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 80 'fadd' 'add_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 81 [7/7] (2.34ns)   --->   "%add_1_1 = fadd i32 %add_s, i32 %bitcast_ln110_11" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 81 'fadd' 'add_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.34>
ST_12 : Operation 82 [6/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %bitcast_ln110_10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 82 'fadd' 'add_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 83 [6/7] (2.34ns)   --->   "%add_1_1 = fadd i32 %add_s, i32 %bitcast_ln110_11" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 83 'fadd' 'add_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.34>
ST_13 : Operation 84 [5/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %bitcast_ln110_10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 84 'fadd' 'add_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 85 [5/7] (2.34ns)   --->   "%add_1_1 = fadd i32 %add_s, i32 %bitcast_ln110_11" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 85 'fadd' 'add_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.34>
ST_14 : Operation 86 [4/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %bitcast_ln110_10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 86 'fadd' 'add_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [4/7] (2.34ns)   --->   "%add_1_1 = fadd i32 %add_s, i32 %bitcast_ln110_11" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 87 'fadd' 'add_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.34>
ST_15 : Operation 88 [3/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %bitcast_ln110_10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 88 'fadd' 'add_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 89 [3/7] (2.34ns)   --->   "%add_1_1 = fadd i32 %add_s, i32 %bitcast_ln110_11" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 89 'fadd' 'add_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.34>
ST_16 : Operation 90 [2/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %bitcast_ln110_10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 90 'fadd' 'add_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 91 [2/7] (2.34ns)   --->   "%add_1_1 = fadd i32 %add_s, i32 %bitcast_ln110_11" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 91 'fadd' 'add_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.34>
ST_17 : Operation 92 [1/7] (2.34ns)   --->   "%add_1 = fadd i32 %add, i32 %bitcast_ln110_10" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 92 'fadd' 'add_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 93 [1/7] (2.34ns)   --->   "%add_1_1 = fadd i32 %add_s, i32 %bitcast_ln110_11" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 93 'fadd' 'add_1_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.34>
ST_18 : Operation 94 [1/1] (0.00ns)   --->   "%bitcast_ln110_12 = bitcast i32 %l_val_19" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 94 'bitcast' 'bitcast_ln110_12' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln110_13 = bitcast i32 %l_val_20" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:110]   --->   Operation 95 'bitcast' 'bitcast_ln110_13' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 96 [7/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %bitcast_ln110_12" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 96 'fadd' 'add_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 97 [7/7] (2.34ns)   --->   "%add_2_1 = fadd i32 %add_1_1, i32 %bitcast_ln110_13" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 97 'fadd' 'add_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.34>
ST_19 : Operation 98 [6/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %bitcast_ln110_12" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 98 'fadd' 'add_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 99 [6/7] (2.34ns)   --->   "%add_2_1 = fadd i32 %add_1_1, i32 %bitcast_ln110_13" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 99 'fadd' 'add_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.34>
ST_20 : Operation 100 [5/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %bitcast_ln110_12" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 100 'fadd' 'add_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 101 [5/7] (2.34ns)   --->   "%add_2_1 = fadd i32 %add_1_1, i32 %bitcast_ln110_13" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 101 'fadd' 'add_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.34>
ST_21 : Operation 102 [4/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %bitcast_ln110_12" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 102 'fadd' 'add_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 103 [4/7] (2.34ns)   --->   "%add_2_1 = fadd i32 %add_1_1, i32 %bitcast_ln110_13" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 103 'fadd' 'add_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.34>
ST_22 : Operation 104 [3/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %bitcast_ln110_12" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 104 'fadd' 'add_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 105 [3/7] (2.34ns)   --->   "%add_2_1 = fadd i32 %add_1_1, i32 %bitcast_ln110_13" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 105 'fadd' 'add_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.34>
ST_23 : Operation 106 [2/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %bitcast_ln110_12" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 106 'fadd' 'add_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 107 [2/7] (2.34ns)   --->   "%add_2_1 = fadd i32 %add_1_1, i32 %bitcast_ln110_13" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 107 'fadd' 'add_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.34>
ST_24 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln193 = store i9 0, i9 %k" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:193]   --->   Operation 41 'store' 'store_ln193' <Predicate = true> <Delay = 0.38>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%k_load = load i9 %k" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:194]   --->   Operation 108 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 109 [1/1] (0.59ns)   --->   "%icmp_ln194 = icmp_eq  i9 %k_load, i9 256" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:194]   --->   Operation 109 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 110 [1/1] (0.30ns)   --->   "%select_ln193 = select i1 %icmp_ln194, i9 0, i9 %k_load" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:193]   --->   Operation 110 'select' 'select_ln193' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 111 [1/1] (0.59ns)   --->   "%icmp_ln196 = icmp_eq  i9 %select_ln193, i9 0" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:196]   --->   Operation 111 'icmp' 'icmp_ln196' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 112 [1/7] (2.34ns)   --->   "%add_2 = fadd i32 %add_1, i32 %bitcast_ln110_12" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 112 'fadd' 'add_2' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 113 [1/7] (2.34ns)   --->   "%add_2_1 = fadd i32 %add_1_1, i32 %bitcast_ln110_13" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:209]   --->   Operation 113 'fadd' 'add_2_1' <Predicate = true> <Delay = 2.34> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 114 [1/1] (0.59ns)   --->   "%icmp_ln217 = icmp_eq  i9 %select_ln193, i9 255" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:217]   --->   Operation 114 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln217 = br i1 %icmp_ln217, void %for.inc48, void %if.then45" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:217]   --->   Operation 115 'br' 'br_ln217' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (0.71ns)   --->   "%k_2 = add i9 %select_ln193, i9 1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:194]   --->   Operation 116 'add' 'k_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 117 [1/1] (0.38ns)   --->   "%store_ln194 = store i9 %k_2, i9 %k" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:194]   --->   Operation 117 'store' 'store_ln194' <Predicate = true> <Delay = 0.38>

State 25 <SV = 24> <Delay = 2.31>
ST_25 : Operation 118 [1/1] (0.00ns)   --->   "%p_load13 = load i32 %empty" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:196]   --->   Operation 118 'load' 'p_load13' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_25 : Operation 119 [1/1] (0.22ns)   --->   "%select_ln196_1 = select i1 %icmp_ln196, i32 0, i32 %p_load13" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:196]   --->   Operation 119 'select' 'select_ln196_1' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 120 [5/5] (2.08ns)   --->   "%add1 = fadd i32 %select_ln196_1, i32 %add_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:214]   --->   Operation 120 'fadd' 'add1' <Predicate = true> <Delay = 2.08> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.31>
ST_26 : Operation 121 [1/1] (0.00ns)   --->   "%p_load = load i32 %empty_65" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:196]   --->   Operation 121 'load' 'p_load' <Predicate = (!icmp_ln196)> <Delay = 0.00>
ST_26 : Operation 122 [1/1] (0.22ns)   --->   "%select_ln196 = select i1 %icmp_ln196, i32 0, i32 %p_load" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:196]   --->   Operation 122 'select' 'select_ln196' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 123 [4/5] (2.08ns)   --->   "%add1 = fadd i32 %select_ln196_1, i32 %add_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:214]   --->   Operation 123 'fadd' 'add1' <Predicate = true> <Delay = 2.08> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 124 [5/5] (2.08ns)   --->   "%add40_1 = fadd i32 %select_ln196, i32 %add_2_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:214]   --->   Operation 124 'fadd' 'add40_1' <Predicate = true> <Delay = 2.08> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 2.08>
ST_27 : Operation 125 [3/5] (2.08ns)   --->   "%add1 = fadd i32 %select_ln196_1, i32 %add_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:214]   --->   Operation 125 'fadd' 'add1' <Predicate = true> <Delay = 2.08> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 126 [4/5] (2.08ns)   --->   "%add40_1 = fadd i32 %select_ln196, i32 %add_2_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:214]   --->   Operation 126 'fadd' 'add40_1' <Predicate = true> <Delay = 2.08> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln222 = ret" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:222]   --->   Operation 144 'ret' 'ret_ln222' <Predicate = (icmp_ln193)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 2.08>
ST_28 : Operation 127 [2/5] (2.08ns)   --->   "%add1 = fadd i32 %select_ln196_1, i32 %add_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:214]   --->   Operation 127 'fadd' 'add1' <Predicate = true> <Delay = 2.08> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 128 [3/5] (2.08ns)   --->   "%add40_1 = fadd i32 %select_ln196, i32 %add_2_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:214]   --->   Operation 128 'fadd' 'add40_1' <Predicate = true> <Delay = 2.08> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.08>
ST_29 : Operation 129 [1/5] (2.08ns)   --->   "%add1 = fadd i32 %select_ln196_1, i32 %add_2" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:214]   --->   Operation 129 'fadd' 'add1' <Predicate = true> <Delay = 2.08> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 130 [2/5] (2.08ns)   --->   "%add40_1 = fadd i32 %select_ln196, i32 %add_2_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:214]   --->   Operation 130 'fadd' 'add40_1' <Predicate = true> <Delay = 2.08> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln194 = store i32 %add1, i32 %empty" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:194]   --->   Operation 131 'store' 'store_ln194' <Predicate = true> <Delay = 0.00>

State 30 <SV = 29> <Delay = 2.08>
ST_30 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_193_1_VITIS_LOOP_194_2_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 133 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 133 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 134 [1/1] (0.00ns)   --->   "%specpipeline_ln195 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_26" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:195]   --->   Operation 134 'specpipeline' 'specpipeline_ln195' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:194]   --->   Operation 135 'specloopname' 'specloopname_ln194' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 136 [1/5] (2.08ns)   --->   "%add40_1 = fadd i32 %select_ln196, i32 %add_2_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:214]   --->   Operation 136 'fadd' 'add40_1' <Predicate = true> <Delay = 2.08> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 4> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln194 = store i32 %add40_1, i32 %empty_65" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:194]   --->   Operation 137 'store' 'store_ln194' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln194 = br void %for.body5" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:194]   --->   Operation 138 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>

State 31 <SV = 30> <Delay = 1.21>
ST_31 : Operation 139 [1/1] (0.00ns)   --->   "%l_val_V = bitcast i32 %add1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:132]   --->   Operation 139 'bitcast' 'l_val_V' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_31 : Operation 140 [1/1] (0.00ns)   --->   "%l_val_V_11 = bitcast i32 %add40_1" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/helpers/utils/types.hpp:132]   --->   Operation 140 'bitcast' 'l_val_V_11' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_31 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %l_val_V_11, i32 %l_val_V"   --->   Operation 141 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln217)> <Delay = 0.00>
ST_31 : Operation 142 [1/1] (1.21ns)   --->   "%write_ln218 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %l_sum_1, i64 %p_Result_s" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:218]   --->   Operation 142 'write' 'write_ln218' <Predicate = (icmp_ln217)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_31 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln219 = br void %for.inc48" [/mnt/shared/home/tz32/scalehls_vitis_test/src/Vitis_Libraries/blas/L1/include/hw/xf_blas/gemm/systolicArray.hpp:219]   --->   Operation 143 'br' 'br_ln219' <Predicate = (icmp_ln217)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ l_mul1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ l_sum_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                   (alloca           ) [ 01111111111111111111111110000000]
empty               (alloca           ) [ 01111111111111111111111111111100]
empty_65            (alloca           ) [ 01111111111111111111111111111110]
indvar_flatten      (alloca           ) [ 01000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000000000000]
store_ln193         (store            ) [ 00000000000000000000000000000000]
store_ln193         (store            ) [ 00000000000000000000000000000000]
br_ln193            (br               ) [ 00000000000000000000000000000000]
indvar_flatten_load (load             ) [ 00000000000000000000000000000000]
icmp_ln193          (icmp             ) [ 01111111111111111111111111110000]
add_ln193           (add              ) [ 00000000000000000000000000000000]
br_ln193            (br               ) [ 00000000000000000000000000000000]
store_ln194         (store            ) [ 00000000000000000000000000000000]
p_Val2_s            (read             ) [ 00000000000000000000000000000000]
l_val               (trunc            ) [ 00011000000000000000000000000000]
l_val_14            (partselect       ) [ 00011000000000000000000000000000]
p_Val2_6            (read             ) [ 00000000000000000000000000000000]
l_val_15            (trunc            ) [ 00001000000000000000000000000000]
l_val_16            (partselect       ) [ 00001000000000000000000000000000]
bitcast_ln110       (bitcast          ) [ 01111111111000000000000000000000]
bitcast_ln110_7     (bitcast          ) [ 01111111111000000000000000000000]
bitcast_ln110_8     (bitcast          ) [ 01111111111000000000000000000000]
bitcast_ln110_9     (bitcast          ) [ 01111111111000000000000000000000]
p_Val2_7            (read             ) [ 00000000000000000000000000000000]
l_val_17            (trunc            ) [ 01111111111100000000000000000000]
l_val_18            (partselect       ) [ 01111111111100000000000000000000]
p_Val2_8            (read             ) [ 00000000000000000000000000000000]
l_val_19            (trunc            ) [ 01111011111111111110000000000000]
l_val_20            (partselect       ) [ 01111011111111111110000000000000]
add                 (fadd             ) [ 01111000000111111100000000000000]
add_s               (fadd             ) [ 01111000000111111100000000000000]
bitcast_ln110_10    (bitcast          ) [ 01111000000011111100000000000000]
bitcast_ln110_11    (bitcast          ) [ 01111000000011111100000000000000]
add_1               (fadd             ) [ 01111000000000000011111110000000]
add_1_1             (fadd             ) [ 01111000000000000011111110000000]
bitcast_ln110_12    (bitcast          ) [ 01111000000000000001111110000000]
bitcast_ln110_13    (bitcast          ) [ 01111000000000000001111110000000]
k_load              (load             ) [ 00000000000000000000000000000000]
icmp_ln194          (icmp             ) [ 00000000000000000000000000000000]
select_ln193        (select           ) [ 00000000000000000000000000000000]
icmp_ln196          (icmp             ) [ 01100000000000000000000001100000]
add_2               (fadd             ) [ 01111000000000000000000001111100]
add_2_1             (fadd             ) [ 01111000000000000000000001111110]
icmp_ln217          (icmp             ) [ 01111000000000000000000001111111]
br_ln217            (br               ) [ 00000000000000000000000000000000]
k_2                 (add              ) [ 00000000000000000000000000000000]
store_ln194         (store            ) [ 00000000000000000000000000000000]
p_load13            (load             ) [ 00000000000000000000000000000000]
select_ln196_1      (select           ) [ 01111000000000000000000000111100]
p_load              (load             ) [ 00000000000000000000000000000000]
select_ln196        (select           ) [ 01111000000000000000000000011110]
add1                (fadd             ) [ 00110000000000000000000000000011]
store_ln194         (store            ) [ 00000000000000000000000000000000]
specloopname_ln0    (specloopname     ) [ 00000000000000000000000000000000]
empty_66            (speclooptripcount) [ 00000000000000000000000000000000]
specpipeline_ln195  (specpipeline     ) [ 00000000000000000000000000000000]
specloopname_ln194  (specloopname     ) [ 00000000000000000000000000000000]
add40_1             (fadd             ) [ 00010000000000000000000000000001]
store_ln194         (store            ) [ 00000000000000000000000000000000]
br_ln194            (br               ) [ 00000000000000000000000000000000]
l_val_V             (bitcast          ) [ 00000000000000000000000000000000]
l_val_V_11          (bitcast          ) [ 00000000000000000000000000000000]
p_Result_s          (bitconcatenate   ) [ 00000000000000000000000000000000]
write_ln218         (write            ) [ 00000000000000000000000000000000]
br_ln219            (br               ) [ 00000000000000000000000000000000]
ret_ln222           (ret              ) [ 00000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="l_mul1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_mul1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="l_sum_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_sum_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_193_1_VITIS_LOOP_194_2_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="k_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="9" slack="23"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="empty_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="empty_65_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_65/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="64" slack="0"/>
<pin id="76" dir="0" index="1" bw="64" slack="0"/>
<pin id="77" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/2 p_Val2_6/3 p_Val2_7/4 p_Val2_8/5 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln218_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="64" slack="0"/>
<pin id="83" dir="0" index="2" bw="64" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln218/31 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="32" slack="0"/>
<pin id="89" dir="0" index="1" bw="32" slack="0"/>
<pin id="90" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/4 add_1/11 add_2/18 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_s/4 add_1_1/11 add_2_1/18 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="1"/>
<pin id="98" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/25 add40_1/26 "/>
</bind>
</comp>

<comp id="99" class="1004" name="grp_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="64" slack="0"/>
<pin id="102" dir="0" index="2" bw="7" slack="0"/>
<pin id="103" dir="0" index="3" bw="7" slack="0"/>
<pin id="104" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="l_val_14/2 l_val_16/3 l_val_18/4 l_val_20/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln193_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="0"/>
<pin id="111" dir="0" index="1" bw="10" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln193_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="23"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln193/24 "/>
</bind>
</comp>

<comp id="119" class="1004" name="indvar_flatten_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln193_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="0"/>
<pin id="124" dir="0" index="1" bw="10" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln193/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="add_ln193_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="10" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln193/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln194_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="10" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="l_val_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="64" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l_val/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="l_val_15_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l_val_15/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="bitcast_ln110_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="2"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="bitcast_ln110_7_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="2"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_7/4 "/>
</bind>
</comp>

<comp id="155" class="1004" name="bitcast_ln110_8_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="1"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_8/4 "/>
</bind>
</comp>

<comp id="159" class="1004" name="bitcast_ln110_9_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_9/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="l_val_17_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l_val_17/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="l_val_19_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="64" slack="0"/>
<pin id="169" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="l_val_19/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="bitcast_ln110_10_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="7"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_10/11 "/>
</bind>
</comp>

<comp id="175" class="1004" name="bitcast_ln110_11_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="7"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_11/11 "/>
</bind>
</comp>

<comp id="179" class="1004" name="bitcast_ln110_12_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="13"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_12/18 "/>
</bind>
</comp>

<comp id="183" class="1004" name="bitcast_ln110_13_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="13"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_13/18 "/>
</bind>
</comp>

<comp id="187" class="1004" name="k_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="23"/>
<pin id="189" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/24 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln194_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="9" slack="0"/>
<pin id="192" dir="0" index="1" bw="9" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln194/24 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln193_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="9" slack="0"/>
<pin id="199" dir="0" index="2" bw="9" slack="0"/>
<pin id="200" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln193/24 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln196_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="0"/>
<pin id="206" dir="0" index="1" bw="9" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln196/24 "/>
</bind>
</comp>

<comp id="210" class="1004" name="icmp_ln217_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="9" slack="0"/>
<pin id="212" dir="0" index="1" bw="9" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln217/24 "/>
</bind>
</comp>

<comp id="216" class="1004" name="k_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="9" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/24 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln194_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="9" slack="0"/>
<pin id="224" dir="0" index="1" bw="9" slack="23"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/24 "/>
</bind>
</comp>

<comp id="227" class="1004" name="p_load13_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="24"/>
<pin id="229" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load13/25 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln196_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="0" index="2" bw="32" slack="0"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196_1/25 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="25"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/26 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln196_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="2"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="0" index="2" bw="32" slack="0"/>
<pin id="245" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln196/26 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln194_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="0" index="1" bw="32" slack="28"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/29 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln194_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="29"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln194/30 "/>
</bind>
</comp>

<comp id="259" class="1004" name="l_val_V_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="2"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="l_val_V/31 "/>
</bind>
</comp>

<comp id="262" class="1004" name="l_val_V_11_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="l_val_V_11/31 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_Result_s_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="64" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/31 "/>
</bind>
</comp>

<comp id="274" class="1005" name="k_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="23"/>
<pin id="276" dir="1" index="1" bw="9" slack="23"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="281" class="1005" name="empty_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="24"/>
<pin id="283" dir="1" index="1" bw="32" slack="24"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="287" class="1005" name="empty_65_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="25"/>
<pin id="289" dir="1" index="1" bw="32" slack="25"/>
</pin_list>
<bind>
<opset="empty_65 "/>
</bind>
</comp>

<comp id="293" class="1005" name="indvar_flatten_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="10" slack="0"/>
<pin id="295" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="300" class="1005" name="icmp_ln193_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln193 "/>
</bind>
</comp>

<comp id="304" class="1005" name="l_val_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2"/>
<pin id="306" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="l_val "/>
</bind>
</comp>

<comp id="309" class="1005" name="l_val_14_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="2"/>
<pin id="311" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="l_val_14 "/>
</bind>
</comp>

<comp id="314" class="1005" name="l_val_15_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_val_15 "/>
</bind>
</comp>

<comp id="319" class="1005" name="l_val_16_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_val_16 "/>
</bind>
</comp>

<comp id="324" class="1005" name="bitcast_ln110_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110 "/>
</bind>
</comp>

<comp id="329" class="1005" name="bitcast_ln110_7_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110_7 "/>
</bind>
</comp>

<comp id="334" class="1005" name="bitcast_ln110_8_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110_8 "/>
</bind>
</comp>

<comp id="339" class="1005" name="bitcast_ln110_9_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110_9 "/>
</bind>
</comp>

<comp id="344" class="1005" name="l_val_17_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="7"/>
<pin id="346" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="l_val_17 "/>
</bind>
</comp>

<comp id="349" class="1005" name="l_val_18_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="7"/>
<pin id="351" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="l_val_18 "/>
</bind>
</comp>

<comp id="354" class="1005" name="l_val_19_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="13"/>
<pin id="356" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="l_val_19 "/>
</bind>
</comp>

<comp id="359" class="1005" name="l_val_20_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="13"/>
<pin id="361" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="l_val_20 "/>
</bind>
</comp>

<comp id="364" class="1005" name="add_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="369" class="1005" name="add_s_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_s "/>
</bind>
</comp>

<comp id="374" class="1005" name="bitcast_ln110_10_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110_10 "/>
</bind>
</comp>

<comp id="379" class="1005" name="bitcast_ln110_11_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110_11 "/>
</bind>
</comp>

<comp id="384" class="1005" name="add_1_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_1 "/>
</bind>
</comp>

<comp id="389" class="1005" name="add_1_1_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="1"/>
<pin id="391" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_1_1 "/>
</bind>
</comp>

<comp id="394" class="1005" name="bitcast_ln110_12_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="32" slack="1"/>
<pin id="396" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110_12 "/>
</bind>
</comp>

<comp id="399" class="1005" name="bitcast_ln110_13_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110_13 "/>
</bind>
</comp>

<comp id="404" class="1005" name="icmp_ln196_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln196 "/>
</bind>
</comp>

<comp id="410" class="1005" name="add_2_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_2 "/>
</bind>
</comp>

<comp id="415" class="1005" name="add_2_1_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="2"/>
<pin id="417" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_2_1 "/>
</bind>
</comp>

<comp id="420" class="1005" name="icmp_ln217_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="7"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln217 "/>
</bind>
</comp>

<comp id="424" class="1005" name="select_ln196_1_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="1"/>
<pin id="426" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln196_1 "/>
</bind>
</comp>

<comp id="429" class="1005" name="select_ln196_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln196 "/>
</bind>
</comp>

<comp id="434" class="1005" name="add1_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="2"/>
<pin id="436" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="439" class="1005" name="add40_1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add40_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="24" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="56" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="106"><net_src comp="74" pin="2"/><net_sink comp="99" pin=1"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="99" pin=3"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="119" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="119" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="74" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="74" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="147" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="154"><net_src comp="151" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="158"><net_src comp="155" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="162"><net_src comp="159" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="166"><net_src comp="74" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="74" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="178"><net_src comp="175" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="182"><net_src comp="179" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="187" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="196" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="196" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="36" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="236"><net_src comp="227" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="246"><net_src comp="38" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="238" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="253"><net_src comp="95" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="95" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="270"><net_src comp="54" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="262" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="259" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="273"><net_src comp="265" pin="3"/><net_sink comp="80" pin=2"/></net>

<net id="277"><net_src comp="58" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="280"><net_src comp="274" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="284"><net_src comp="62" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="290"><net_src comp="66" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="296"><net_src comp="70" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="303"><net_src comp="122" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="139" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="312"><net_src comp="99" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="317"><net_src comp="143" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="322"><net_src comp="99" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="327"><net_src comp="147" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="332"><net_src comp="151" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="337"><net_src comp="155" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="342"><net_src comp="159" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="347"><net_src comp="163" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="352"><net_src comp="99" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="357"><net_src comp="167" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="362"><net_src comp="99" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="367"><net_src comp="87" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="372"><net_src comp="91" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="377"><net_src comp="171" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="382"><net_src comp="175" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="387"><net_src comp="87" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="392"><net_src comp="91" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="397"><net_src comp="179" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="87" pin=1"/></net>

<net id="402"><net_src comp="183" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="407"><net_src comp="204" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="413"><net_src comp="87" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="418"><net_src comp="91" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="423"><net_src comp="210" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="230" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="432"><net_src comp="241" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="437"><net_src comp="95" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="442"><net_src comp="95" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="262" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: l_sum_1 | {31 }
 - Input state : 
	Port: adds.3 : l_mul1 | {2 3 4 5 }
	Port: adds.3 : l_sum_1 | {}
  - Chain level:
	State 1
		store_ln193 : 1
		indvar_flatten_load : 1
		icmp_ln193 : 2
		add_ln193 : 2
		br_ln193 : 3
		store_ln194 : 3
	State 2
	State 3
	State 4
		add : 1
		add_s : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		add_1 : 1
		add_1_1 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
		add_2 : 1
		add_2_1 : 1
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		icmp_ln194 : 1
		select_ln193 : 2
		icmp_ln196 : 3
		icmp_ln217 : 3
		br_ln217 : 4
		k_2 : 3
		store_ln194 : 4
	State 25
		select_ln196_1 : 1
		add1 : 2
	State 26
		select_ln196 : 1
		add40_1 : 2
	State 27
	State 28
	State 29
		store_ln194 : 1
	State 30
		store_ln194 : 1
	State 31
		p_Result_s : 1
		write_ln218 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_87        |    2    |   318   |   198   |
|   fadd   |        grp_fu_91        |    2    |   318   |   198   |
|          |        grp_fu_95        |    0    |   243   |   338   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln193_fu_196   |    0    |    0    |    9    |
|  select  |  select_ln196_1_fu_230  |    0    |    0    |    32   |
|          |   select_ln196_fu_241   |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln193_fu_122    |    0    |    0    |    11   |
|   icmp   |    icmp_ln194_fu_190    |    0    |    0    |    11   |
|          |    icmp_ln196_fu_204    |    0    |    0    |    11   |
|          |    icmp_ln217_fu_210    |    0    |    0    |    11   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln193_fu_128    |    0    |    0    |    17   |
|          |        k_2_fu_216       |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|   read   |      grp_read_fu_74     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln218_write_fu_80 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|        grp_fu_99        |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       l_val_fu_139      |    0    |    0    |    0    |
|   trunc  |     l_val_15_fu_143     |    0    |    0    |    0    |
|          |     l_val_17_fu_163     |    0    |    0    |    0    |
|          |     l_val_19_fu_167     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|    p_Result_s_fu_265    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |   879   |   884   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      add1_reg_434      |   32   |
|     add40_1_reg_439    |   32   |
|     add_1_1_reg_389    |   32   |
|      add_1_reg_384     |   32   |
|     add_2_1_reg_415    |   32   |
|      add_2_reg_410     |   32   |
|       add_reg_364      |   32   |
|      add_s_reg_369     |   32   |
|bitcast_ln110_10_reg_374|   32   |
|bitcast_ln110_11_reg_379|   32   |
|bitcast_ln110_12_reg_394|   32   |
|bitcast_ln110_13_reg_399|   32   |
| bitcast_ln110_7_reg_329|   32   |
| bitcast_ln110_8_reg_334|   32   |
| bitcast_ln110_9_reg_339|   32   |
|  bitcast_ln110_reg_324 |   32   |
|    empty_65_reg_287    |   32   |
|      empty_reg_281     |   32   |
|   icmp_ln193_reg_300   |    1   |
|   icmp_ln196_reg_404   |    1   |
|   icmp_ln217_reg_420   |    1   |
| indvar_flatten_reg_293 |   10   |
|        k_reg_274       |    9   |
|    l_val_14_reg_309    |   32   |
|    l_val_15_reg_314    |   32   |
|    l_val_16_reg_319    |   32   |
|    l_val_17_reg_344    |   32   |
|    l_val_18_reg_349    |   32   |
|    l_val_19_reg_354    |   32   |
|    l_val_20_reg_359    |   32   |
|      l_val_reg_304     |   32   |
| select_ln196_1_reg_424 |   32   |
|  select_ln196_reg_429  |   32   |
+------------------------+--------+
|          Total         |   918  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_87 |  p0  |   4  |  32  |   128  ||    20   |
| grp_fu_87 |  p1  |   6  |  32  |   192  ||    31   |
| grp_fu_91 |  p0  |   4  |  32  |   128  ||    20   |
| grp_fu_91 |  p1  |   6  |  32  |   192  ||    31   |
| grp_fu_95 |  p0  |   4  |  32  |   128  ||    20   |
| grp_fu_95 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   832  ||  2.782  ||   131   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   879  |   884  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   131  |
|  Register |    -   |    -   |   918  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    2   |  1797  |  1015  |
+-----------+--------+--------+--------+--------+
