0.7
2020.2
Oct 14 2022
05:07:14
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.sim/sim_1/behav/xsim/glbl.v,1709188016,verilog,,,,glbl,,uvm,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sim_1/new/top_tb.sv,1709188636,systemVerilog,,,,top_tb,,uvm,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/Branch_comp.v,1709189897,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/DMEM.v,,Branch_comp,,uvm,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/DMEM.v,1709191996,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/PC_final.v,,DMEM,,uvm,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/PC_final.v,1709189959,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/RegFile.v,,PC_final,,uvm,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/RegFile.v,1709203892,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/adder.v,,RegFile,,uvm,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/adder.v,1709188016,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/controller.v,,adder,,uvm,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/controller.v,1709199933,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/im_gen.v,,controller,,uvm,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/im_gen.v,1709189922,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/instructionMemory.v,,im_gen,,uvm,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/instructionMemory.v,1709198720,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/main_ALU.v,,InstructionMemory,,uvm,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/main_ALU.v,1709189934,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/mux.v,,main_ALU,,uvm,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/mux.v,1709189948,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/mux4_1.v,,mux,,uvm,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/mux4_1.v,1709189953,verilog,,/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/top.v,,mux4_1,,uvm,,,,,,
/home/subi/codes/vscode/vivado/riscV/RISC_V_single_clock_Micro_programmed_processor/riscV implementation/DSD.srcs/sources_1/new/top.v,1709200627,verilog,,,,top,,uvm,,,,,,
