================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Tue May 27 00:55:22 +0800 2025
    * Version:         2024.2 (Build 5238294 on Nov  8 2024)
    * Project:         hls_test
    * Solution:        hls (Vitis Kernel Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  3.333 ns
    * C-Synthesis target clock:    3.333 ns
    * C-Synthesis uncertainty:     0.4 ns

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       auto

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              74
FF:               50
DSP:              0
BRAM:             0
URAM:             0
SRL:              0


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 3.333       |
| Post-Synthesis | 0.979       |
| Post-Route     | 1.349       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+----------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                       | LUT | FF | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+----------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                       | 74  | 50 |     |      |      |     |        |      |         |          |        |
|   (inst)                   | 34  | 21 |     |      |      |     |        |      |         |          |        |
|   control_s_axi_U          | 29  | 28 |     |      |      |     |        |      |         |          |        |
|   flow_control_loop_pipe_U | 11  | 1  |     |      |      |     |        |      |         |          |        |
+----------------------------+-----+----+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.01%  | OK     |
| FD                                                        | 50%       | 0.01%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.00%  | OK     |
| CARRY8                                                    | 25%       | 0.01%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.00%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 8      | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 1.58   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+--------------------------------------------+---------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                             | ENDPOINT PIN                          | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                            |                                       |              |            |                |          DELAY |        DELAY |
+-------+-------+--------------------------------------------+---------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 1.984 | control_s_axi_U/FSM_onehot_rstate_reg[1]/C | control_s_axi_U/rdata_reg[1]/CE       |            1 |          7 |          1.244 |          0.226 |        1.018 |
| Path2 | 2.056 | ap_rst_n_inv_reg/C                         | control_s_axi_U/int_ap_continue_reg/R |            0 |         22 |          1.161 |          0.081 |        1.080 |
| Path3 | 2.056 | ap_rst_n_inv_reg/C                         | control_s_axi_U/int_isr_reg[0]/R      |            0 |         22 |          1.161 |          0.081 |        1.080 |
| Path4 | 2.056 | ap_rst_n_inv_reg/C                         | control_s_axi_U/int_isr_reg[1]/R      |            0 |         22 |          1.161 |          0.081 |        1.080 |
| Path5 | 2.059 | ap_rst_n_inv_reg/C                         | control_s_axi_U/int_ap_start_reg/R    |            0 |         22 |          1.158 |          0.081 |        1.077 |
+-------+-------+--------------------------------------------+---------------------------------------+--------------+------------+----------------+----------------+--------------+

    +------------------------------------------+-------------------+
    | Path1 Cells                              | Primitive Type    |
    +------------------------------------------+-------------------+
    | control_s_axi_U/FSM_onehot_rstate_reg[1] | REGISTER.SDR.FDRE |
    | control_s_axi_U/rdata[9]_i_2             | CLB.LUT.LUT2      |
    | control_s_axi_U/rdata_reg[1]             | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_ap_continue_reg      | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_isr_reg[0]           | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_isr_reg[1]           | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_ap_start_reg         | REGISTER.SDR.FDRE |
    +------------------------------------------+-------------------+

    +------------------------------------------+-------------------+
    | Path2 Cells                              | Primitive Type    |
    +------------------------------------------+-------------------+
    | control_s_axi_U/FSM_onehot_rstate_reg[1] | REGISTER.SDR.FDRE |
    | control_s_axi_U/rdata[9]_i_2             | CLB.LUT.LUT2      |
    | control_s_axi_U/rdata_reg[1]             | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_ap_continue_reg      | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_isr_reg[0]           | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_isr_reg[1]           | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_ap_start_reg         | REGISTER.SDR.FDRE |
    +------------------------------------------+-------------------+

    +------------------------------------------+-------------------+
    | Path3 Cells                              | Primitive Type    |
    +------------------------------------------+-------------------+
    | control_s_axi_U/FSM_onehot_rstate_reg[1] | REGISTER.SDR.FDRE |
    | control_s_axi_U/rdata[9]_i_2             | CLB.LUT.LUT2      |
    | control_s_axi_U/rdata_reg[1]             | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_ap_continue_reg      | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_isr_reg[0]           | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_isr_reg[1]           | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_ap_start_reg         | REGISTER.SDR.FDRE |
    +------------------------------------------+-------------------+

    +------------------------------------------+-------------------+
    | Path4 Cells                              | Primitive Type    |
    +------------------------------------------+-------------------+
    | control_s_axi_U/FSM_onehot_rstate_reg[1] | REGISTER.SDR.FDRE |
    | control_s_axi_U/rdata[9]_i_2             | CLB.LUT.LUT2      |
    | control_s_axi_U/rdata_reg[1]             | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_ap_continue_reg      | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_isr_reg[0]           | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_isr_reg[1]           | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_ap_start_reg         | REGISTER.SDR.FDRE |
    +------------------------------------------+-------------------+

    +------------------------------------------+-------------------+
    | Path5 Cells                              | Primitive Type    |
    +------------------------------------------+-------------------+
    | control_s_axi_U/FSM_onehot_rstate_reg[1] | REGISTER.SDR.FDRE |
    | control_s_axi_U/rdata[9]_i_2             | CLB.LUT.LUT2      |
    | control_s_axi_U/rdata_reg[1]             | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_ap_continue_reg      | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_isr_reg[0]           | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_isr_reg[1]           | REGISTER.SDR.FDRE |
    | ap_rst_n_inv_reg                         | REGISTER.SDR.FDRE |
    | control_s_axi_U/int_ap_start_reg         | REGISTER.SDR.FDRE |
    +------------------------------------------+-------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------+
| Report Type              | Report Location                                                |
+--------------------------+----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/matadd_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/matadd_failfast_routed.rpt                 |
| power                    | impl/verilog/report/matadd_power_routed.rpt                    |
| status                   | impl/verilog/report/matadd_status_routed.rpt                   |
| timing                   | impl/verilog/report/matadd_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/matadd_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/matadd_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/matadd_utilization_hierarchical_routed.rpt |
+--------------------------+----------------------------------------------------------------+


