{
  "title": "GitHub Systemverilog Languages Daily Trending",
  "description": "Daily Trending of Systemverilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Mon, 29 Dec 2025 07:23:25 GMT",
  "items": [
    {
      "title": "openhwgroup/cvw",
      "url": "https://github.com/openhwgroup/cvw",
      "description": "CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "455",
      "forks": "340",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/74973295?s=40&v=4",
          "name": "davidharrishmc",
          "url": "https://github.com/davidharrishmc"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/568353?s=40&v=4",
          "name": "rosethompson",
          "url": "https://github.com/rosethompson"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/25440394?s=40&v=4",
          "name": "jordancarlin",
          "url": "https://github.com/jordancarlin"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/51968757?s=40&v=4",
          "name": "BBracker",
          "url": "https://github.com/BBracker"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/76259960?s=40&v=4",
          "name": "kparry4",
          "url": "https://github.com/kparry4"
        }
      ]
    },
    {
      "title": "aws/aws-fpga",
      "url": "https://github.com/aws/aws-fpga",
      "description": "Official repository of the AWS EC2 FPGA Hardware and Software Development Kit",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,623",
      "forks": "534",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/23247657?s=40&v=4",
          "name": "kristopk",
          "url": "https://github.com/kristopk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/23247716?s=40&v=4",
          "name": "deeppat",
          "url": "https://github.com/deeppat"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/23534756?s=40&v=4",
          "name": "AWSGH",
          "url": "https://github.com/AWSGH"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/174385813?s=40&v=4",
          "name": "mjthimm",
          "url": "https://github.com/mjthimm"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/82236989?s=40&v=4",
          "name": "kyyalama2",
          "url": "https://github.com/kyyalama2"
        }
      ]
    },
    {
      "title": "fpgasystems/Coyote",
      "url": "https://github.com/fpgasystems/Coyote",
      "description": "Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous platforms.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "317",
      "forks": "91",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/59868635?s=40&v=4",
          "name": "bo3z",
          "url": "https://github.com/bo3z"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3090315?s=40&v=4",
          "name": "JonasDann",
          "url": "https://github.com/JonasDann"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/70374352?s=40&v=4",
          "name": "d-kor",
          "url": "https://github.com/d-kor"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/119745617?s=40&v=4",
          "name": "maximilianheer",
          "url": "https://github.com/maximilianheer"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/16717416?s=40&v=4",
          "name": "LuhaoLiu",
          "url": "https://github.com/LuhaoLiu"
        }
      ]
    },
    {
      "title": "chipsalliance/i3c-core",
      "url": "https://github.com/chipsalliance/i3c-core",
      "description": "",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "39",
      "forks": "16",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/3785621?s=40&v=4",
          "name": "kgugala",
          "url": "https://github.com/kgugala"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/47315577?s=40&v=4",
          "name": "mkurc-ant",
          "url": "https://github.com/mkurc-ant"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/58303687?s=40&v=4",
          "name": "wkkuna",
          "url": "https://github.com/wkkuna"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/39563896?s=40&v=4",
          "name": "robertszczepanski",
          "url": "https://github.com/robertszczepanski"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/120088471?s=40&v=4",
          "name": "mczyz-antmicro",
          "url": "https://github.com/mczyz-antmicro"
        }
      ]
    },
    {
      "title": "verilator/verilator",
      "url": "https://github.com/verilator/verilator",
      "description": "Verilator open-source SystemVerilog simulator and lint system",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "3,264",
      "forks": "731",
      "addStars": "4",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/1180685?s=40&v=4",
          "name": "wsnyder",
          "url": "https://github.com/wsnyder"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/16000351?s=40&v=4",
          "name": "gezalore",
          "url": "https://github.com/gezalore"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/26442738?s=40&v=4",
          "name": "RRozak",
          "url": "https://github.com/RRozak"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6840496?s=40&v=4",
          "name": "toddstrader",
          "url": "https://github.com/toddstrader"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/9216518?s=40&v=4",
          "name": "kbieganski",
          "url": "https://github.com/kbieganski"
        }
      ]
    },
    {
      "title": "chipsalliance/caliptra-rtl",
      "url": "https://github.com/chipsalliance/caliptra-rtl",
      "description": "HW Design Collateral for Caliptra RoT IP",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "124",
      "forks": "70",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/11879229?s=40&v=4",
          "name": "calebofearth",
          "url": "https://github.com/calebofearth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/108370498?s=40&v=4",
          "name": "Nitsirks",
          "url": "https://github.com/Nitsirks"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/102058313?s=40&v=4",
          "name": "mojtaba-bisheh",
          "url": "https://github.com/mojtaba-bisheh"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/125604693?s=40&v=4",
          "name": "upadhyayulakiran",
          "url": "https://github.com/upadhyayulakiran"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/107714838?s=40&v=4",
          "name": "anjpar",
          "url": "https://github.com/anjpar"
        }
      ]
    },
    {
      "title": "chipsalliance/caliptra-ss",
      "url": "https://github.com/chipsalliance/caliptra-ss",
      "description": "HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "35",
      "forks": "31",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/11879229?s=40&v=4",
          "name": "calebofearth",
          "url": "https://github.com/calebofearth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/63821295?s=40&v=4",
          "name": "ekarabu",
          "url": "https://github.com/ekarabu"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7507042?s=40&v=4",
          "name": "clayton8",
          "url": "https://github.com/clayton8"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/142342517?s=40&v=4",
          "name": "nileshbpat",
          "url": "https://github.com/nileshbpat"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/178779597?s=40&v=4",
          "name": "andrea-caforio",
          "url": "https://github.com/andrea-caforio"
        }
      ]
    },
    {
      "title": "pulp-platform/common_cells",
      "url": "https://github.com/pulp-platform/common_cells",
      "description": "Common SystemVerilog components",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "691",
      "forks": "188",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/199415?s=40&v=4",
          "name": "zarubaf",
          "url": "https://github.com/zarubaf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3583291?s=40&v=4",
          "name": "andreaskurth",
          "url": "https://github.com/andreaskurth"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6498078?s=40&v=4",
          "name": "niwis",
          "url": "https://github.com/niwis"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33124232?s=40&v=4",
          "name": "stmach",
          "url": "https://github.com/stmach"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/7882682?s=40&v=4",
          "name": "FrancescoConti",
          "url": "https://github.com/FrancescoConti"
        }
      ]
    },
    {
      "title": "lowRISC/ibex",
      "url": "https://github.com/lowRISC/ibex",
      "description": "Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "1,718",
      "forks": "676",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/471032?s=40&v=4",
          "name": "GregAC",
          "url": "https://github.com/GregAC"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1159506?s=40&v=4",
          "name": "Atokulus",
          "url": "https://github.com/Atokulus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2758621?s=40&v=4",
          "name": "atraber",
          "url": "https://github.com/atraber"
        }
      ]
    },
    {
      "title": "lowRISC/opentitan",
      "url": "https://github.com/lowRISC/opentitan",
      "description": "OpenTitan: Open source silicon root of trust",
      "language": "SystemVerilog",
      "languageColor": "#DAE1C2",
      "stars": "3,070",
      "forks": "928",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/104845?s=40&v=4",
          "name": "rswarbrick",
          "url": "https://github.com/rswarbrick"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/41358501?s=40&v=4",
          "name": "msfschaffner",
          "url": "https://github.com/msfschaffner"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/11466553?s=40&v=4",
          "name": "cindychip",
          "url": "https://github.com/cindychip"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5633066?s=40&v=4",
          "name": "timothytrippel",
          "url": "https://github.com/timothytrippel"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/20307557?s=40&v=4",
          "name": "vogelpi",
          "url": "https://github.com/vogelpi"
        }
      ]
    }
  ]
}