[2025-09-17 02:50:27] START suite=qualcomm_srv trace=srv678_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv678_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2582604 heartbeat IPC: 3.872 cumulative IPC: 3.872 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5002345 heartbeat IPC: 4.133 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5002345 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5002345 cumulative IPC: 3.998 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 13281741 heartbeat IPC: 1.208 cumulative IPC: 1.208 (Simulation time: 00 hr 02 min 17 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 21533100 heartbeat IPC: 1.212 cumulative IPC: 1.21 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 29836445 heartbeat IPC: 1.204 cumulative IPC: 1.208 (Simulation time: 00 hr 04 min 29 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 38056680 heartbeat IPC: 1.217 cumulative IPC: 1.21 (Simulation time: 00 hr 05 min 31 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 46397454 heartbeat IPC: 1.199 cumulative IPC: 1.208 (Simulation time: 00 hr 06 min 34 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 54803807 heartbeat IPC: 1.19 cumulative IPC: 1.205 (Simulation time: 00 hr 07 min 40 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv678_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 63067834 heartbeat IPC: 1.21 cumulative IPC: 1.206 (Simulation time: 00 hr 08 min 47 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 71286294 heartbeat IPC: 1.217 cumulative IPC: 1.207 (Simulation time: 00 hr 09 min 53 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 79663436 heartbeat IPC: 1.194 cumulative IPC: 1.205 (Simulation time: 00 hr 11 min 01 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 83079059 cumulative IPC: 1.204 (Simulation time: 00 hr 12 min 10 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 83079059 cumulative IPC: 1.204 (Simulation time: 00 hr 12 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv678_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.204 instructions: 100000003 cycles: 83079059
CPU 0 Branch Prediction Accuracy: 92.6% MPKI: 13.13 Average ROB Occupancy at Mispredict: 31.45
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08624
BRANCH_INDIRECT: 0.3709
BRANCH_CONDITIONAL: 11.34
BRANCH_DIRECT_CALL: 0.4088
BRANCH_INDIRECT_CALL: 0.5444
BRANCH_RETURN: 0.3826


====Backend Stall Breakdown====
ROB_STALL: 2002
LQ_STALL: 0
SQ_STALL: 42216


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 365
REPLAY_LOAD: 123
NON_REPLAY_LOAD: 18.321428

== Total ==
ADDR_TRANS: 730
REPLAY_LOAD: 246
NON_REPLAY_LOAD: 1026

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 56

cpu0->cpu0_STLB TOTAL        ACCESS:    2123905 HIT:    2123220 MISS:        685 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2123905 HIT:    2123220 MISS:        685 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 150.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9462392 HIT:    8694464 MISS:     767928 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7728444 HIT:    7036503 MISS:     691941 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     582597 HIT:     521824 MISS:      60773 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1150107 HIT:    1135635 MISS:      14472 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1244 HIT:        502 MISS:        742 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.96 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15838783 HIT:    7741250 MISS:    8097533 MSHR_MERGE:    2004239
cpu0->cpu0_L1I LOAD         ACCESS:   15838783 HIT:    7741250 MISS:    8097533 MSHR_MERGE:    2004239
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.68 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30581075 HIT:   26677750 MISS:    3903325 MSHR_MERGE:    1684331
cpu0->cpu0_L1D LOAD         ACCESS:   16694166 HIT:   14566582 MISS:    2127584 MSHR_MERGE:     492434
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13885514 HIT:   12111043 MISS:    1774471 MSHR_MERGE:    1191871
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1395 HIT:        125 MISS:       1270 MSHR_MERGE:         26
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 16.22 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12968714 HIT:   10708193 MISS:    2260521 MSHR_MERGE:    1130802
cpu0->cpu0_ITLB LOAD         ACCESS:   12968714 HIT:   10708193 MISS:    2260521 MSHR_MERGE:    1130802
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.025 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29069420 HIT:   27751822 MISS:    1317598 MSHR_MERGE:     323412
cpu0->cpu0_DTLB LOAD         ACCESS:   29069420 HIT:   27751822 MISS:    1317598 MSHR_MERGE:     323412
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.09 cycles
cpu0->LLC TOTAL        ACCESS:     889179 HIT:     878945 MISS:      10234 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     691940 HIT:     682071 MISS:       9869 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      60773 HIT:      60712 MISS:         61 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     135724 HIT:     135720 MISS:          4 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        742 HIT:        442 MISS:        300 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         77
  ROW_BUFFER_MISS:      10153
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:         22
  FULL:          0
Channel 0 REFRESHES ISSUED:       6924

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       535558       524142        71185          681
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           31           81           25
  STLB miss resolved @ L2C                0           61          215          306           29
  STLB miss resolved @ LLC                0           13          162          298           52
  STLB miss resolved @ MEM                0            0           73          129          135

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             193204        45281      1555289       105086           43
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            4            5           15
  STLB miss resolved @ L2C                0            0            0            2            0
  STLB miss resolved @ LLC                0            4           14           14           11
  STLB miss resolved @ MEM                0            0            7           20           48
[2025-09-17 03:02:38] END   suite=qualcomm_srv trace=srv678_ap (rc=0)
