

================================================================
== Vivado HLS Report for 'attention'
================================================================
* Date:           Sat Dec  7 00:53:12 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  38557954|  38557954| 0.386 sec | 0.386 sec |  38557954|  38557954|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |grp_rms_norm_1536_s_fu_293       |rms_norm_1536_s       |    20039|    20039|  0.200 ms |  0.200 ms |    20039|    20039|   none  |
        |grp_softmax_1_16_6_s_fu_302      |softmax_1_16_6_s      |     7729|     7729| 77.290 us | 77.290 us |     7729|     7729|   none  |
        |grp_quantize_activation_fu_319   |quantize_activation   |    13119|    13119|  0.131 ms |  0.131 ms |    13119|    13119|   none  |
        |grp_linear_forward_no_mu_fu_326  |linear_forward_no_mu  |  9584641|  9584641| 95.846 ms | 95.846 ms |  9584641|  9584641|   none  |
        |grp_apply_rotary_pos_emb_fu_344  |apply_rotary_pos_emb  |     8514|     8514| 85.140 us | 85.140 us |     8514|     8514|   none  |
        |grp_GEMM_3D_float_fu_356         |GEMM_3D_float         |    46305|    46305|  0.463 ms |  0.463 ms |    46305|    46305|   none  |
        |grp_GEMM_3D_float_1_fu_363       |GEMM_3D_float_1       |    49185|    49185|  0.492 ms |  0.492 ms |    49185|    49185|   none  |
        |grp_cache_update_fu_370          |cache_update          |    18657|    18657|  0.187 ms |  0.187 ms |    18657|    18657|   none  |
        |grp_transpose_last_two_d_fu_379  |transpose_last_two_d  |    18657|    18657|  0.187 ms |  0.187 ms |    18657|    18657|   none  |
        |grp_reshape_2D_to_3D_fu_385      |reshape_2D_to_3D      |     3105|     3105| 31.050 us | 31.050 us |     3105|     3105|   none  |
        |grp_init_2d_mem_fu_391           |init_2d_mem           |     1537|     1537| 15.370 us | 15.370 us |     1537|     1537|   none  |
        |grp_init_2d_mem_fu_397           |init_2d_mem           |     1537|     1537| 15.370 us | 15.370 us |     1537|     1537|   none  |
        |grp_init_2d_mem_fu_403           |init_2d_mem           |     1537|     1537| 15.370 us | 15.370 us |     1537|     1537|   none  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SF_LOOP_1        |      896|      896|        56|          -|          -|    16|    no    |
        | + SF_LOOP_3       |       54|       54|         9|          -|          -|     6|    no    |
        |- ATTN_2D_LOOP_2   |     3104|     3104|       194|          -|          -|    16|    no    |
        | + ATTN_2D_LOOP_3  |      192|      192|         2|          -|          -|    96|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    429|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       23|     92|   11208|  15889|    0|
|Memory           |     2264|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   1413|    -|
|Register         |        -|      -|     396|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |     2287|     92|   11604|  17731|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |      816|     41|      10|     33|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |grp_GEMM_3D_float_fu_356         |GEMM_3D_float         |        0|      5|   265|   341|    0|
    |grp_GEMM_3D_float_1_fu_363       |GEMM_3D_float_1       |        0|      5|   269|   328|    0|
    |grp_apply_rotary_pos_emb_fu_344  |apply_rotary_pos_emb  |       12|     12|   688|   695|    0|
    |grp_cache_update_fu_370          |cache_update          |        0|      0|    94|   343|    0|
    |dut_mul_60ns_58s_Mgi_U58         |dut_mul_60ns_58s_Mgi  |        0|     12|   471|   320|    0|
    |grp_init_2d_mem_fu_391           |init_2d_mem           |        0|      0|    13|    50|    0|
    |grp_init_2d_mem_fu_397           |init_2d_mem           |        0|      0|    13|    50|    0|
    |grp_init_2d_mem_fu_403           |init_2d_mem           |        0|      0|    13|    50|    0|
    |grp_linear_forward_no_mu_fu_326  |linear_forward_no_mu  |        0|      4|  1087|  1215|    0|
    |grp_quantize_activation_fu_319   |quantize_activation   |        0|      5|  1034|  1263|    0|
    |grp_reshape_2D_to_3D_fu_385      |reshape_2D_to_3D      |        0|      0|    54|   145|    0|
    |grp_rms_norm_1536_s_fu_293       |rms_norm_1536_s       |        0|     24|  4298|  8515|    0|
    |grp_softmax_1_16_6_s_fu_302      |softmax_1_16_6_s      |       11|     25|  2828|  2304|    0|
    |grp_transpose_last_two_d_fu_379  |transpose_last_two_d  |        0|      0|    81|   270|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+
    |Total                            |                      |       23|     92| 11208| 15889|    0|
    +---------------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+--------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM|  Words | Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+--------+-----+------+-------------+
    |q_proj_re_0_V_U         |apply_rotary_pos_hbi  |        5|  0|   0|    0|    1536|   38|     1|        58368|
    |k_proj_re_0_V_U         |apply_rotary_pos_hbi  |        5|  0|   0|    0|    1536|   38|     1|        58368|
    |v_proj_re_0_V_U         |apply_rotary_pos_hbi  |        5|  0|   0|    0|    1536|   38|     1|        58368|
    |v_proj_0_V_U            |apply_rotary_pos_hbi  |        5|  0|   0|    0|    1536|   38|     1|        58368|
    |q_embed_0_V_U           |apply_rotary_pos_hbi  |        5|  0|   0|    0|    1536|   38|     1|        58368|
    |k_embed_0_V_U           |apply_rotary_pos_hbi  |        5|  0|   0|    0|    1536|   38|     1|        58368|
    |attn_output_0_U         |apply_rotary_pos_hbi  |        5|  0|   0|    0|    1536|   38|     1|        58368|
    |attn_output_2D_0_V_U    |apply_rotary_pos_hbi  |        5|  0|   0|    0|    1536|   38|     1|        58368|
    |attn_weights_0_V_U      |attention_attn_weIfE  |        2|  0|   0|    0|      96|   38|     1|         3648|
    |k_cache_upd_V_U         |attention_k_cacheFfa  |       38|  0|   0|    0|    9216|   38|     1|       350208|
    |v_cache_upd_V_U         |attention_k_cacheFfa  |       38|  0|   0|    0|    9216|   38|     1|       350208|
    |k_proj_transposed_V_U   |attention_k_cacheFfa  |       38|  0|   0|    0|    9216|   38|     1|       350208|
    |k_cache_V_U             |attention_k_cache_V   |       19|  0|   0|    0|    7680|   38|     1|       291840|
    |k_weights_U             |attention_k_weights   |      512|  0|   0|    0|  589824|    8|     1|      4718592|
    |ln_weight_in_V_U        |attention_ln_weigudo  |        5|  0|   0|    0|    1536|   38|     1|        58368|
    |ln_weight_V_U           |attention_ln_weigvdy  |        5|  0|   0|    0|    1536|   38|     1|        58368|
    |o_weights_U             |attention_o_weights   |      512|  0|   0|    0|  589824|    8|     1|      4718592|
    |q_proj_0_V_U            |attention_q_proj_Aem  |        5|  0|   0|    0|    1536|   38|     1|        58368|
    |k_proj_0_V_U            |attention_q_proj_Aem  |        5|  0|   0|    0|    1536|   38|     1|        58368|
    |q_weights_U             |attention_q_weights   |      512|  0|   0|    0|  589824|    8|     1|      4718592|
    |quantized_hidden_sta_U  |attention_quantizwdI  |        1|  0|   0|    0|    1536|    8|     1|        12288|
    |quantized_final_outp_U  |attention_quantizwdI  |        1|  0|   0|    0|    1536|    8|     1|        12288|
    |v_cache_V_U             |attention_v_cache_V   |       19|  0|   0|    0|    7680|   38|     1|       291840|
    |v_weights_U             |attention_v_weights   |      512|  0|   0|    0|  589824|    8|     1|      4718592|
    +------------------------+----------------------+---------+---+----+-----+--------+-----+------+-------------+
    |Total                   |                      |     2264|  0|   0|    0| 2423904|  732|    24|     21237312|
    +------------------------+----------------------+---------+---+----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |add_ln1265_fu_469_p2              |     +    |      0|  0|   15|           8|           8|
    |add_ln178_fu_459_p2               |     +    |      0|  0|   12|           3|           1|
    |add_ln203_fu_648_p2               |     +    |      0|  0|   12|          12|          12|
    |add_ln208_fu_561_p2               |     +    |      0|  0|   15|           5|           1|
    |add_ln209_fu_637_p2               |     +    |      0|  0|   15|           7|           1|
    |add_ln210_fu_643_p2               |     +    |      0|  0|   12|          12|          12|
    |h_fu_421_p2                       |     +    |      0|  0|   15|           5|           1|
    |sub_ln1148_fu_514_p2              |     -    |      0|  0|  124|           1|         117|
    |sub_ln1265_fu_447_p2              |     -    |      0|  0|   15|           8|           8|
    |sub_ln203_fu_621_p2               |     -    |      0|  0|   12|          12|          12|
    |sub_ln210_fu_595_p2               |     -    |      0|  0|   12|          12|          12|
    |sub_ln703_fu_538_p2               |     -    |      0|  0|   45|           1|          38|
    |icmp_ln176_fu_415_p2              |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln178_fu_453_p2              |   icmp   |      0|  0|    9|           3|           3|
    |icmp_ln208_fu_555_p2              |   icmp   |      0|  0|   11|           5|           6|
    |icmp_ln209_fu_631_p2              |   icmp   |      0|  0|   11|           7|           7|
    |ap_block_state10_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state12_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state16_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |ap_block_state2_on_subcall_done   |    or    |      0|  0|    2|           1|           1|
    |ap_block_state35_on_subcall_done  |    or    |      0|  0|    2|           1|           1|
    |select_ln1148_2_fu_547_p3         |  select  |      0|  0|   38|           1|          38|
    |select_ln1148_fu_529_p3           |  select  |      0|  0|   35|           1|          35|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  429|         113|         323|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |                        Name                       | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                          |  177|         40|    1|         40|
    |attn_output_0_address0                             |   15|          3|   11|         33|
    |attn_output_0_ce0                                  |   15|          3|    1|          3|
    |attn_output_0_we0                                  |    9|          2|    1|          2|
    |attn_output_2D_0_V_address0                        |   21|          4|   11|         44|
    |attn_output_2D_0_V_ce0                             |   21|          4|    1|          4|
    |attn_output_2D_0_V_d0                              |   15|          3|   38|        114|
    |attn_output_2D_0_V_we0                             |   15|          3|    1|          3|
    |attn_weights_0_V_address0                          |   33|          6|    7|         42|
    |attn_weights_0_V_ce0                               |   27|          5|    1|          5|
    |attn_weights_0_V_d0                                |   21|          4|   38|        152|
    |attn_weights_0_V_we0                               |   21|          4|    1|          4|
    |d107_0_0_reg_282                                   |    9|          2|    7|         14|
    |d_0_0_reg_260                                      |    9|          2|    3|          6|
    |final_output_0_V_address0                          |   15|          3|   11|         33|
    |final_output_0_V_ce0                               |   15|          3|    1|          3|
    |final_output_0_V_d0                                |   15|          3|   38|        114|
    |final_output_0_V_we0                               |   15|          3|    1|          3|
    |grp_cache_update_fu_370_cache_in_V_q0              |   15|          3|   38|        114|
    |grp_cache_update_fu_370_update_0_V_q0              |   15|          3|   38|        114|
    |grp_linear_forward_no_mu_fu_326_input_0_V_q0       |   15|          3|    8|         24|
    |grp_linear_forward_no_mu_fu_326_output_0_V_q0      |   27|          5|   38|        190|
    |grp_linear_forward_no_mu_fu_326_packed_weights_q0  |   27|          5|    8|         40|
    |grp_linear_forward_no_mu_fu_326_w_scale_V          |   27|          5|   26|        130|
    |grp_quantize_activation_fu_319_input_0_V_q0        |   15|          3|   38|        114|
    |grp_reshape_2D_to_3D_fu_385_input_0_V_q0           |   21|          4|   38|        152|
    |grp_rms_norm_1536_s_fu_293_input_0_V_q0            |   15|          3|   38|        114|
    |grp_rms_norm_1536_s_fu_293_weight_V_q0             |   15|          3|   38|        114|
    |h106_0_0_reg_271                                   |    9|          2|    5|         10|
    |h_0_reg_249                                        |    9|          2|    5|         10|
    |hidden_states_0_V_address0                         |   15|          3|   11|         33|
    |hidden_states_0_V_ce0                              |   15|          3|    1|          3|
    |hidden_states_0_V_we0                              |    9|          2|    1|          2|
    |k_cache_V_ce0                                      |    9|          2|    1|          2|
    |k_cache_upd_V_address0                             |   15|          3|   14|         42|
    |k_cache_upd_V_ce0                                  |   15|          3|    1|          3|
    |k_cache_upd_V_we0                                  |    9|          2|    1|          2|
    |k_embed_0_V_address0                               |   15|          3|   11|         33|
    |k_embed_0_V_ce0                                    |   15|          3|    1|          3|
    |k_embed_0_V_we0                                    |    9|          2|    1|          2|
    |k_proj_0_V_address0                                |   15|          3|   11|         33|
    |k_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |k_proj_0_V_ce1                                     |    9|          2|    1|          2|
    |k_proj_0_V_we0                                     |    9|          2|    1|          2|
    |k_proj_re_0_V_address0                             |   21|          4|   11|         44|
    |k_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |k_proj_re_0_V_d0                                   |   15|          3|   38|        114|
    |k_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |k_proj_transposed_V_address0                       |   15|          3|   14|         42|
    |k_proj_transposed_V_ce0                            |   15|          3|    1|          3|
    |k_proj_transposed_V_we0                            |    9|          2|    1|          2|
    |k_weights_ce0                                      |    9|          2|    1|          2|
    |ln_weight_V_ce0                                    |    9|          2|    1|          2|
    |ln_weight_in_V_ce0                                 |    9|          2|    1|          2|
    |o_weights_ce0                                      |    9|          2|    1|          2|
    |q_embed_0_V_address0                               |   15|          3|   11|         33|
    |q_embed_0_V_ce0                                    |   15|          3|    1|          3|
    |q_embed_0_V_we0                                    |    9|          2|    1|          2|
    |q_proj_0_V_address0                                |   15|          3|   11|         33|
    |q_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |q_proj_0_V_ce1                                     |    9|          2|    1|          2|
    |q_proj_0_V_we0                                     |    9|          2|    1|          2|
    |q_proj_re_0_V_address0                             |   21|          4|   11|         44|
    |q_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |q_proj_re_0_V_d0                                   |   15|          3|   38|        114|
    |q_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |q_weights_ce0                                      |    9|          2|    1|          2|
    |quantized_final_outp_address0                      |   15|          3|   11|         33|
    |quantized_final_outp_ce0                           |   15|          3|    1|          3|
    |quantized_final_outp_we0                           |    9|          2|    1|          2|
    |quantized_hidden_sta_address0                      |   15|          3|   11|         33|
    |quantized_hidden_sta_ce0                           |   15|          3|    1|          3|
    |quantized_hidden_sta_we0                           |    9|          2|    1|          2|
    |v_cache_V_ce0                                      |    9|          2|    1|          2|
    |v_cache_upd_V_address0                             |   15|          3|   14|         42|
    |v_cache_upd_V_ce0                                  |   15|          3|    1|          3|
    |v_cache_upd_V_we0                                  |    9|          2|    1|          2|
    |v_proj_0_V_address0                                |   15|          3|   11|         33|
    |v_proj_0_V_ce0                                     |   15|          3|    1|          3|
    |v_proj_0_V_we0                                     |    9|          2|    1|          2|
    |v_proj_re_0_V_address0                             |   21|          4|   11|         44|
    |v_proj_re_0_V_ce0                                  |   21|          4|    1|          4|
    |v_proj_re_0_V_d0                                   |   15|          3|   38|        114|
    |v_proj_re_0_V_we0                                  |   15|          3|    1|          3|
    |v_weights_ce0                                      |    9|          2|    1|          2|
    +---------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                              | 1413|        288|  806|       2705|
    +---------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |add_ln178_reg_682                             |    3|   0|    3|          0|
    |add_ln208_reg_727                             |    5|   0|    5|          0|
    |add_ln209_reg_745                             |    7|   0|    7|          0|
    |add_ln210_reg_750                             |   12|   0|   12|          0|
    |ap_CS_fsm                                     |   39|   0|   39|          0|
    |attn_weights_0_V_ad_reg_687                   |    7|   0|    7|          0|
    |attn_weights_0_V_lo_reg_692                   |   38|   0|   38|          0|
    |d107_0_0_reg_282                              |    7|   0|    7|          0|
    |d_0_0_reg_260                                 |    3|   0|    3|          0|
    |grp_GEMM_3D_float_1_fu_363_ap_start_reg       |    1|   0|    1|          0|
    |grp_GEMM_3D_float_fu_356_ap_start_reg         |    1|   0|    1|          0|
    |grp_apply_rotary_pos_emb_fu_344_ap_start_reg  |    1|   0|    1|          0|
    |grp_cache_update_fu_370_ap_start_reg          |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_391_ap_start_reg           |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_397_ap_start_reg           |    1|   0|    1|          0|
    |grp_init_2d_mem_fu_403_ap_start_reg           |    1|   0|    1|          0|
    |grp_linear_forward_no_mu_fu_326_ap_start_reg  |    1|   0|    1|          0|
    |grp_quantize_activation_fu_319_ap_start_reg   |    1|   0|    1|          0|
    |grp_reshape_2D_to_3D_fu_385_ap_start_reg      |    1|   0|    1|          0|
    |grp_rms_norm_1536_s_fu_293_ap_start_reg       |    1|   0|    1|          0|
    |grp_softmax_1_16_6_s_fu_302_ap_start_reg      |    1|   0|    1|          0|
    |grp_transpose_last_two_d_fu_379_ap_start_reg  |    1|   0|    1|          0|
    |h106_0_0_reg_271                              |    5|   0|    5|          0|
    |h_0_reg_249                                   |    5|   0|    5|          0|
    |h_reg_669                                     |    5|   0|    5|          0|
    |mul_ln1148_reg_708                            |  117|   0|  117|          0|
    |reg_410                                       |   38|   0|   38|          0|
    |select_ln1148_reg_718                         |   35|   0|   35|          0|
    |sub_ln1265_reg_674                            |    7|   0|    8|          1|
    |sub_ln203_reg_737                             |    7|   0|   12|          5|
    |sub_ln210_reg_732                             |    7|   0|   12|          5|
    |tmp_80_reg_697                                |    1|   0|    1|          0|
    |tmp_83_reg_713                                |   35|   0|   35|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         |  396|   0|  407|         11|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+----------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     attention     | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     attention     | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     attention     | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     attention     | return value |
|hidden_states_0_V_address0  | out |   11|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_ce0       | out |    1|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_we0       | out |    1|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_d0        | out |   38|  ap_memory | hidden_states_0_V |     array    |
|hidden_states_0_V_q0        |  in |   38|  ap_memory | hidden_states_0_V |     array    |
|final_output_0_V_address0   | out |   11|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_ce0        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_we0        | out |    1|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_d0         | out |   38|  ap_memory |  final_output_0_V |     array    |
|final_output_0_V_q0         |  in |   38|  ap_memory |  final_output_0_V |     array    |
+----------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 29 20 
20 --> 21 19 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 20 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 35 33 
33 --> 34 32 
34 --> 33 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.11>
ST_1 : Operation 40 [1/1] (3.25ns)   --->   "%quantized_hidden_sta = alloca [1536 x i8], align 1" [attention.cpp:93]   --->   Operation 40 'alloca' 'quantized_hidden_sta' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 41 [1/1] (3.25ns)   --->   "%q_proj_re_0_V = alloca [1536 x i38], align 8" [attention.cpp:104]   --->   Operation 41 'alloca' 'q_proj_re_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 42 [1/1] (3.25ns)   --->   "%k_proj_re_0_V = alloca [1536 x i38], align 8" [attention.cpp:105]   --->   Operation 42 'alloca' 'k_proj_re_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 43 [1/1] (3.25ns)   --->   "%v_proj_re_0_V = alloca [1536 x i38], align 8" [attention.cpp:106]   --->   Operation 43 'alloca' 'v_proj_re_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 44 [1/1] (3.25ns)   --->   "%q_proj_0_V = alloca [1536 x i38], align 8" [attention.cpp:134]   --->   Operation 44 'alloca' 'q_proj_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 45 [1/1] (3.25ns)   --->   "%k_proj_0_V = alloca [1536 x i38], align 8" [attention.cpp:135]   --->   Operation 45 'alloca' 'k_proj_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 46 [1/1] (3.25ns)   --->   "%v_proj_0_V = alloca [1536 x i38], align 8" [attention.cpp:136]   --->   Operation 46 'alloca' 'v_proj_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 47 [1/1] (3.25ns)   --->   "%q_embed_0_V = alloca [1536 x i38], align 8" [attention.cpp:143]   --->   Operation 47 'alloca' 'q_embed_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 48 [1/1] (3.25ns)   --->   "%k_embed_0_V = alloca [1536 x i38], align 8" [attention.cpp:144]   --->   Operation 48 'alloca' 'k_embed_0_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 49 [1/1] (3.25ns)   --->   "%k_cache_upd_V = alloca [9216 x i38], align 8" [attention.cpp:148]   --->   Operation 49 'alloca' 'k_cache_upd_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 50 [1/1] (3.25ns)   --->   "%v_cache_upd_V = alloca [9216 x i38], align 8" [attention.cpp:149]   --->   Operation 50 'alloca' 'v_cache_upd_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 51 [1/1] (3.25ns)   --->   "%k_proj_transposed_V = alloca [9216 x i38], align 8" [attention.cpp:158]   --->   Operation 51 'alloca' 'k_proj_transposed_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 52 [1/1] (3.25ns)   --->   "%attn_weights_0_V = alloca [96 x i38], align 8" [attention.cpp:162]   --->   Operation 52 'alloca' 'attn_weights_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_1 : Operation 53 [1/1] (3.25ns)   --->   "%attn_output_0 = alloca [1536 x i38], align 8"   --->   Operation 53 'alloca' 'attn_output_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_1 : Operation 54 [1/1] (3.25ns)   --->   "%attn_output_2D_0_V = alloca [1536 x i38], align 8" [attention.cpp:206]   --->   Operation 54 'alloca' 'attn_output_2D_0_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_1 : Operation 55 [1/1] (3.25ns)   --->   "%quantized_final_outp = alloca [1536 x i8], align 1" [attention.cpp:222]   --->   Operation 55 'alloca' 'quantized_final_outp' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 56 [2/2] (1.76ns)   --->   "call fastcc void @"rms_norm<1536>"([1536 x i38]* %hidden_states_0_V, [1536 x i38]* @ln_weight_in_V)" [attention.cpp:85]   --->   Operation 56 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 57 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %q_proj_re_0_V)" [attention.cpp:108]   --->   Operation 57 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 58 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %k_proj_re_0_V)" [attention.cpp:109]   --->   Operation 58 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 59 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %v_proj_re_0_V)" [attention.cpp:110]   --->   Operation 59 'call' <Predicate = true> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 60 [1/2] (0.00ns)   --->   "call fastcc void @"rms_norm<1536>"([1536 x i38]* %hidden_states_0_V, [1536 x i38]* @ln_weight_in_V)" [attention.cpp:85]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %q_proj_re_0_V)" [attention.cpp:108]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %k_proj_re_0_V)" [attention.cpp:109]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %v_proj_re_0_V)" [attention.cpp:110]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 64 [2/2] (1.76ns)   --->   "%scales_0_V = call fastcc i38 @quantize_activation([1536 x i38]* %hidden_states_0_V, [1536 x i8]* %quantized_hidden_sta)" [attention.cpp:96]   --->   Operation 64 'call' 'scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 65 [1/2] (0.00ns)   --->   "%scales_0_V = call fastcc i38 @quantize_activation([1536 x i38]* %hidden_states_0_V, [1536 x i8]* %quantized_hidden_sta)" [attention.cpp:96]   --->   Operation 65 'call' 'scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 66 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i38]* %q_proj_re_0_V, i38 %scales_0_V, [589824 x i8]* @q_weights, i26 20098600)" [attention.cpp:112]   --->   Operation 66 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 67 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i38]* %q_proj_re_0_V, i38 %scales_0_V, [589824 x i8]* @q_weights, i26 20098600)" [attention.cpp:112]   --->   Operation 67 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 8.75>
ST_7 : Operation 68 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i38]* %k_proj_re_0_V, i38 %scales_0_V, [589824 x i8]* @k_weights, i26 19749183)" [attention.cpp:119]   --->   Operation 68 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 69 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i38]* %q_proj_re_0_V, [1536 x i38]* %q_proj_0_V)" [attention.cpp:138]   --->   Operation 69 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i38]* %k_proj_re_0_V, i38 %scales_0_V, [589824 x i8]* @k_weights, i26 19749183)" [attention.cpp:119]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 71 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i38]* %q_proj_re_0_V, [1536 x i38]* %q_proj_0_V)" [attention.cpp:138]   --->   Operation 71 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 72 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i38]* %v_proj_re_0_V, i38 %scales_0_V, [589824 x i8]* @v_weights, i26 11456976)" [attention.cpp:126]   --->   Operation 72 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 73 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i38]* %k_proj_re_0_V, [1536 x i38]* %k_proj_0_V)" [attention.cpp:139]   --->   Operation 73 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 74 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_hidden_sta, [1536 x i38]* %v_proj_re_0_V, i38 %scales_0_V, [589824 x i8]* @v_weights, i26 11456976)" [attention.cpp:126]   --->   Operation 74 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 75 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i38]* %k_proj_re_0_V, [1536 x i38]* %k_proj_0_V)" [attention.cpp:139]   --->   Operation 75 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 1.81>
ST_11 : Operation 76 [2/2] (1.81ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i38]* %v_proj_re_0_V, [1536 x i38]* %v_proj_0_V)" [attention.cpp:140]   --->   Operation 76 'call' <Predicate = true> <Delay = 1.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 77 [2/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([1536 x i38]* %q_proj_0_V, [1536 x i38]* %k_proj_0_V, [1536 x i38]* %q_embed_0_V, [1536 x i38]* %k_embed_0_V)" [attention.cpp:145]   --->   Operation 77 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 78 [1/2] (0.00ns)   --->   "call fastcc void @reshape_2D_to_3D([1536 x i38]* %v_proj_re_0_V, [1536 x i38]* %v_proj_0_V)" [attention.cpp:140]   --->   Operation 78 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 79 [1/2] (0.00ns)   --->   "call fastcc void @apply_rotary_pos_emb([1536 x i38]* %q_proj_0_V, [1536 x i38]* %k_proj_0_V, [1536 x i38]* %q_embed_0_V, [1536 x i38]* %k_embed_0_V)" [attention.cpp:145]   --->   Operation 79 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.76>
ST_13 : Operation 80 [2/2] (1.76ns)   --->   "call fastcc void @cache_update([7680 x i38]* @k_cache_V, [9216 x i38]* %k_cache_upd_V, [1536 x i38]* %k_embed_0_V)" [attention.cpp:150]   --->   Operation 80 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 81 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([7680 x i38]* @k_cache_V, [9216 x i38]* %k_cache_upd_V, [1536 x i38]* %k_embed_0_V)" [attention.cpp:150]   --->   Operation 81 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 1.76>
ST_15 : Operation 82 [2/2] (1.76ns)   --->   "call fastcc void @cache_update([7680 x i38]* @v_cache_V, [9216 x i38]* %v_cache_upd_V, [1536 x i38]* %v_proj_0_V)" [attention.cpp:153]   --->   Operation 82 'call' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 83 [2/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([9216 x i38]* %k_cache_upd_V, [9216 x i38]* %k_proj_transposed_V)" [attention.cpp:159]   --->   Operation 83 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 84 [1/2] (0.00ns)   --->   "call fastcc void @cache_update([7680 x i38]* @v_cache_V, [9216 x i38]* %v_cache_upd_V, [1536 x i38]* %v_proj_0_V)" [attention.cpp:153]   --->   Operation 84 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @transpose_last_two_d([9216 x i38]* %k_cache_upd_V, [9216 x i38]* %k_proj_transposed_V)" [attention.cpp:159]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 86 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([1536 x i38]* %q_embed_0_V, [9216 x i38]* %k_proj_transposed_V, [96 x i38]* %attn_weights_0_V)" [attention.cpp:163]   --->   Operation 86 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 1.76>
ST_18 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float([1536 x i38]* %q_embed_0_V, [9216 x i38]* %k_proj_transposed_V, [96 x i38]* %attn_weights_0_V)" [attention.cpp:163]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 88 [1/1] (1.76ns)   --->   "br label %0" [attention.cpp:176]   --->   Operation 88 'br' <Predicate = true> <Delay = 1.76>

State 19 <SV = 18> <Delay = 1.91>
ST_19 : Operation 89 [1/1] (0.00ns)   --->   "%h_0 = phi i5 [ 0, %arrayctor.loop7.preheader ], [ %h, %SF_LOOP_2_end ]"   --->   Operation 89 'phi' 'h_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 90 [1/1] (1.36ns)   --->   "%icmp_ln176 = icmp eq i5 %h_0, -16" [attention.cpp:176]   --->   Operation 90 'icmp' 'icmp_ln176' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 91 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 92 [1/1] (1.78ns)   --->   "%h = add i5 %h_0, 1" [attention.cpp:176]   --->   Operation 92 'add' 'h' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %icmp_ln176, label %ATTN_2D_LOOP_1_begin, label %SF_LOOP_2_begin" [attention.cpp:176]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str15) nounwind" [attention.cpp:177]   --->   Operation 94 'specloopname' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %h_0, i3 0)" [attention.cpp:179]   --->   Operation 95 'bitconcatenate' 'tmp_59' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_60 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %h_0, i1 false)" [attention.cpp:179]   --->   Operation 96 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i6 %tmp_60 to i8" [attention.cpp:179]   --->   Operation 97 'zext' 'zext_ln1265' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 98 [1/1] (1.91ns)   --->   "%sub_ln1265 = sub i8 %tmp_59, %zext_ln1265" [attention.cpp:179]   --->   Operation 98 'sub' 'sub_ln1265' <Predicate = (!icmp_ln176)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 99 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str16)" [attention.cpp:178]   --->   Operation 99 'specregionbegin' 'tmp' <Predicate = (!icmp_ln176)> <Delay = 0.00>
ST_19 : Operation 100 [1/1] (1.76ns)   --->   "br label %1" [attention.cpp:178]   --->   Operation 100 'br' <Predicate = (!icmp_ln176)> <Delay = 1.76>
ST_19 : Operation 101 [2/2] (0.00ns)   --->   "call fastcc void @"softmax<1, 16, 6>"([96 x i38]* %attn_weights_0_V)" [attention.cpp:189]   --->   Operation 101 'call' <Predicate = (icmp_ln176)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 5.16>
ST_20 : Operation 102 [1/1] (0.00ns)   --->   "%d_0_0 = phi i3 [ 0, %SF_LOOP_2_begin ], [ %add_ln178, %_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0 ]" [attention.cpp:178]   --->   Operation 102 'phi' 'd_0_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 103 [1/1] (1.13ns)   --->   "%icmp_ln178 = icmp eq i3 %d_0_0, -2" [attention.cpp:178]   --->   Operation 103 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 104 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 104 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 105 [1/1] (1.65ns)   --->   "%add_ln178 = add i3 %d_0_0, 1" [attention.cpp:178]   --->   Operation 105 'add' 'add_ln178' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 106 [1/1] (0.00ns)   --->   "br i1 %icmp_ln178, label %SF_LOOP_2_end, label %_ZNK13ap_fixed_baseILi38ELi18ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEdvILi38ELi18ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE3divERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0" [attention.cpp:178]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1265_2 = zext i3 %d_0_0 to i8" [attention.cpp:179]   --->   Operation 107 'zext' 'zext_ln1265_2' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 108 [1/1] (1.91ns)   --->   "%add_ln1265 = add i8 %sub_ln1265, %zext_ln1265_2" [attention.cpp:179]   --->   Operation 108 'add' 'add_ln1265' <Predicate = (!icmp_ln178)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %add_ln1265 to i64" [attention.cpp:179]   --->   Operation 109 'sext' 'sext_ln1265' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 110 [1/1] (0.00ns)   --->   "%attn_weights_0_V_ad = getelementptr [96 x i38]* %attn_weights_0_V, i64 0, i64 %sext_ln1265" [attention.cpp:179]   --->   Operation 110 'getelementptr' 'attn_weights_0_V_ad' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 111 [2/2] (3.25ns)   --->   "%attn_weights_0_V_lo = load i38* %attn_weights_0_V_ad, align 8" [attention.cpp:179]   --->   Operation 111 'load' 'attn_weights_0_V_lo' <Predicate = (!icmp_ln178)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_20 : Operation 112 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str16, i32 %tmp)" [attention.cpp:179]   --->   Operation 112 'specregionend' 'empty_105' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_20 : Operation 113 [1/1] (0.00ns)   --->   "br label %0" [attention.cpp:176]   --->   Operation 113 'br' <Predicate = (icmp_ln178)> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.25>
ST_21 : Operation 114 [1/2] (3.25ns)   --->   "%attn_weights_0_V_lo = load i38* %attn_weights_0_V_ad, align 8" [attention.cpp:179]   --->   Operation 114 'load' 'attn_weights_0_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_21 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i38.i32(i38 %attn_weights_0_V_lo, i32 37)" [attention.cpp:179]   --->   Operation 115 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>

State 22 <SV = 21> <Delay = 6.73>
ST_22 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln5 = call i58 @_ssdm_op_BitConcatenate.i58.i38.i20(i38 %attn_weights_0_V_lo, i20 0)" [attention.cpp:179]   --->   Operation 116 'bitconcatenate' 'shl_ln5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1148 = sext i58 %shl_ln5 to i117" [attention.cpp:179]   --->   Operation 117 'sext' 'sext_ln1148' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 118 [5/5] (6.73ns)   --->   "%mul_ln1148 = mul i117 470678261978943613, %sext_ln1148" [attention.cpp:179]   --->   Operation 118 'mul' 'mul_ln1148' <Predicate = true> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.73>
ST_23 : Operation 119 [4/5] (6.73ns)   --->   "%mul_ln1148 = mul i117 470678261978943613, %sext_ln1148" [attention.cpp:179]   --->   Operation 119 'mul' 'mul_ln1148' <Predicate = true> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.73>
ST_24 : Operation 120 [3/5] (6.73ns)   --->   "%mul_ln1148 = mul i117 470678261978943613, %sext_ln1148" [attention.cpp:179]   --->   Operation 120 'mul' 'mul_ln1148' <Predicate = true> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.73>
ST_25 : Operation 121 [2/5] (6.73ns)   --->   "%mul_ln1148 = mul i117 470678261978943613, %sext_ln1148" [attention.cpp:179]   --->   Operation 121 'mul' 'mul_ln1148' <Predicate = true> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.73>
ST_26 : Operation 122 [1/5] (6.73ns)   --->   "%mul_ln1148 = mul i117 470678261978943613, %sext_ln1148" [attention.cpp:179]   --->   Operation 122 'mul' 'mul_ln1148' <Predicate = true> <Delay = 6.73> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 6.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_83 = call i35 @_ssdm_op_PartSelect.i35.i117.i32.i32(i117 %mul_ln1148, i32 82, i32 116)" [attention.cpp:179]   --->   Operation 123 'partselect' 'tmp_83' <Predicate = (!tmp_80)> <Delay = 0.00>

State 27 <SV = 26> <Delay = 6.05>
ST_27 : Operation 124 [1/1] (5.03ns)   --->   "%sub_ln1148 = sub i117 0, %mul_ln1148" [attention.cpp:179]   --->   Operation 124 'sub' 'sub_ln1148' <Predicate = (tmp_80)> <Delay = 5.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_81 = call i35 @_ssdm_op_PartSelect.i35.i117.i32.i32(i117 %sub_ln1148, i32 82, i32 116)" [attention.cpp:179]   --->   Operation 125 'partselect' 'tmp_81' <Predicate = (tmp_80)> <Delay = 0.00>
ST_27 : Operation 126 [1/1] (1.02ns)   --->   "%select_ln1148 = select i1 %tmp_80, i35 %tmp_81, i35 %tmp_83" [attention.cpp:179]   --->   Operation 126 'select' 'select_ln1148' <Predicate = true> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.16>
ST_28 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str17) nounwind" [attention.cpp:179]   --->   Operation 127 'specloopname' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i35 %select_ln1148 to i38" [attention.cpp:179]   --->   Operation 128 'sext' 'sext_ln703' <Predicate = (tmp_80)> <Delay = 0.00>
ST_28 : Operation 129 [1/1] (2.67ns)   --->   "%sub_ln703 = sub i38 0, %sext_ln703" [attention.cpp:179]   --->   Operation 129 'sub' 'sub_ln703' <Predicate = (tmp_80)> <Delay = 2.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i35 %select_ln1148 to i38" [attention.cpp:179]   --->   Operation 130 'sext' 'sext_ln703_1' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_28 : Operation 131 [1/1] (1.23ns)   --->   "%select_ln1148_2 = select i1 %tmp_80, i38 %sub_ln703, i38 %sext_ln703_1" [attention.cpp:179]   --->   Operation 131 'select' 'select_ln1148_2' <Predicate = true> <Delay = 1.23> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 132 [1/1] (3.25ns)   --->   "store i38 %select_ln1148_2, i38* %attn_weights_0_V_ad, align 8" [attention.cpp:179]   --->   Operation 132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_28 : Operation 133 [1/1] (0.00ns)   --->   "br label %1" [attention.cpp:178]   --->   Operation 133 'br' <Predicate = true> <Delay = 0.00>

State 29 <SV = 19> <Delay = 0.00>
ST_29 : Operation 134 [1/2] (0.00ns)   --->   "call fastcc void @"softmax<1, 16, 6>"([96 x i38]* %attn_weights_0_V)" [attention.cpp:189]   --->   Operation 134 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 20> <Delay = 0.00>
ST_30 : Operation 135 [2/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float.1([96 x i38]* %attn_weights_0_V, [9216 x i38]* %v_cache_upd_V, [1536 x i38]* %attn_output_0)" [attention.cpp:193]   --->   Operation 135 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 21> <Delay = 1.76>
ST_31 : Operation 136 [1/2] (0.00ns)   --->   "call fastcc void @GEMM_3D_float.1([96 x i38]* %attn_weights_0_V, [9216 x i38]* %v_cache_upd_V, [1536 x i38]* %attn_output_0)" [attention.cpp:193]   --->   Operation 136 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_31 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str21)" [attention.cpp:208]   --->   Operation 137 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 138 [1/1] (1.76ns)   --->   "br label %2" [attention.cpp:208]   --->   Operation 138 'br' <Predicate = true> <Delay = 1.76>

State 32 <SV = 22> <Delay = 1.86>
ST_32 : Operation 139 [1/1] (0.00ns)   --->   "%h106_0_0 = phi i5 [ 0, %ATTN_2D_LOOP_1_begin ], [ %add_ln208, %ATTN_2D_LOOP_2_end ]" [attention.cpp:208]   --->   Operation 139 'phi' 'h106_0_0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 140 [1/1] (1.36ns)   --->   "%icmp_ln208 = icmp eq i5 %h106_0_0, -16" [attention.cpp:208]   --->   Operation 140 'icmp' 'icmp_ln208' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 141 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 141 'speclooptripcount' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 142 [1/1] (1.78ns)   --->   "%add_ln208 = add i5 %h106_0_0, 1" [attention.cpp:208]   --->   Operation 142 'add' 'add_ln208' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %icmp_ln208, label %ATTN_2D_LOOP_1_end, label %ATTN_2D_LOOP_2_begin" [attention.cpp:208]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str22) nounwind" [attention.cpp:209]   --->   Operation 144 'specloopname' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str22)" [attention.cpp:209]   --->   Operation 145 'specregionbegin' 'tmp_22' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i5 %h106_0_0 to i4" [attention.cpp:210]   --->   Operation 146 'trunc' 'trunc_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %trunc_ln210, i7 0)" [attention.cpp:210]   --->   Operation 147 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i11 %shl_ln to i12" [attention.cpp:210]   --->   Operation 148 'zext' 'zext_ln210' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln210_1 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %trunc_ln210, i5 0)" [attention.cpp:210]   --->   Operation 149 'bitconcatenate' 'shl_ln210_1' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i9 %shl_ln210_1 to i12" [attention.cpp:210]   --->   Operation 150 'zext' 'zext_ln210_2' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 151 [1/1] (1.63ns)   --->   "%sub_ln210 = sub i12 %zext_ln210, %zext_ln210_2" [attention.cpp:210]   --->   Operation 151 'sub' 'sub_ln210' <Predicate = (!icmp_ln208)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_61 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %h106_0_0, i7 0)" [attention.cpp:210]   --->   Operation 152 'bitconcatenate' 'tmp_61' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_62 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %h106_0_0, i5 0)" [attention.cpp:210]   --->   Operation 153 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i10 %tmp_62 to i12" [attention.cpp:210]   --->   Operation 154 'zext' 'zext_ln203' <Predicate = (!icmp_ln208)> <Delay = 0.00>
ST_32 : Operation 155 [1/1] (1.54ns)   --->   "%sub_ln203 = sub i12 %tmp_61, %zext_ln203" [attention.cpp:210]   --->   Operation 155 'sub' 'sub_ln203' <Predicate = (!icmp_ln208)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 156 [1/1] (1.76ns)   --->   "br label %3" [attention.cpp:209]   --->   Operation 156 'br' <Predicate = (!icmp_ln208)> <Delay = 1.76>
ST_32 : Operation 157 [2/2] (1.76ns)   --->   "call fastcc void @"rms_norm<1536>"([1536 x i38]* %attn_output_2D_0_V, [1536 x i38]* @ln_weight_V)" [attention.cpp:214]   --->   Operation 157 'call' <Predicate = (icmp_ln208)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 158 [2/2] (1.86ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %final_output_0_V)" [attention.cpp:231]   --->   Operation 158 'call' <Predicate = (icmp_ln208)> <Delay = 1.86> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 23> <Delay = 4.80>
ST_33 : Operation 159 [1/1] (0.00ns)   --->   "%d107_0_0 = phi i7 [ 0, %ATTN_2D_LOOP_2_begin ], [ %add_ln209, %4 ]" [attention.cpp:209]   --->   Operation 159 'phi' 'd107_0_0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i7 %d107_0_0 to i12" [attention.cpp:209]   --->   Operation 160 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 161 [1/1] (1.48ns)   --->   "%icmp_ln209 = icmp eq i7 %d107_0_0, -32" [attention.cpp:209]   --->   Operation 161 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 162 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 162 'speclooptripcount' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 163 [1/1] (1.87ns)   --->   "%add_ln209 = add i7 %d107_0_0, 1" [attention.cpp:209]   --->   Operation 163 'add' 'add_ln209' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 164 [1/1] (0.00ns)   --->   "br i1 %icmp_ln209, label %ATTN_2D_LOOP_2_end, label %4" [attention.cpp:209]   --->   Operation 164 'br' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 165 [1/1] (1.54ns)   --->   "%add_ln210 = add i12 %zext_ln209, %sub_ln210" [attention.cpp:210]   --->   Operation 165 'add' 'add_ln210' <Predicate = (!icmp_ln209)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 166 [1/1] (1.54ns)   --->   "%add_ln203 = add i12 %sub_ln203, %zext_ln209" [attention.cpp:210]   --->   Operation 166 'add' 'add_ln203' <Predicate = (!icmp_ln209)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i12 %add_ln203 to i64" [attention.cpp:210]   --->   Operation 167 'sext' 'sext_ln203' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_33 : Operation 168 [1/1] (0.00ns)   --->   "%attn_output_0_addr = getelementptr [1536 x i38]* %attn_output_0, i64 0, i64 %sext_ln203" [attention.cpp:210]   --->   Operation 168 'getelementptr' 'attn_output_0_addr' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_33 : Operation 169 [2/2] (3.25ns)   --->   "%attn_output_0_load = load i38* %attn_output_0_addr, align 8" [attention.cpp:210]   --->   Operation 169 'load' 'attn_output_0_load' <Predicate = (!icmp_ln209)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_33 : Operation 170 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str22, i32 %tmp_22)" [attention.cpp:210]   --->   Operation 170 'specregionend' 'empty_109' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_33 : Operation 171 [1/1] (0.00ns)   --->   "br label %2" [attention.cpp:208]   --->   Operation 171 'br' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 34 <SV = 24> <Delay = 6.50>
ST_34 : Operation 172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str23) nounwind" [attention.cpp:210]   --->   Operation 172 'specloopname' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln210 = sext i12 %add_ln210 to i32" [attention.cpp:210]   --->   Operation 173 'sext' 'sext_ln210' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i32 %sext_ln210 to i64" [attention.cpp:210]   --->   Operation 174 'zext' 'zext_ln210_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 175 [1/2] (3.25ns)   --->   "%attn_output_0_load = load i38* %attn_output_0_addr, align 8" [attention.cpp:210]   --->   Operation 175 'load' 'attn_output_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_34 : Operation 176 [1/1] (0.00ns)   --->   "%attn_output_2D_0_V_s = getelementptr [1536 x i38]* %attn_output_2D_0_V, i64 0, i64 %zext_ln210_1" [attention.cpp:210]   --->   Operation 176 'getelementptr' 'attn_output_2D_0_V_s' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 177 [1/1] (3.25ns)   --->   "store i38 %attn_output_0_load, i38* %attn_output_2D_0_V_s, align 8" [attention.cpp:210]   --->   Operation 177 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1536> <RAM>
ST_34 : Operation 178 [1/1] (0.00ns)   --->   "br label %3" [attention.cpp:209]   --->   Operation 178 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 23> <Delay = 0.00>
ST_35 : Operation 179 [1/2] (0.00ns)   --->   "call fastcc void @"rms_norm<1536>"([1536 x i38]* %attn_output_2D_0_V, [1536 x i38]* @ln_weight_V)" [attention.cpp:214]   --->   Operation 179 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 180 [1/2] (0.00ns)   --->   "call fastcc void @init_2d_mem([1536 x i38]* %final_output_0_V)" [attention.cpp:231]   --->   Operation 180 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 24> <Delay = 1.76>
ST_36 : Operation 181 [2/2] (1.76ns)   --->   "%final_scales_0_V = call fastcc i38 @quantize_activation([1536 x i38]* %attn_output_2D_0_V, [1536 x i8]* %quantized_final_outp)" [attention.cpp:224]   --->   Operation 181 'call' 'final_scales_0_V' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 25> <Delay = 0.00>
ST_37 : Operation 182 [1/2] (0.00ns)   --->   "%final_scales_0_V = call fastcc i38 @quantize_activation([1536 x i38]* %attn_output_2D_0_V, [1536 x i8]* %quantized_final_outp)" [attention.cpp:224]   --->   Operation 182 'call' 'final_scales_0_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 26> <Delay = 8.75>
ST_38 : Operation 183 [2/2] (8.75ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_final_outp, [1536 x i38]* %final_output_0_V, i38 %final_scales_0_V, [589824 x i8]* @o_weights, i26 11650164)" [attention.cpp:232]   --->   Operation 183 'call' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 27> <Delay = 0.00>
ST_39 : Operation 184 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str21, i32 %tmp_s)" [attention.cpp:210]   --->   Operation 184 'specregionend' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 185 [1/2] (0.00ns)   --->   "call fastcc void @linear_forward_no_mu([1536 x i8]* %quantized_final_outp, [1536 x i38]* %final_output_0_V, i38 %final_scales_0_V, [589824 x i8]* @o_weights, i26 11650164)" [attention.cpp:232]   --->   Operation 185 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_39 : Operation 186 [1/1] (0.00ns)   --->   "ret void" [attention.cpp:239]   --->   Operation 186 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ hidden_states_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ final_output_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ ln_weight_in_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ q_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ k_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cos_tab_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ sin_tab_V_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ k_cache_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v_cache_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_h_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_4_l_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_3_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ f_x_msb_2_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ln_weight_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ o_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
quantized_hidden_sta (alloca           ) [ 0011111111100000000000000000000000000000]
q_proj_re_0_V        (alloca           ) [ 0011111110000000000000000000000000000000]
k_proj_re_0_V        (alloca           ) [ 0011111111100000000000000000000000000000]
v_proj_re_0_V        (alloca           ) [ 0011111111111000000000000000000000000000]
q_proj_0_V           (alloca           ) [ 0011111111111000000000000000000000000000]
k_proj_0_V           (alloca           ) [ 0011111111111000000000000000000000000000]
v_proj_0_V           (alloca           ) [ 0011111111111111100000000000000000000000]
q_embed_0_V          (alloca           ) [ 0011111111111111111000000000000000000000]
k_embed_0_V          (alloca           ) [ 0011111111111110000000000000000000000000]
k_cache_upd_V        (alloca           ) [ 0011111111111111100000000000000000000000]
v_cache_upd_V        (alloca           ) [ 0011111111111111111111111111111100000000]
k_proj_transposed_V  (alloca           ) [ 0011111111111111111000000000000000000000]
attn_weights_0_V     (alloca           ) [ 0011111111111111111111111111111100000000]
attn_output_0        (alloca           ) [ 0011111111111111111111111111111111100000]
attn_output_2D_0_V   (alloca           ) [ 0011111111111111111111111111111111111100]
quantized_final_outp (alloca           ) [ 0011111111111111111111111111111111111111]
call_ln85            (call             ) [ 0000000000000000000000000000000000000000]
call_ln108           (call             ) [ 0000000000000000000000000000000000000000]
call_ln109           (call             ) [ 0000000000000000000000000000000000000000]
call_ln110           (call             ) [ 0000000000000000000000000000000000000000]
scales_0_V           (call             ) [ 0000011111100000000000000000000000000000]
call_ln112           (call             ) [ 0000000000000000000000000000000000000000]
call_ln119           (call             ) [ 0000000000000000000000000000000000000000]
call_ln138           (call             ) [ 0000000000000000000000000000000000000000]
call_ln126           (call             ) [ 0000000000000000000000000000000000000000]
call_ln139           (call             ) [ 0000000000000000000000000000000000000000]
call_ln140           (call             ) [ 0000000000000000000000000000000000000000]
call_ln145           (call             ) [ 0000000000000000000000000000000000000000]
call_ln150           (call             ) [ 0000000000000000000000000000000000000000]
call_ln153           (call             ) [ 0000000000000000000000000000000000000000]
call_ln159           (call             ) [ 0000000000000000000000000000000000000000]
call_ln163           (call             ) [ 0000000000000000000000000000000000000000]
br_ln176             (br               ) [ 0000000000000000001111111111100000000000]
h_0                  (phi              ) [ 0000000000000000000100000000000000000000]
icmp_ln176           (icmp             ) [ 0000000000000000000111111111100000000000]
empty                (speclooptripcount) [ 0000000000000000000000000000000000000000]
h                    (add              ) [ 0000000000000000001111111111100000000000]
br_ln176             (br               ) [ 0000000000000000000000000000000000000000]
specloopname_ln177   (specloopname     ) [ 0000000000000000000000000000000000000000]
tmp_59               (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_60               (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln1265          (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln1265           (sub              ) [ 0000000000000000000011111111100000000000]
tmp                  (specregionbegin  ) [ 0000000000000000000011111111100000000000]
br_ln178             (br               ) [ 0000000000000000000111111111100000000000]
d_0_0                (phi              ) [ 0000000000000000000010000000000000000000]
icmp_ln178           (icmp             ) [ 0000000000000000000111111111100000000000]
empty_106            (speclooptripcount) [ 0000000000000000000000000000000000000000]
add_ln178            (add              ) [ 0000000000000000000111111111100000000000]
br_ln178             (br               ) [ 0000000000000000000000000000000000000000]
zext_ln1265_2        (zext             ) [ 0000000000000000000000000000000000000000]
add_ln1265           (add              ) [ 0000000000000000000000000000000000000000]
sext_ln1265          (sext             ) [ 0000000000000000000000000000000000000000]
attn_weights_0_V_ad  (getelementptr    ) [ 0000000000000000000001111111100000000000]
empty_105            (specregionend    ) [ 0000000000000000000000000000000000000000]
br_ln176             (br               ) [ 0000000000000000001111111111100000000000]
attn_weights_0_V_lo  (load             ) [ 0000000000000000000000100000000000000000]
tmp_80               (bitselect        ) [ 0000000000000000000000111111100000000000]
shl_ln5              (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
sext_ln1148          (sext             ) [ 0000000000000000000000011110000000000000]
mul_ln1148           (mul              ) [ 0000000000000000000000000001000000000000]
tmp_83               (partselect       ) [ 0000000000000000000000000001000000000000]
sub_ln1148           (sub              ) [ 0000000000000000000000000000000000000000]
tmp_81               (partselect       ) [ 0000000000000000000000000000000000000000]
select_ln1148        (select           ) [ 0000000000000000000000000000100000000000]
specloopname_ln179   (specloopname     ) [ 0000000000000000000000000000000000000000]
sext_ln703           (sext             ) [ 0000000000000000000000000000000000000000]
sub_ln703            (sub              ) [ 0000000000000000000000000000000000000000]
sext_ln703_1         (sext             ) [ 0000000000000000000000000000000000000000]
select_ln1148_2      (select           ) [ 0000000000000000000000000000000000000000]
store_ln179          (store            ) [ 0000000000000000000000000000000000000000]
br_ln178             (br               ) [ 0000000000000000000111111111100000000000]
call_ln189           (call             ) [ 0000000000000000000000000000000000000000]
call_ln193           (call             ) [ 0000000000000000000000000000000000000000]
tmp_s                (specregionbegin  ) [ 0000000000000000000000000000000011111111]
br_ln208             (br               ) [ 0000000000000000000000000000000111100000]
h106_0_0             (phi              ) [ 0000000000000000000000000000000010000000]
icmp_ln208           (icmp             ) [ 0000000000000000000000000000000011100000]
empty_108            (speclooptripcount) [ 0000000000000000000000000000000000000000]
add_ln208            (add              ) [ 0000000000000000000000000000000111100000]
br_ln208             (br               ) [ 0000000000000000000000000000000000000000]
specloopname_ln209   (specloopname     ) [ 0000000000000000000000000000000000000000]
tmp_22               (specregionbegin  ) [ 0000000000000000000000000000000001100000]
trunc_ln210          (trunc            ) [ 0000000000000000000000000000000000000000]
shl_ln               (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln210           (zext             ) [ 0000000000000000000000000000000000000000]
shl_ln210_1          (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln210_2         (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln210            (sub              ) [ 0000000000000000000000000000000001100000]
tmp_61               (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
tmp_62               (bitconcatenate   ) [ 0000000000000000000000000000000000000000]
zext_ln203           (zext             ) [ 0000000000000000000000000000000000000000]
sub_ln203            (sub              ) [ 0000000000000000000000000000000001100000]
br_ln209             (br               ) [ 0000000000000000000000000000000011100000]
d107_0_0             (phi              ) [ 0000000000000000000000000000000001000000]
zext_ln209           (zext             ) [ 0000000000000000000000000000000000000000]
icmp_ln209           (icmp             ) [ 0000000000000000000000000000000011100000]
empty_110            (speclooptripcount) [ 0000000000000000000000000000000000000000]
add_ln209            (add              ) [ 0000000000000000000000000000000011100000]
br_ln209             (br               ) [ 0000000000000000000000000000000000000000]
add_ln210            (add              ) [ 0000000000000000000000000000000000100000]
add_ln203            (add              ) [ 0000000000000000000000000000000000000000]
sext_ln203           (sext             ) [ 0000000000000000000000000000000000000000]
attn_output_0_addr   (getelementptr    ) [ 0000000000000000000000000000000000100000]
empty_109            (specregionend    ) [ 0000000000000000000000000000000000000000]
br_ln208             (br               ) [ 0000000000000000000000000000000111100000]
specloopname_ln210   (specloopname     ) [ 0000000000000000000000000000000000000000]
sext_ln210           (sext             ) [ 0000000000000000000000000000000000000000]
zext_ln210_1         (zext             ) [ 0000000000000000000000000000000000000000]
attn_output_0_load   (load             ) [ 0000000000000000000000000000000000000000]
attn_output_2D_0_V_s (getelementptr    ) [ 0000000000000000000000000000000000000000]
store_ln210          (store            ) [ 0000000000000000000000000000000000000000]
br_ln209             (br               ) [ 0000000000000000000000000000000011100000]
call_ln214           (call             ) [ 0000000000000000000000000000000000000000]
call_ln231           (call             ) [ 0000000000000000000000000000000000000000]
final_scales_0_V     (call             ) [ 0000000000000000000000000000000000000011]
empty_107            (specregionend    ) [ 0000000000000000000000000000000000000000]
call_ln232           (call             ) [ 0000000000000000000000000000000000000000]
ret_ln239            (ret              ) [ 0000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="hidden_states_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hidden_states_0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="final_output_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="final_output_0_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ln_weight_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln_weight_in_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="q_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="q_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="k_weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="v_weights">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cos_tab_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sin_tab_V_5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_tab_V_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="k_cache_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k_cache_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="v_cache_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_cache_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="f_x_msb_4_h_table_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_h_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="f_x_msb_4_l_table_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_4_l_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="f_x_msb_3_table_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_3_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="f_x_msb_2_table_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_msb_2_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="ln_weight_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln_weight_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="o_weights">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rms_norm<1536>"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_2d_mem"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="quantize_activation"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linear_forward_no_mu"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reshape_2D_to_3D"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="apply_rotary_pos_emb"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_update"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="transpose_last_two_d"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GEMM_3D_float"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax<1, 16, 6>"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i38.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i58.i38.i20"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i35.i117.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="GEMM_3D_float.1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str21"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="quantized_hidden_sta_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_hidden_sta/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="q_proj_re_0_V_alloca_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_proj_re_0_V/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="k_proj_re_0_V_alloca_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_proj_re_0_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="v_proj_re_0_V_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_proj_re_0_V/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="q_proj_0_V_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_proj_0_V/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="k_proj_0_V_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_proj_0_V/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="v_proj_0_V_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_proj_0_V/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="q_embed_0_V_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_embed_0_V/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="k_embed_0_V_alloca_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_embed_0_V/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="k_cache_upd_V_alloca_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_cache_upd_V/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="v_cache_upd_V_alloca_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v_cache_upd_V/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="k_proj_transposed_V_alloca_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_proj_transposed_V/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="attn_weights_0_V_alloca_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_weights_0_V/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="attn_output_0_alloca_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_output_0/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="attn_output_2D_0_V_alloca_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="attn_output_2D_0_V/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="quantized_final_outp_alloca_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="quantized_final_outp/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="attn_weights_0_V_ad_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="38" slack="2147483647"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="8" slack="0"/>
<pin id="216" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attn_weights_0_V_ad/20 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="0" index="1" bw="38" slack="0"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="attn_weights_0_V_lo/20 store_ln179/28 "/>
</bind>
</comp>

<comp id="224" class="1004" name="attn_output_0_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="38" slack="2147483647"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="12" slack="0"/>
<pin id="228" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attn_output_0_addr/33 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="attn_output_0_load/33 "/>
</bind>
</comp>

<comp id="236" class="1004" name="attn_output_2D_0_V_s_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="38" slack="2147483647"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="32" slack="0"/>
<pin id="240" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="attn_output_2D_0_V_s/34 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln210_access_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="11" slack="0"/>
<pin id="244" dir="0" index="1" bw="38" slack="0"/>
<pin id="245" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/34 "/>
</bind>
</comp>

<comp id="249" class="1005" name="h_0_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="1"/>
<pin id="251" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h_0 (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="h_0_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h_0/19 "/>
</bind>
</comp>

<comp id="260" class="1005" name="d_0_0_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="1"/>
<pin id="262" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="d_0_0 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="d_0_0_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="3" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0_0/20 "/>
</bind>
</comp>

<comp id="271" class="1005" name="h106_0_0_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="5" slack="1"/>
<pin id="273" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="h106_0_0 (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="h106_0_0_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h106_0_0/32 "/>
</bind>
</comp>

<comp id="282" class="1005" name="d107_0_0_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="1"/>
<pin id="284" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="d107_0_0 (phireg) "/>
</bind>
</comp>

<comp id="286" class="1004" name="d107_0_0_phi_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="1"/>
<pin id="288" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="7" slack="0"/>
<pin id="290" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d107_0_0/33 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_rms_norm_1536_s_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="38" slack="0"/>
<pin id="296" dir="0" index="2" bw="38" slack="0"/>
<pin id="297" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln85/1 call_ln214/32 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_softmax_1_16_6_s_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="0" slack="0"/>
<pin id="304" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="6" slack="0"/>
<pin id="306" dir="0" index="3" bw="7" slack="0"/>
<pin id="307" dir="0" index="4" bw="8" slack="0"/>
<pin id="308" dir="0" index="5" bw="32" slack="0"/>
<pin id="309" dir="0" index="6" bw="46" slack="0"/>
<pin id="310" dir="0" index="7" bw="50" slack="0"/>
<pin id="311" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln189/19 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_quantize_activation_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="38" slack="0"/>
<pin id="321" dir="0" index="1" bw="38" slack="0"/>
<pin id="322" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="38" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="scales_0_V/3 final_scales_0_V/36 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_linear_forward_no_mu_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="0" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="329" dir="0" index="2" bw="38" slack="0"/>
<pin id="330" dir="0" index="3" bw="38" slack="1"/>
<pin id="331" dir="0" index="4" bw="8" slack="0"/>
<pin id="332" dir="0" index="5" bw="26" slack="0"/>
<pin id="333" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln112/5 call_ln119/7 call_ln126/9 call_ln232/38 "/>
</bind>
</comp>

<comp id="344" class="1004" name="grp_apply_rotary_pos_emb_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="0" slack="0"/>
<pin id="346" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="38" slack="2147483647"/>
<pin id="348" dir="0" index="3" bw="38" slack="2147483647"/>
<pin id="349" dir="0" index="4" bw="38" slack="2147483647"/>
<pin id="350" dir="0" index="5" bw="21" slack="0"/>
<pin id="351" dir="0" index="6" bw="21" slack="0"/>
<pin id="352" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln145/11 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_GEMM_3D_float_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="0" slack="0"/>
<pin id="358" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="359" dir="0" index="2" bw="38" slack="2147483647"/>
<pin id="360" dir="0" index="3" bw="38" slack="2147483647"/>
<pin id="361" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln163/17 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_GEMM_3D_float_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="38" slack="2147483647"/>
<pin id="367" dir="0" index="3" bw="38" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln193/30 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_cache_update_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="38" slack="0"/>
<pin id="373" dir="0" index="2" bw="38" slack="2147483647"/>
<pin id="374" dir="0" index="3" bw="38" slack="2147483647"/>
<pin id="375" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln150/13 call_ln153/15 "/>
</bind>
</comp>

<comp id="379" class="1004" name="grp_transpose_last_two_d_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="0" slack="0"/>
<pin id="381" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="382" dir="0" index="2" bw="38" slack="2147483647"/>
<pin id="383" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln159/15 "/>
</bind>
</comp>

<comp id="385" class="1004" name="grp_reshape_2D_to_3D_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="0" slack="0"/>
<pin id="387" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="38" slack="2147483647"/>
<pin id="389" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln138/7 call_ln139/9 call_ln140/11 "/>
</bind>
</comp>

<comp id="391" class="1004" name="grp_init_2d_mem_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="0" slack="0"/>
<pin id="393" dir="0" index="1" bw="38" slack="0"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln108/1 call_ln231/32 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_init_2d_mem_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="0" slack="0"/>
<pin id="399" dir="0" index="1" bw="38" slack="0"/>
<pin id="400" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln109/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_init_2d_mem_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="0" slack="0"/>
<pin id="405" dir="0" index="1" bw="38" slack="0"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln110/1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="38" slack="1"/>
<pin id="412" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="scales_0_V final_scales_0_V "/>
</bind>
</comp>

<comp id="415" class="1004" name="icmp_ln176_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="0" index="1" bw="5" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/19 "/>
</bind>
</comp>

<comp id="421" class="1004" name="h_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h/19 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_59_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="8" slack="0"/>
<pin id="429" dir="0" index="1" bw="5" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_59/19 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_60_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="6" slack="0"/>
<pin id="437" dir="0" index="1" bw="5" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_60/19 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln1265_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="6" slack="0"/>
<pin id="445" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/19 "/>
</bind>
</comp>

<comp id="447" class="1004" name="sub_ln1265_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="0" index="1" bw="6" slack="0"/>
<pin id="450" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1265/19 "/>
</bind>
</comp>

<comp id="453" class="1004" name="icmp_ln178_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="3" slack="0"/>
<pin id="455" dir="0" index="1" bw="3" slack="0"/>
<pin id="456" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln178/20 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln178_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="3" slack="0"/>
<pin id="461" dir="0" index="1" bw="1" slack="0"/>
<pin id="462" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/20 "/>
</bind>
</comp>

<comp id="465" class="1004" name="zext_ln1265_2_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="0"/>
<pin id="467" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265_2/20 "/>
</bind>
</comp>

<comp id="469" class="1004" name="add_ln1265_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="1"/>
<pin id="471" dir="0" index="1" bw="3" slack="0"/>
<pin id="472" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1265/20 "/>
</bind>
</comp>

<comp id="474" class="1004" name="sext_ln1265_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/20 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_80_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="38" slack="0"/>
<pin id="482" dir="0" index="2" bw="7" slack="0"/>
<pin id="483" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/21 "/>
</bind>
</comp>

<comp id="487" class="1004" name="shl_ln5_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="58" slack="0"/>
<pin id="489" dir="0" index="1" bw="38" slack="1"/>
<pin id="490" dir="0" index="2" bw="1" slack="0"/>
<pin id="491" dir="1" index="3" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln5/22 "/>
</bind>
</comp>

<comp id="494" class="1004" name="sext_ln1148_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="58" slack="0"/>
<pin id="496" dir="1" index="1" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1148/22 "/>
</bind>
</comp>

<comp id="498" class="1004" name="grp_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="60" slack="0"/>
<pin id="500" dir="0" index="1" bw="58" slack="0"/>
<pin id="501" dir="1" index="2" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1148/22 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_83_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="35" slack="0"/>
<pin id="506" dir="0" index="1" bw="117" slack="0"/>
<pin id="507" dir="0" index="2" bw="8" slack="0"/>
<pin id="508" dir="0" index="3" bw="8" slack="0"/>
<pin id="509" dir="1" index="4" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_83/26 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sub_ln1148_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="117" slack="1"/>
<pin id="517" dir="1" index="2" bw="117" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/27 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_81_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="35" slack="0"/>
<pin id="521" dir="0" index="1" bw="117" slack="0"/>
<pin id="522" dir="0" index="2" bw="8" slack="0"/>
<pin id="523" dir="0" index="3" bw="8" slack="0"/>
<pin id="524" dir="1" index="4" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_81/27 "/>
</bind>
</comp>

<comp id="529" class="1004" name="select_ln1148_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="6"/>
<pin id="531" dir="0" index="1" bw="35" slack="0"/>
<pin id="532" dir="0" index="2" bw="35" slack="1"/>
<pin id="533" dir="1" index="3" bw="35" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148/27 "/>
</bind>
</comp>

<comp id="535" class="1004" name="sext_ln703_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="35" slack="1"/>
<pin id="537" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/28 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sub_ln703_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="35" slack="0"/>
<pin id="541" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/28 "/>
</bind>
</comp>

<comp id="544" class="1004" name="sext_ln703_1_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="35" slack="1"/>
<pin id="546" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/28 "/>
</bind>
</comp>

<comp id="547" class="1004" name="select_ln1148_2_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="7"/>
<pin id="549" dir="0" index="1" bw="38" slack="0"/>
<pin id="550" dir="0" index="2" bw="38" slack="0"/>
<pin id="551" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148_2/28 "/>
</bind>
</comp>

<comp id="555" class="1004" name="icmp_ln208_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln208/32 "/>
</bind>
</comp>

<comp id="561" class="1004" name="add_ln208_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/32 "/>
</bind>
</comp>

<comp id="567" class="1004" name="trunc_ln210_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="5" slack="0"/>
<pin id="569" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln210/32 "/>
</bind>
</comp>

<comp id="571" class="1004" name="shl_ln_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="0"/>
<pin id="573" dir="0" index="1" bw="4" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/32 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln210_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="11" slack="0"/>
<pin id="581" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/32 "/>
</bind>
</comp>

<comp id="583" class="1004" name="shl_ln210_1_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="9" slack="0"/>
<pin id="585" dir="0" index="1" bw="4" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln210_1/32 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln210_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="9" slack="0"/>
<pin id="593" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_2/32 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sub_ln210_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="11" slack="0"/>
<pin id="597" dir="0" index="1" bw="9" slack="0"/>
<pin id="598" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln210/32 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_61_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="12" slack="0"/>
<pin id="603" dir="0" index="1" bw="5" slack="0"/>
<pin id="604" dir="0" index="2" bw="1" slack="0"/>
<pin id="605" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/32 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_62_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="0"/>
<pin id="611" dir="0" index="1" bw="5" slack="0"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_62/32 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln203_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="10" slack="0"/>
<pin id="619" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/32 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sub_ln203_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="12" slack="0"/>
<pin id="623" dir="0" index="1" bw="10" slack="0"/>
<pin id="624" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/32 "/>
</bind>
</comp>

<comp id="627" class="1004" name="zext_ln209_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln209/33 "/>
</bind>
</comp>

<comp id="631" class="1004" name="icmp_ln209_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="7" slack="0"/>
<pin id="633" dir="0" index="1" bw="7" slack="0"/>
<pin id="634" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln209/33 "/>
</bind>
</comp>

<comp id="637" class="1004" name="add_ln209_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="7" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln209/33 "/>
</bind>
</comp>

<comp id="643" class="1004" name="add_ln210_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="7" slack="0"/>
<pin id="645" dir="0" index="1" bw="12" slack="1"/>
<pin id="646" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/33 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln203_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="12" slack="1"/>
<pin id="650" dir="0" index="1" bw="7" slack="0"/>
<pin id="651" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/33 "/>
</bind>
</comp>

<comp id="653" class="1004" name="sext_ln203_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="12" slack="0"/>
<pin id="655" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/33 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sext_ln210_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="12" slack="1"/>
<pin id="660" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln210/34 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln210_1_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="12" slack="0"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_1/34 "/>
</bind>
</comp>

<comp id="669" class="1005" name="h_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="5" slack="0"/>
<pin id="671" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="674" class="1005" name="sub_ln1265_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="8" slack="1"/>
<pin id="676" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1265 "/>
</bind>
</comp>

<comp id="682" class="1005" name="add_ln178_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="3" slack="0"/>
<pin id="684" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln178 "/>
</bind>
</comp>

<comp id="687" class="1005" name="attn_weights_0_V_ad_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="7" slack="1"/>
<pin id="689" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="attn_weights_0_V_ad "/>
</bind>
</comp>

<comp id="692" class="1005" name="attn_weights_0_V_lo_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="38" slack="1"/>
<pin id="694" dir="1" index="1" bw="38" slack="1"/>
</pin_list>
<bind>
<opset="attn_weights_0_V_lo "/>
</bind>
</comp>

<comp id="697" class="1005" name="tmp_80_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="5"/>
<pin id="699" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="703" class="1005" name="sext_ln1148_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="117" slack="1"/>
<pin id="705" dir="1" index="1" bw="117" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1148 "/>
</bind>
</comp>

<comp id="708" class="1005" name="mul_ln1148_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="117" slack="1"/>
<pin id="710" dir="1" index="1" bw="117" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1148 "/>
</bind>
</comp>

<comp id="713" class="1005" name="tmp_83_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="35" slack="1"/>
<pin id="715" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="tmp_83 "/>
</bind>
</comp>

<comp id="718" class="1005" name="select_ln1148_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="35" slack="1"/>
<pin id="720" dir="1" index="1" bw="35" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1148 "/>
</bind>
</comp>

<comp id="727" class="1005" name="add_ln208_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="5" slack="0"/>
<pin id="729" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln208 "/>
</bind>
</comp>

<comp id="732" class="1005" name="sub_ln210_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="12" slack="1"/>
<pin id="734" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln210 "/>
</bind>
</comp>

<comp id="737" class="1005" name="sub_ln203_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="12" slack="1"/>
<pin id="739" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203 "/>
</bind>
</comp>

<comp id="745" class="1005" name="add_ln209_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="7" slack="0"/>
<pin id="747" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln209 "/>
</bind>
</comp>

<comp id="750" class="1005" name="add_ln210_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="12" slack="1"/>
<pin id="752" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln210 "/>
</bind>
</comp>

<comp id="755" class="1005" name="attn_output_0_addr_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="11" slack="1"/>
<pin id="757" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="attn_output_0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="151"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="36" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="36" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="36" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="36" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="96" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="212" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="96" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="224" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="96" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="230" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="236" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="62" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="78" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="274"><net_src comp="62" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="281"><net_src comp="271" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="130" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="292"><net_src comp="282" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="0" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="4" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="301"><net_src comp="32" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="312"><net_src comp="88" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="313"><net_src comp="20" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="314"><net_src comp="22" pin="0"/><net_sink comp="302" pin=3"/></net>

<net id="315"><net_src comp="24" pin="0"/><net_sink comp="302" pin=4"/></net>

<net id="316"><net_src comp="26" pin="0"/><net_sink comp="302" pin=5"/></net>

<net id="317"><net_src comp="28" pin="0"/><net_sink comp="302" pin=6"/></net>

<net id="318"><net_src comp="30" pin="0"/><net_sink comp="302" pin=7"/></net>

<net id="324"><net_src comp="42" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="0" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="6" pin="0"/><net_sink comp="326" pin=4"/></net>

<net id="336"><net_src comp="46" pin="0"/><net_sink comp="326" pin=5"/></net>

<net id="337"><net_src comp="8" pin="0"/><net_sink comp="326" pin=4"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="326" pin=5"/></net>

<net id="339"><net_src comp="10" pin="0"/><net_sink comp="326" pin=4"/></net>

<net id="340"><net_src comp="52" pin="0"/><net_sink comp="326" pin=5"/></net>

<net id="341"><net_src comp="2" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="342"><net_src comp="34" pin="0"/><net_sink comp="326" pin=4"/></net>

<net id="343"><net_src comp="146" pin="0"/><net_sink comp="326" pin=5"/></net>

<net id="353"><net_src comp="54" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="354"><net_src comp="12" pin="0"/><net_sink comp="344" pin=5"/></net>

<net id="355"><net_src comp="14" pin="0"/><net_sink comp="344" pin=6"/></net>

<net id="362"><net_src comp="60" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="369"><net_src comp="122" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="376"><net_src comp="56" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="16" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="18" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="384"><net_src comp="58" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="390"><net_src comp="50" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="395"><net_src comp="40" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="152" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="40" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="156" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="40" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="160" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="2" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="413"><net_src comp="319" pin="3"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="326" pin=3"/></net>

<net id="419"><net_src comp="253" pin="4"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="64" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="253" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="70" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="76" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="253" pin="4"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="78" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="440"><net_src comp="80" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="253" pin="4"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="82" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="427" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="264" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="90" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="264" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="94" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="264" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="473"><net_src comp="465" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="469" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="484"><net_src comp="100" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="218" pin="3"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="102" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="492"><net_src comp="104" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="106" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="497"><net_src comp="487" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="502"><net_src comp="108" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="494" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="510"><net_src comp="110" pin="0"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="498" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="512"><net_src comp="112" pin="0"/><net_sink comp="504" pin=2"/></net>

<net id="513"><net_src comp="114" pin="0"/><net_sink comp="504" pin=3"/></net>

<net id="518"><net_src comp="116" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="525"><net_src comp="110" pin="0"/><net_sink comp="519" pin=0"/></net>

<net id="526"><net_src comp="514" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="527"><net_src comp="112" pin="0"/><net_sink comp="519" pin=2"/></net>

<net id="528"><net_src comp="114" pin="0"/><net_sink comp="519" pin=3"/></net>

<net id="534"><net_src comp="519" pin="4"/><net_sink comp="529" pin=1"/></net>

<net id="542"><net_src comp="120" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="535" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="552"><net_src comp="538" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="553"><net_src comp="544" pin="1"/><net_sink comp="547" pin=2"/></net>

<net id="554"><net_src comp="547" pin="3"/><net_sink comp="218" pin=1"/></net>

<net id="559"><net_src comp="275" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="64" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="275" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="70" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="275" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="128" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="567" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="130" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="132" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="567" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="62" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="579" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="606"><net_src comp="134" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="607"><net_src comp="275" pin="4"/><net_sink comp="601" pin=1"/></net>

<net id="608"><net_src comp="130" pin="0"/><net_sink comp="601" pin=2"/></net>

<net id="614"><net_src comp="136" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="615"><net_src comp="275" pin="4"/><net_sink comp="609" pin=1"/></net>

<net id="616"><net_src comp="62" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="625"><net_src comp="601" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="617" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="630"><net_src comp="286" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="286" pin="4"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="138" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="641"><net_src comp="286" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="142" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="627" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="652"><net_src comp="627" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="656"><net_src comp="648" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="664"><net_src comp="658" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="672"><net_src comp="421" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="677"><net_src comp="447" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="685"><net_src comp="459" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="690"><net_src comp="212" pin="3"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="695"><net_src comp="218" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="700"><net_src comp="479" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="706"><net_src comp="494" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="498" pin=1"/></net>

<net id="711"><net_src comp="498" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="716"><net_src comp="504" pin="4"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="529" pin=2"/></net>

<net id="721"><net_src comp="529" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="730"><net_src comp="561" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="735"><net_src comp="595" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="643" pin=1"/></net>

<net id="740"><net_src comp="621" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="748"><net_src comp="637" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="753"><net_src comp="643" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="758"><net_src comp="224" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="230" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hidden_states_0_V | {1 2 }
	Port: final_output_0_V | {32 35 38 39 }
	Port: ln_weight_in_V | {}
	Port: q_weights | {}
	Port: k_weights | {}
	Port: v_weights | {}
	Port: cos_tab_V_5 | {}
	Port: sin_tab_V_5 | {}
	Port: k_cache_V | {}
	Port: v_cache_V | {}
	Port: f_x_msb_4_h_table_V | {}
	Port: f_x_msb_4_l_table_V | {}
	Port: f_x_lsb_table_V | {}
	Port: f_x_msb_3_table_V | {}
	Port: f_x_msb_2_table_V | {}
	Port: exp_x_msb_1_table_V | {}
	Port: ln_weight_V | {}
	Port: o_weights | {}
 - Input state : 
	Port: attention : hidden_states_0_V | {1 2 3 4 }
	Port: attention : final_output_0_V | {38 39 }
	Port: attention : ln_weight_in_V | {1 2 }
	Port: attention : q_weights | {5 6 }
	Port: attention : k_weights | {7 8 }
	Port: attention : v_weights | {9 10 }
	Port: attention : cos_tab_V_5 | {11 12 }
	Port: attention : sin_tab_V_5 | {11 12 }
	Port: attention : k_cache_V | {13 14 }
	Port: attention : v_cache_V | {15 16 }
	Port: attention : f_x_msb_4_h_table_V | {19 29 }
	Port: attention : f_x_msb_4_l_table_V | {19 29 }
	Port: attention : f_x_lsb_table_V | {19 29 }
	Port: attention : f_x_msb_3_table_V | {19 29 }
	Port: attention : f_x_msb_2_table_V | {19 29 }
	Port: attention : exp_x_msb_1_table_V | {19 29 }
	Port: attention : ln_weight_V | {32 35 }
	Port: attention : o_weights | {38 39 }
  - Chain level:
	State 1
		call_ln108 : 1
		call_ln109 : 1
		call_ln110 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		icmp_ln176 : 1
		h : 1
		br_ln176 : 2
		tmp_59 : 1
		tmp_60 : 1
		zext_ln1265 : 2
		sub_ln1265 : 3
	State 20
		icmp_ln178 : 1
		add_ln178 : 1
		br_ln178 : 2
		zext_ln1265_2 : 1
		add_ln1265 : 2
		sext_ln1265 : 3
		attn_weights_0_V_ad : 4
		attn_weights_0_V_lo : 5
	State 21
		tmp_80 : 1
	State 22
		sext_ln1148 : 1
		mul_ln1148 : 2
	State 23
	State 24
	State 25
	State 26
		tmp_83 : 1
	State 27
		tmp_81 : 1
		select_ln1148 : 2
	State 28
		sub_ln703 : 1
		select_ln1148_2 : 2
		store_ln179 : 3
	State 29
	State 30
	State 31
	State 32
		icmp_ln208 : 1
		add_ln208 : 1
		br_ln208 : 2
		trunc_ln210 : 1
		shl_ln : 2
		zext_ln210 : 3
		shl_ln210_1 : 2
		zext_ln210_2 : 3
		sub_ln210 : 4
		tmp_61 : 1
		tmp_62 : 1
		zext_ln203 : 2
		sub_ln203 : 3
	State 33
		zext_ln209 : 1
		icmp_ln209 : 1
		add_ln209 : 1
		br_ln209 : 2
		add_ln210 : 2
		add_ln203 : 2
		sext_ln203 : 3
		attn_output_0_addr : 4
		attn_output_0_load : 5
	State 34
		zext_ln210_1 : 1
		attn_output_2D_0_V_s : 2
		store_ln210 : 3
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |    grp_rms_norm_1536_s_fu_293   |    0    |    24   | 10.6597 |   3647  |   7853  |    0    |
|          |   grp_softmax_1_16_6_s_fu_302   |    0    |    25   | 28.5364 |   2933  |   1747  |    0    |
|          |  grp_quantize_activation_fu_319 |    0    |    5    |  3.721  |   1100  |   983   |    0    |
|          | grp_linear_forward_no_mu_fu_326 |    0    |    4    |  7.076  |   1124  |   799   |    0    |
|          | grp_apply_rotary_pos_emb_fu_344 |    10   |    12   |  18.056 |   790   |   645   |    0    |
|          |     grp_GEMM_3D_float_fu_356    |    0    |    5    |  5.307  |   338   |   281   |    0    |
|   call   |    grp_GEMM_3D_float_1_fu_363   |    0    |    5    |  5.307  |   334   |   276   |    0    |
|          |     grp_cache_update_fu_370     |    0    |    0    |  3.538  |   129   |   302   |    0    |
|          | grp_transpose_last_two_d_fu_379 |    0    |    0    |  1.769  |   113   |   213   |    0    |
|          |   grp_reshape_2D_to_3D_fu_385   |    0    |    0    |  1.769  |    71   |   110   |    0    |
|          |      grp_init_2d_mem_fu_391     |    0    |    0    |    0    |    22   |    26   |    0    |
|          |      grp_init_2d_mem_fu_397     |    0    |    0    |    0    |    22   |    26   |    0    |
|          |      grp_init_2d_mem_fu_403     |    0    |    0    |    0    |    22   |    26   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|    mul   |            grp_fu_498           |    0    |    12   |    0    |   471   |   320   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sub_ln1265_fu_447        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        sub_ln1148_fu_514        |    0    |    0    |    0    |    0    |   124   |    0    |
|    sub   |         sub_ln703_fu_538        |    0    |    0    |    0    |    0    |    42   |    0    |
|          |         sub_ln210_fu_595        |    0    |    0    |    0    |    0    |    13   |    0    |
|          |         sub_ln203_fu_621        |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |             h_fu_421            |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln178_fu_459        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |        add_ln1265_fu_469        |    0    |    0    |    0    |    0    |    15   |    0    |
|    add   |         add_ln208_fu_561        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln209_fu_637        |    0    |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln210_fu_643        |    0    |    0    |    0    |    0    |    12   |    0    |
|          |         add_ln203_fu_648        |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |       select_ln1148_fu_529      |    0    |    0    |    0    |    0    |    35   |    0    |
|          |      select_ln1148_2_fu_547     |    0    |    0    |    0    |    0    |    38   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        icmp_ln176_fu_415        |    0    |    0    |    0    |    0    |    11   |    0    |
|   icmp   |        icmp_ln178_fu_453        |    0    |    0    |    0    |    0    |    9    |    0    |
|          |        icmp_ln208_fu_555        |    0    |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln209_fu_631        |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |          tmp_59_fu_427          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_60_fu_435          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          shl_ln5_fu_487         |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          shl_ln_fu_571          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        shl_ln210_1_fu_583       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_61_fu_601          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_62_fu_609          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        zext_ln1265_fu_443       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1265_2_fu_465      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln210_fu_579        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |       zext_ln210_2_fu_591       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln203_fu_617        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln209_fu_627        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln210_1_fu_661       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|          |        sext_ln1265_fu_474       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln1148_fu_494       |    0    |    0    |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln703_fu_535        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       sext_ln703_1_fu_544       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln203_fu_653        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln210_fu_658        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
| bitselect|          tmp_80_fu_479          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|          tmp_83_fu_504          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_81_fu_519          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |        trunc_ln210_fu_567       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                 |    10   |    92   | 85.7392 |  11116  |  14024  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------------+--------+--------+--------+--------+
|    attn_output_0   |    5   |    0   |    0   |    0   |
| attn_output_2D_0_V |    5   |    0   |    0   |    0   |
|  attn_weights_0_V  |    2   |    0   |    0   |    0   |
|    k_cache_upd_V   |   38   |    0   |    0   |    0   |
|     k_embed_0_V    |    5   |    0   |    0   |    0   |
|     k_proj_0_V     |    5   |    0   |    0   |    0   |
|    k_proj_re_0_V   |    5   |    0   |    0   |    0   |
| k_proj_transposed_V|   38   |    0   |    0   |    0   |
|     q_embed_0_V    |    5   |    0   |    0   |    0   |
|     q_proj_0_V     |    5   |    0   |    0   |    0   |
|    q_proj_re_0_V   |    5   |    0   |    0   |    0   |
|quantized_final_outp|    1   |    0   |    0   |    0   |
|quantized_hidden_sta|    1   |    0   |    0   |    0   |
|    v_cache_upd_V   |   38   |    0   |    0   |    0   |
|     v_proj_0_V     |    5   |    0   |    0   |    0   |
|    v_proj_re_0_V   |    5   |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+
|        Total       |   168  |    0   |    0   |    0   |
+--------------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     add_ln178_reg_682     |    3   |
|     add_ln208_reg_727     |    5   |
|     add_ln209_reg_745     |    7   |
|     add_ln210_reg_750     |   12   |
| attn_output_0_addr_reg_755|   11   |
|attn_weights_0_V_ad_reg_687|    7   |
|attn_weights_0_V_lo_reg_692|   38   |
|      d107_0_0_reg_282     |    7   |
|       d_0_0_reg_260       |    3   |
|      h106_0_0_reg_271     |    5   |
|        h_0_reg_249        |    5   |
|         h_reg_669         |    5   |
|     mul_ln1148_reg_708    |   117  |
|          reg_410          |   38   |
|   select_ln1148_reg_718   |   35   |
|    sext_ln1148_reg_703    |   117  |
|     sub_ln1265_reg_674    |    8   |
|     sub_ln203_reg_737     |   12   |
|     sub_ln210_reg_732     |   12   |
|       tmp_80_reg_697      |    1   |
|       tmp_83_reg_713      |   35   |
+---------------------------+--------+
|           Total           |   483  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_218        |  p0  |   2  |   7  |   14   ||    9    |
|        grp_access_fu_230        |  p0  |   2  |  11  |   22   ||    9    |
|    grp_rms_norm_1536_s_fu_293   |  p2  |   2  |  38  |   76   ||    9    |
| grp_linear_forward_no_mu_fu_326 |  p4  |   4  |   8  |   32   ||    21   |
| grp_linear_forward_no_mu_fu_326 |  p5  |   4  |  26  |   104  ||    9    |
|     grp_cache_update_fu_370     |  p1  |   2  |  38  |   76   ||    9    |
|      grp_init_2d_mem_fu_391     |  p1  |   2  |  38  |   76   ||    9    |
|            grp_fu_498           |  p1  |   2  |  58  |   116  ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   516  ||  14.335 ||    84   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   10   |   92   |   85   |  11116 |  14024 |    0   |
|   Memory  |   168  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   14   |    -   |   84   |    -   |
|  Register |    -   |    -   |    -   |   483  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   178  |   92   |   100  |  11599 |  14108 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
