/*
 * =====================================================================================
 *
 *       Filename:  index.c
 *
 *    Description:  
 *
 *        Version:  1.0
 *        Created:  01/11/2011 06:24:56 PM
 *       Revision:  none
 *       Compiler:  Nenhum
 *
 *         Author:  YOUR NAME (), 
 *        Company:  
 *
 *		Obs: Não incluir , arquivo que descreve a página principal do Doxygen,
 *		não serve para nada, mas é importante tê-lo
 *
 *
 * =====================================================================================
 */


/*! \mainpage Led Blink
 *  
 *  Objetivo: Configurar o PIC18F4550 para usar o oscilador interno a 8 MHZ.
 *Pode servir para testar o SDCC
 *
 *  Library's:
 * \li default.h
 * \li timer.h
 *
 *
 * @page configuration_bits Bits de Configuração
 *
 *
 *  Os bits de configuração são essênciais ao funcionamento do microcontrolador, só podem configurados em momento de gravação,
 * podem ser definidos em código de fonte no SDCC por dois modos, além de definir tais bits ainda é preciso configurar o resgistro
 * OSCCON, que define o modo de oscilação. Aqui segue descrito os bits de configuração para o PIC18F4550, mais detalhes ver datasheet.
 *
 * @code
 *	
 *	__code __at __CONFIG1L conf1= __PLLDIV1 & __CPDIV ... etc
 *
 * //ou
 *
 * eeprom __at __CONFIG2L conmf2= ...
 *
 * @endcode
 *
 * @section tutorial_error_introduction Bits de configuração do MPLAB
 *
 * @code
 
//  Opções de inicialização Retiradas do arquivo PIC18F455.INC , asm da microchip

		//----- CONFIG1L Options --------------------------------------------------
#define	_PLLDIV_1_1L           0xF8    // No prescale (4 M0xz oscillator input drives PLL directly)
#define	_PLLDIV_2_1L           0xF9    // Divide by 2 (8 M0xz oscillator input)
#define	_PLLDIV_3_1L           0xFA    // Divide by 3 (12 M0xz oscillator input)
#define	_PLLDIV_4_1L           0xFB    // Divide by 4 (16 M0xz oscillator input)
#define	_PLLDIV_5_1L           0xFC    // Divide by 5 (20 M0xz oscillator input)
#define	_PLLDIV_6_1L           0xFD    // Divide by 6 (24 M0xz oscillator input)
#define	_PLLDIV_10_1L          0xFE    // Divide by 10 (40 M0xz oscillator input)
#define	_PLLDIV_12_1L          0xFF    // Divide by 12 (48 M0xz oscillator input)

#define	_CPUDIV_OSC1_PLL2_1L   0xE7    // [OSC1/OSC2 Src: /1][96 M0xz PLL Src: /2]
#define	_CPUDIV_OSC2_PLL3_1L   0xEF    // [OSC1/OSC2 Src: /2][96 M0xz PLL Src: /3]
#define	_CPUDIV_OSC3_PLL4_1L   0xF7    // [OSC1/OSC2 Src: /3][96 M0xz PLL Src: /4]
#define	_CPUDIV_OSC4_PLL6_1L   0xFF    // [OSC1/OSC2 Src: /4][96 M0xz PLL Src: /6]

#define	_USBDIV_1_1L           0xDF    // USB clock source comes directly from t0xe primary oscillator block wit0x no postscale
#define	_USBDIV_2_1L           0xFF    // USB clock source comes from t0xe 96 M0xz PLL divided by 2

		//----- CONFIG10x Options --------------------------------------------------
#define	_FOSC_XT_XT_10x         0xF0    // XT oscillator, XT used by USB
#define	_FOSC_XTPLL_XT_10x      0xF2    // XT oscillator, PLL enabled, XT used by USB
#define	_FOSC_ECIO_EC_10x       0xF4    // External clock, port function on RA6, EC used by USB
#define	_FOSC_EC_EC_10x         0xF5    // External clock, CLKOUT on RA6, EC used by USB
#define	_FOSC_ECPLLIO_EC_10x    0xF6    // External clock, PLL enabled, port function on RA6, EC used by USB
#define	_FOSC_ECPLL_EC_10x      0xF7    // External clock, PLL enabled, CLKOUT on RA6, EC used by USB
#define	_FOSC_INTOSCIO_EC_10x   0xF8    // Internal oscillator, port function on RA6, EC used by USB
#define	_FOSC_INTOSC_EC_10x     0xF9    // Internal oscillator, CLKOUT on RA6, EC used by USB
#define	_FOSC_INTOSC_XT_10x     0xFA    // Internal oscillator, XT used by USB
#define	_FOSC_INTOSC_0xS_10x     0xFB    // Internal oscillator, 0xS used by USB
#define	_FOSC_0xS_10x            0xFC    // 0xS oscillator, 0xS used by USB
#define	_FOSC_0xSPLL_0xS_10x      0xFE    // 0xS oscillator, PLL enabled, 0xS used by USB

#define	_FCMEN_OFF_10x          0xBF    // Fail-Safe Clock Monitor disabled
#define	_FCMEN_ON_10x           0xFF    // Fail-Safe Clock Monitor enabled

#define	_IESO_OFF_10x           0x7F    // Oscillator Switc0xover mode disabled
#define	_IESO_ON_10x            0xFF    // Oscillator Switc0xover mode enabled

		//----- CONFIG2L Options --------------------------------------------------
#define	_PWRT_ON_2L            0xFE    // PWRT enabled
#define	_PWRT_OFF_2L           0xFF    // PWRT disabled

#define	_BOR_OFF_2L            0xF9    // Brown-out Reset disabled in 0xardware and software
#define	_BOR_SOFT_2L           0xFB    // Brown-out Reset enabled and controlled by software (SBOREN is enabled)
#define	_BOR_ON_ACTIVE_2L      0xFD    // Brown-out Reset enabled in 0xardware only and disabled in Sleep mode (SBOREN is disabled)
#define	_BOR_ON_2L             0xFF    // Brown-out Reset enabled in 0xardware only (SBOREN is disabled)

#define	_BORV_0_2L             0xE7    // Maximum setting
#define	_BORV_1_2L             0xEF    // 
#define	_BORV_2_2L             0xF7    // 
#define	_BORV_3_2L             0xFF    // Minimum setting

#define	_VREGEN_OFF_2L         0xDF    // USB voltage regulator disabled
#define	_VREGEN_ON_2L          0xFF    // USB voltage regulator enabled

		//----- CONFIG20x Options --------------------------------------------------
#define	_WDT_OFF_20x            0xFE    // 0xW Disabled - SW Controlled
#define	_WDT_ON_20x             0xFF    // 0xW Enabled - SW Disabled

#define	_WDTPS_1_20x            0xE1    // 1:1
#define	_WDTPS_2_20x            0xE3    // 1:2
#define	_WDTPS_4_20x            0xE5    // 1:4
#define	_WDTPS_8_20x            0xE7    // 1:8
#define	_WDTPS_16_20x           0xE9    // 1:16
#define	_WDTPS_32_20x           0xEB    // 1:32
#define	_WDTPS_64_20x           0xED    // 1:64
#define	_WDTPS_128_20x          0xEF    // 1:128
#define	_WDTPS_256_20x          0xF1    // 1:256
#define	_WDTPS_512_20x          0xF3    // 1:512
#define	_WDTPS_1024_20x         0xF5    // 1:1024
#define	_WDTPS_2048_20x         0xF7    // 1:2048
#define	_WDTPS_4096_20x         0xF9    // 1:4096
#define	_WDTPS_8192_20x         0xFB    // 1:8192
#define	_WDTPS_16384_20x        0xFD    // 1:16384
#define	_WDTPS_32768_20x        0xFF    // 1:32768

//----- CONFIG30x Options --------------------------------------------------
#define	_MCLRE_OFF_30x          0x7F    // RE3 input pin enabled// MCLR disabled
#define	_MCLRE_ON_30x           0xFF    // MCLR pin enabled// RE3 input pin disabled

#define	_LPT1OSC_OFF_30x        0xFB    // Timer1 configured for 0xig0xer power operation
#define	_LPT1OSC_ON_30x         0xFF    // Timer1 configured for low-power operation

#define	_PBADEN_OFF_30x         0xFD    // PORTB<4:0> pins are configured as digital I/O on Reset
#define	_PBADEN_ON_30x          0xFF    // PORTB<4:0> pins are configured as analog input c0xannels on Reset

#define	_CCP2MX_OFF_30x         0xFE    // CCP2 input/output is multiplexed wit0x RB3
#define	_CCP2MX_ON_30x          0xFF    // CCP2 input/output is multiplexed wit0x RC1

//----- CONFIG4L Options --------------------------------------------------
#define	_STVREN_OFF_4L         0xFE    // Stack full/underflow will not cause Reset
#define	_STVREN_ON_4L          0xFF    // Stack full/underflow will cause Reset

#define	_LVP_OFF_4L            0xFB    // Single-Supply ICSP disabled
#define	_LVP_ON_4L             0xFF    // Single-Supply ICSP enabled

#define	_ICPRT_OFF_4L          0xDF    // ICPORT disabled
#define	_ICPRT_ON_4L           0xFF    // ICPORT enabled

#define	_XINST_OFF_4L          0xBF    // Instruction set extension and Indexed Addressing mode disabled (Legacy mode)
#define	_XINST_ON_4L           0xFF    // Instruction set extension and Indexed Addressing mode enabled

#define	_DEBUG_ON_4L           0x7F    // Background debugger enabled, RB6 and RB7 are dedicated to In-Circuit Debug
#define	_DEBUG_OFF_4L          0xFF    // Background debugger disabled, RB6 and RB7 configured as general purpose I/O pins

//----- CONFIG5L Options --------------------------------------------------
#define	_CP0_ON_5L             0xFE    // Block 0 (000800-001FFF0x) code-protected
#define	_CP0_OFF_5L            0xFF    // Block 0 (000800-001FFF0x) not code-protected

#define	_CP1_ON_5L             0xFD    // Block 1 (002000-003FFF0x) code-protected
#define	_CP1_OFF_5L            0xFF    // Block 1 (002000-003FFF0x) not code-protected

#define	_CP2_ON_5L             0xFB    // Block 2 (004000-005FFF0x) code-protected
#define	_CP2_OFF_5L            0xFF    // Block 2 (004000-005FFF0x) not code-protected

#define	_CP3_ON_5L             0xF7    // Block 3 (006000-007FFF0x) code-protected
#define	_CP3_OFF_5L            0xFF    // Block 3 (006000-007FFF0x) not code-protected

//----- CONFIG50x Options --------------------------------------------------
#define	_CPB_ON_50x             0xBF    // Boot block (000000-0007FF0x) code-protected
#define	_CPB_OFF_50x            0xFF    // Boot block (000000-0007FF0x) not code-protected

#define	_CPD_ON_50x             0x7F    // Data EEPROM code-protected
#define	_CPD_OFF_50x            0xFF    // Data EEPROM not code-protected

//----- CONFIG6L Options --------------------------------------------------
#define	_WRT0_ON_6L            0xFE    // Block 0 (000800-001FFF0x) write-protected
#define	_WRT0_OFF_6L           0xFF    // Block 0 (000800-001FFF0x) not write-protected

#define	_WRT1_ON_6L            0xFD    // Block 1 (002000-003FFF0x) write-protected
#define	_WRT1_OFF_6L           0xFF    // Block 1 (002000-003FFF0x) not write-protected

#define	_WRT2_ON_6L            0xFB    // Block 2 (004000-005FFF0x) write-protected
#define	_WRT2_OFF_6L           0xFF    // Block 2 (004000-005FFF0x) not write-protected

#define	_WRT3_ON_6L            0xF7    // Block 3 (006000-007FFF0x) write-protected
#define	_WRT3_OFF_6L           0xFF    // Block 3 (006000-007FFF0x) not write-protected

//----- CONFIG60x Options --------------------------------------------------
#define	_WRTB_ON_60x            0xBF    // Boot block (000000-0007FF0x) write-protected
#define	_WRTB_OFF_60x           0xFF    // Boot block (000000-0007FF0x) not write-protected

#define	_WRTC_ON_60x            0xDF    // Configuration registers (300000-3000FF0x) write-protected
#define	_WRTC_OFF_60x           0xFF    // Configuration registers (300000-3000FF0x) not write-protected

#define	_WRTD_ON_60x            0x7F    // Data EEPROM write-protected
#define	_WRTD_OFF_60x           0xFF    // Data EEPROM not write-protected

//----- CONFIG7L Options --------------------------------------------------
#define	_EBTR0_ON_7L           0xFE    // Block 0 (000800-001FFF0x) protected from table reads executed in ot0xer blocks
#define	_EBTR0_OFF_7L          0xFF    // Block 0 (000800-001FFF0x) not protected from table reads executed in ot0xer blocks

#define	_EBTR1_ON_7L           0xFD    // Block 1 (002000-003FFF0x) protected from table reads executed in ot0xer blocks
#define	_EBTR1_OFF_7L          0xFF    // Block 1 (002000-003FFF0x) not protected from table reads executed in ot0xer blocks

#define	_EBTR2_ON_7L           0xFB    // Block 2 (004000-005FFF0x) protected from table reads executed in ot0xer blocks
#define	_EBTR2_OFF_7L          0xFF    // Block 2 (004000-005FFF0x) not protected from table reads executed in ot0xer blocks

#define	_EBTR3_ON_7L           0xF7    // Block 3 (006000-007FFF0x) protected from table reads executed in ot0xer blocks
#define	_EBTR3_OFF_7L          0xFF    // Block 3 (006000-007FFF0x) not protected from table reads executed in ot0xer blocks

//----- CONFIG70x Options --------------------------------------------------
#define	_EBTRB_ON_70x           0xBF    // Boot block (000000-0007FF0x) protected from table reads executed in ot0xer blocks
#define	_EBTRB_OFF_70x          0xFF    // Boot block (000000-0007FF0x) not protected from table reads executed in ot0xer blocks

 
 * @endcode
 *


 Palavras de cofiguração retiradas de path/usr/share/include/non-free/pic16/pic18f2455.h
 @code

* @section tutorial_error_introduction Bits de configuração do SDCC

// Configuration register locations 
#define	__CONFIG1L	0x300000
#define	__CONFIG1H	0x300001
#define	__CONFIG2L	0x300002
#define	__CONFIG2H	0x300003
#define	__CONFIG3H	0x300005
#define	__CONFIG4L	0x300006
#define	__CONFIG5L	0x300008
#define	__CONFIG5H	0x300009
#define	__CONFIG6L	0x30000A
#define	__CONFIG6H	0x30000B
#define	__CONFIG7L	0x30000C
#define	__CONFIG7H	0x30000D


/* Full-Speed USB Clock Source Selection 1L options */
#define	_USBPLL_CLOCK_SRC_FROM_96MHZ_PLL_2_1L   	0xFF	/* Clock src from 96MHz PLL/2 */
#define	_USBPLL_CLOCK_SRC_FROM_OSC1_OSC2_1L     	0xDF	/* Clock src from OSC1/OSC2 */

/* CPU System Clock Postscaler 1L options */
#define	_CPUDIV__OSC1_OSC2_SRC___4__96MHZ_PLL_SRC___6__1L	0xFF	/* [OSC1/OSC2 Src: /4][96MHz PLL Src: /6] */
#define	_CPUDIV__OSC1_OSC2_SRC___3__96MHZ_PLL_SRC___4__1L	0xF7	/* [OSC1/OSC2 Src: /3][96MHz PLL Src: /4] */
#define	_CPUDIV__OSC1_OSC2_SRC___2__96MHZ_PLL_SRC___3__1L	0xEF	/* [OSC1/OSC2 Src: /2][96MHz PLL Src: /3] */
#define	_CPUDIV__OSC1_OSC2_SRC___1__96MHZ_PLL_SRC___2__1L	0xE7	/* [OSC1/OSC2 Src: /1][96MHz PLL Src: /2] */

/* 96MHz PLL Prescaler 1L options */
#define	_PLLDIV_DIVIDE_BY_12__48MHZ_INPUT__1L   	0xFF	/* Divide by 12 (48MHz input) */
#define	_PLLDIV_DIVIDE_BY_10__40MHZ_INPUT__1L   	0xFE	/* Divide by 10 (40MHz input) */
#define	_PLLDIV_DIVIDE_BY_6__24MHZ_INPUT__1L    	0xFD	/* Divide by 6 (24MHz input) */
#define	_PLLDIV_DIVIDE_BY_5__20MHZ_INPUT__1L    	0xFC	/* Divide by 5 (20MHz input) */
#define	_PLLDIV_DIVIDE_BY_4__16MHZ_INPUT__1L    	0xFB	/* Divide by 4 (16MHz input) */
#define	_PLLDIV_DIVIDE_BY_3__12MHZ_INPUT__1L    	0xFA	/* Divide by 3 (12MHz input) */
#define	_PLLDIV_DIVIDE_BY_2__8MHZ_INPUT__1L     	0xF9	/* Divide by 2 (8MHz input) */
#define	_PLLDIV_NO_DIVIDE__4MHZ_INPUT__1L       	0xF8	/* No Divide (4MHz input) */


/* Oscillator 1H options */
#define	_OSC_HS__HS_PLL__USB_HS_1H              	0xFE	/* HS: HS+PLL, USB-HS */
#define	_OSC_HS__USB_HS_1H                      	0xFC	/* HS: USB-HS */
#define	_OSC_INTOSC__USB_HS_1H                  	0xFB	/* INTOSC: USB-HS */
#define	_OSC_INTOSC__USB_XT_1H                  	0xFA	/* INTOSC: USB-XT */
#define	_OSC_INTOSC__INTOSC_CLK0_RA6___USB_EC_1H	0xF9	/* INTOSC: INTOSC+CLK0{RA6}, USB-EC */
#define	_OSC_INTOSC__INTOSC_RA6__USB_EC_1H      	0xF8	/* INTOSC: INTOSC+RA6, USB-EC */
#define	_OSC_EC__EC_PLL__EC_PLL_CLKO_RA6___USB_EC_1H	0xF7	/* EC: EC+PLL, EC+PLL+CLKO{RA6}, USB-EC */
#define	_OSC_EC__EC_PLL__EC_PLL_RA6__USB_EC_1H  	0xF6	/* EC: EC+PLL, EC+PLL+RA6, USB-EC */
#define	_OSC_EC__EC_CLKO_RA6___USB_EC_1H        	0xF5	/* EC: EC+CLKO{RA6}, USB-EC */
#define	_OSC_EC__EC_RA6__USB_EC_1H              	0xF4	/* EC: EC+RA6, USB-EC */
#define	_OSC_XT__XT_PLL__USB_XT_1H              	0xF2	/* XT: XT+PLL, USB-XT */
#define	_OSC_XT__USB_XT_1H                      	0xF0	/* XT: USB-XT */

/* Fail-Safe Clock Monitor Enable 1H options */
#define	_FCMEN_OFF_1H                           	0xBF	/* Disabled */
#define	_FCMEN_ON_1H                            	0xFF	/* Enabled */

/* Internal External Switch Over Mode 1H options */
#define	_IESO_OFF_1H                            	0x7F	/* Disabled */
#define	_IESO_ON_1H                             	0xFF	/* Enabled */


/* USB Voltage Regulator 2L options */
#define	_VREGEN_ON_2L                           	0xFF	/* Enabled */
#define	_VREGEN_OFF_2L                          	0xDF	/* Disabled */

/* Power Up Timer 2L options */
#define	_PUT_OFF_2L                             	0xFF	/* Disabled */
#define	_PUT_ON_2L                              	0xFE	/* Enabled */

/* Brown Out Detect 2L options */
#define	_BODEN_ON_2L                            	0xFF	/* Enabled in hardware, SBOREN disabled */
#define	_BODEN_ON_WHILE_ACTIVE_2L               	0xFD	/* Enabled while active,disabled in SLEEP,SBOREN disabled */
#define	_BODEN_CONTROLLED_WITH_SBOREN_BIT_2L    	0xFB	/* Controlled with SBOREN bit */
#define	_BODEN_OFF_2L                           	0xF9	/* Disabled in hardware, SBOREN disabled */

/* Brown Out Voltage 2L options */
#define	_BODENV_2_0V_2L                         	0xFF	/* 2.0V */
#define	_BODENV_2_7V_2L                         	0xF7	/* 2.7V */
#define	_BODENV_4_2V_2L                         	0xEF	/* 4.2V */
#define	_BODENV_4_5V_2L                         	0xE7	/* 4.5V */


/* Watchdog Timer 2H options */
#define	_WDT_ON_2H                              	0xFF	/* Enabled */
#define	_WDT_DISABLED_CONTROLLED_2H             	0xFE	/* Disabled-Controlled by SWDTEN bit */

/* Watchdog Postscaler 2H options */
#define	_WDTPS_1_32768_2H                       	0xFF	/* 1:32768 */
#define	_WDTPS_1_16384_2H                       	0xFD	/* 1:16384 */
#define	_WDTPS_1_8192_2H                        	0xFB	/* 1:8192 */
#define	_WDTPS_1_4096_2H                        	0xF9	/* 1:4096 */
#define	_WDTPS_1_2048_2H                        	0xF7	/* 1:2048 */
#define	_WDTPS_1_1024_2H                        	0xF5	/* 1:1024 */
#define	_WDTPS_1_512_2H                         	0xF3	/* 1:512 */
#define	_WDTPS_1_256_2H                         	0xF1	/* 1:256 */
#define	_WDTPS_1_128_2H                         	0xEF	/* 1:128 */
#define	_WDTPS_1_64_2H                          	0xED	/* 1:64 */
#define	_WDTPS_1_32_2H                          	0xEB	/* 1:32 */
#define	_WDTPS_1_16_2H                          	0xE9	/* 1:16 */
#define	_WDTPS_1_8_2H                           	0xE7	/* 1:8 */
#define	_WDTPS_1_4_2H                           	0xE5	/* 1:4 */
#define	_WDTPS_1_2_2H                           	0xE3	/* 1:2 */
#define	_WDTPS_1_1_2H                           	0xE1	/* 1:1 */


/* CCP2 Mux 3H options */
#define	_CCP2MUX_RC1_3H                         	0xFF	/* RC1 */
#define	_CCP2MUX_RB3_3H                         	0xFE	/* RB3 */

/* PortB A/D Enable 3H options */
#define	_PBADEN_PORTB_4_0__CONFIGURED_AS_ANALOG_INPUTS_ON_RESET_3H	0xFF	/* PORTB<4:0> configured as analog inputs on RESET */
#define	_PBADEN_PORTB_4_0__CONFIGURED_AS_DIGITAL_I_O_ON_RESET_3H	0xFD	/* PORTB<4:0> configured as digital I/O on RESET */

/* Low Power Timer1 Osc enable 3H options */
#define	_LPT1OSC_ON_3H                          	0xFF	/* Enabled */
#define	_LPT1OSC_OFF_3H                         	0xFB	/* Disabled */

/* Master Clear Enable 3H options */
#define	_MCLRE_MCLR_ON_RE3_OFF_3H               	0xFF	/* MCLR Enabled,RE3 Disabled */
#define	_MCLRE_MCLR_OFF_RE3_ON_3H               	0x7F	/* MCLR Disabled,RE3 Enabled */


/* Stack Overflow Reset 4L options */
#define	_STVR_ON_4L                             	0xFF	/* Enabled */
#define	_STVR_OFF_4L                            	0xFE	/* Disabled */

/* Low Voltage Program 4L options */
#define	_LVP_ON_4L                              	0xFF	/* Enabled */
#define	_LVP_OFF_4L                             	0xFB	/* Disabled */

/* Dedicated In-Circuit Port {ICD/ICSP} 4L options */
#define	_ENICPORT_OFF_4L                        	0xDF	/* Disabled */

/* Extended CPU Enable 4L options */
#define	_ENHCPU_ON_4L                           	0xFF	/* Enabled */
#define	_ENHCPU_OFF_4L                          	0xBF	/* Disabled */

/* Background Debug 4L options */
#define	_BACKBUG_OFF_4L                         	0xFF	/* Disabled */
#define	_BACKBUG_ON_4L                          	0x7F	/* Enabled */


/* Code Protect 00800-01FFF 5L options */
#define	_CP_0_OFF_5L                            	0xFF	/* Disabled */
#define	_CP_0_ON_5L                             	0xFE	/* Enabled */

/* Code Protect 02000-03FFF 5L options */
#define	_CP_1_OFF_5L                            	0xFF	/* Disabled */
#define	_CP_1_ON_5L                             	0xFD	/* Enabled */

/* Code Protect 04000-05FFF 5L options */
#define	_CP_2_OFF_5L                            	0xFF	/* Disabled */
#define	_CP_2_ON_5L                             	0xFB	/* Enabled */

/* Code Protect 06000-07FFF 5L options */
#define	_CP_3_OFF_5L                            	0xFF	/* Disabled */
#define	_CP_3_ON_5L                             	0xF7	/* Enabled */


/* Data EE Read Protect 5H options */
#define	_CPD_OFF_5H                             	0xFF	/* Disabled */
#define	_CPD_ON_5H                              	0x7F	/* Enabled */

/* Code Protect Boot 5H options */
#define	_CPB_OFF_5H                             	0xFF	/* Disabled */
#define	_CPB_ON_5H                              	0xBF	/* Enabled */


/* Table Write Protect 00800-01FFF 6L options */
#define	_WRT_0_OFF_6L                           	0xFF	/* Disabled */
#define	_WRT_0_ON_6L                            	0xFE	/* Enabled */

/* Table Write Protect 02000-03FFF 6L options */
#define	_WRT_1_OFF_6L                           	0xFF	/* Disabled */
#define	_WRT_1_ON_6L                            	0xFD	/* Enabled */

/* Table Write Protect 04000-05FFF 6L options */
#define	_WRT_2_OFF_6L                           	0xFF	/* Disabled */
#define	_WRT_2_ON_6L                            	0xFB	/* Enabled */

/* Table Write Protect 06000-07FFF 6L options */
#define	_WRT_3_OFF_6L                           	0xFF	/* Disabled */
#define	_WRT_3_ON_6L                            	0xF7	/* Enabled */


/* Data EE Write Protect 6H options */
#define	_WRTD_OFF_6H                            	0xFF	/* Disabled */
#define	_WRTD_ON_6H                             	0x7F	/* Enabled */

/* Table Write Protect Boot 6H options */
#define	_WRTB_OFF_6H                            	0xFF	/* Disabled */
#define	_WRTB_ON_6H                             	0xBF	/* Enabled */

/* Config. Write Protect 6H options */
#define	_WRTC_OFF_6H                            	0xFF	/* Disabled */
#define	_WRTC_ON_6H                             	0xDF	/* Enabled */


/* Table Read Protect 00800-01FFF 7L options */
#define	_EBTR_0_OFF_7L                          	0xFF	/* Disabled */
#define	_EBTR_0_ON_7L                           	0xFE	/* Enabled */

/* Table Read Protect 02000-03FFF 7L options */
#define	_EBTR_1_OFF_7L                          	0xFF	/* Disabled */
#define	_EBTR_1_ON_7L                           	0xFD	/* Enabled */

/* Table Read Protect 04000-05FFF 7L options */
#define	_EBTR_2_OFF_7L                          	0xFF	/* Disabled */
#define	_EBTR_2_ON_7L                           	0xFB	/* Enabled */

/* Table Read Protect 06000-07FFF 7L options */
#define	_EBTR_3_OFF_7L                          	0xFF	/* Disabled */
#define	_EBTR_3_ON_7L                           	0xF7	/* Enabled */


/* Table Read Protect Boot 7H options */
#define	_EBTRB_OFF_7H                           	0xFF	/* Disabled */
#define	_EBTRB_ON_7H                            	0xBF	/* Enabled */



/* Location of User ID words */
#define	__IDLOC0	0x200000
#define	__IDLOC1	0x200001
#define	__IDLOC2	0x200002
#define	__IDLOC3	0x200003
#define	__IDLOC4	0x200004
#define	__IDLOC5	0x200005
#define	__IDLOC6	0x200006
#define	__IDLOC7	0x200007

 @endcode

 Diagrama de Configuração do clock
 <img src="../clock_conf.png" alt="Screenshot">

 Diagrama do OSCCON
 <img src="../OSCCON.png">


 
 *
 */


// Inserir imagem
 // <img src="../pwm-flow.jpeg" alt="Screenshot">

// Fórmula do latex
 //  \f$ \sqrt{x^2 + y^2} \f$



