
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf4_get_next_ijk'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf4_get_next_ijk
Automatically selected td_fused_top_tdf4_get_next_ijk as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf4_get_next_ijk

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf4_get_next_ijk
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:322$287 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:314$270 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:306$263 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:298$259 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:290$255 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:282$238 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:274$221 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:266$214 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:258$197 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:250$190 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:242$173 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:234$166 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:226$149 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:218$142 in module td_fused_top_tdf4_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:208$127 in module td_fused_top_tdf4_get_next_ijk.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:194$121 in module td_fused_top_tdf4_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:184$106 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:176$102 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:168$85 in module td_fused_top_tdf4_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:138$22 in module td_fused_top_tdf4_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:126$3 in module td_fused_top_tdf4_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:118$1 in module td_fused_top_tdf4_get_next_ijk.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 26 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:0$315'.
  Set init value: \start_once_reg = 1'0
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \i_4 = 16'0000000000000000
  Set init value: \j_4 = 16'0000000000000000
  Set init value: \k_4 = 16'0000000000000000

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:0$315'.
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:341$291'.
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:322$287'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:314$270'.
     1/1: $1\write_r_write[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:306$263'.
     1/1: $1\write_r_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:298$259'.
     1/1: $1\start_write[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:290$255'.
     1/1: $1\real_start[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:282$238'.
     1/1: $1\internal_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:274$221'.
     1/1: $1\indices_2_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:266$214'.
     1/1: $1\indices_2_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:258$197'.
     1/1: $1\indices_2_out1_write[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:250$190'.
     1/1: $1\indices_2_out1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:242$173'.
     1/1: $1\indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:234$166'.
     1/1: $1\indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:226$149'.
     1/1: $1\indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:218$142'.
     1/1: $1\indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:208$127'.
     1/2: $2\ap_phi_mux_k_15_new_0_i_phi_fu_119_p6[15:0]
     2/2: $1\ap_phi_mux_k_15_new_0_i_phi_fu_119_p6[15:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:194$121'.
     1/3: $3\ap_phi_mux_j_15_new_0_i_phi_fu_106_p6[15:0]
     2/3: $2\ap_phi_mux_j_15_new_0_i_phi_fu_106_p6[15:0]
     3/3: $1\ap_phi_mux_j_15_new_0_i_phi_fu_106_p6[15:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:184$106'.
     1/2: $2\ap_phi_mux_j_15_flag_0_i_phi_fu_92_p6[0:0]
     2/2: $1\ap_phi_mux_j_15_flag_0_i_phi_fu_92_p6[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:176$102'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:168$85'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:162$68'.
     1/1: $0\k_4[15:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:156$49'.
     1/1: $0\j_4[15:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:150$28'.
     1/1: $0\i_4[15:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:138$22'.
     1/1: $0\start_once_reg[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:126$3'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:118$1'.
     1/1: $0\ap_CS_fsm[0:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:341$291'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:322$287'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\write_r_write' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:314$270'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\write_r_blk_n' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:306$263'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\start_write' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:298$259'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\real_start' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:290$255'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\internal_ap_ready' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:282$238'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\indices_2_out_write' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:274$221'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\indices_2_out_blk_n' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:266$214'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\indices_2_out1_write' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:258$197'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\indices_2_out1_blk_n' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:250$190'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\indices_1_write' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:242$173'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\indices_1_blk_n' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:234$166'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\indices_0_write' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:226$149'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\indices_0_blk_n' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:218$142'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\ap_phi_mux_k_15_new_0_i_phi_fu_119_p6' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:208$127'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\ap_phi_mux_j_15_new_0_i_phi_fu_106_p6' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:194$121'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\ap_phi_mux_j_15_flag_0_i_phi_fu_92_p6' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:184$106'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:176$102'.
No latch inferred for signal `\td_fused_top_tdf4_get_next_ijk.\ap_done' from process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:168$85'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf4_get_next_ijk.\k_4' using process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:162$68'.
  created $dff cell `$procdff$425' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_get_next_ijk.\j_4' using process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:156$49'.
  created $dff cell `$procdff$426' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_get_next_ijk.\i_4' using process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:150$28'.
  created $dff cell `$procdff$427' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_get_next_ijk.\start_once_reg' using process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:138$22'.
  created $dff cell `$procdff$428' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:126$3'.
  created $dff cell `$procdff$429' with positive edge clock.
Creating register for signal `\td_fused_top_tdf4_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:118$1'.
  created $dff cell `$procdff$430' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:0$315'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:341$291'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:322$287'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:322$287'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:314$270'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:314$270'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:306$263'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:306$263'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:298$259'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:298$259'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:290$255'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:290$255'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:282$238'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:282$238'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:274$221'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:274$221'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:266$214'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:266$214'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:258$197'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:258$197'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:250$190'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:250$190'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:242$173'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:242$173'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:234$166'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:234$166'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:226$149'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:226$149'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:218$142'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:218$142'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:208$127'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:208$127'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:194$121'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:194$121'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:184$106'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:184$106'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:176$102'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:176$102'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:168$85'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:168$85'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:162$68'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:162$68'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:156$49'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:156$49'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:150$28'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:150$28'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:138$22'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:138$22'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:126$3'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:126$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:118$1'.
Removing empty process `td_fused_top_tdf4_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:118$1'.
Cleaned up 33 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf4_get_next_ijk.
<suppressed ~149 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf4_get_next_ijk.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf4_get_next_ijk'.
<suppressed ~534 debug messages>
Removed a total of 178 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf4_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$369.
    dead port 2/2 on $mux $procmux$372.
    dead port 2/2 on $mux $procmux$374.
    dead port 1/2 on $mux $procmux$389.
    dead port 1/2 on $mux $procmux$338.
    dead port 2/2 on $mux $procmux$338.
    dead port 1/2 on $mux $procmux$323.
    dead port 2/2 on $mux $procmux$323.
    dead port 2/2 on $mux $procmux$380.
    dead port 1/2 on $mux $procmux$356.
    dead port 2/2 on $mux $procmux$356.
    dead port 1/2 on $mux $procmux$344.
    dead port 2/2 on $mux $procmux$344.
    dead port 1/2 on $mux $procmux$362.
    dead port 1/2 on $mux $procmux$350.
    dead port 2/2 on $mux $procmux$350.
Removed 16 multiplexer ports.
<suppressed ~21 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf4_get_next_ijk.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf4_get_next_ijk'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$430 ($dff) from module td_fused_top_tdf4_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$429 ($dff) from module td_fused_top_tdf4_get_next_ijk (D = $procmux$414_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$428 ($dff) from module td_fused_top_tdf4_get_next_ijk (D = $procmux$409_Y, Q = \start_once_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$435 ($sdff) from module td_fused_top_tdf4_get_next_ijk (D = $procmux$409_Y, Q = \start_once_reg).
Adding EN signal on $procdff$427 ($dff) from module td_fused_top_tdf4_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_tdf4_get_next_ijk.v:361$312_Y, Q = \i_4).
Adding SRST signal on $auto$ff.cc:262:slice$439 ($dffe) from module td_fused_top_tdf4_get_next_ijk (D = \add_ln193_fu_186_p2, Q = \i_4, rval = 16'0000000000000000).
Adding EN signal on $procdff$426 ($dff) from module td_fused_top_tdf4_get_next_ijk (D = $procmux$383_Y, Q = \j_4).
Adding EN signal on $procdff$425 ($dff) from module td_fused_top_tdf4_get_next_ijk (D = $procmux$365_Y, Q = \k_4).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf4_get_next_ijk..
Removed 11 unused cells and 383 unused wires.
<suppressed ~19 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf4_get_next_ijk.
<suppressed ~1 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf4_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf4_get_next_ijk.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf4_get_next_ijk'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$431 ($sdff) from module td_fused_top_tdf4_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$443 ($sdff) from module td_fused_top_tdf4_get_next_ijk.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf4_get_next_ijk..
Removed 2 unused cells and 2 unused wires.
<suppressed ~4 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf4_get_next_ijk.
<suppressed ~16 debug messages>

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf4_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf4_get_next_ijk.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf4_get_next_ijk'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf4_get_next_ijk..
Removed 1 unused cells and 10 unused wires.
<suppressed ~2 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf4_get_next_ijk.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf4_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~13 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf4_get_next_ijk.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf4_get_next_ijk'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf4_get_next_ijk..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf4_get_next_ijk.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf4_get_next_ijk ===

   Number of wires:                 79
   Number of wire bits:            275
   Number of public wires:          44
   Number of public wire bits:     210
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 56
     $add                           48
     $and                            8
     $dffe                          32
     $eq                            64
     $mux                           77
     $not                           10
     $or                             7
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           1
     $sdffce                        16
     $sdffe                          1

End of script. Logfile hash: bb522dfaea, CPU: user 0.11s system 0.00s, MEM: 13.74 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 30% 6x opt_expr (0 sec), 23% 2x read_verilog (0 sec), ...
