;redcode
;assert 1
	SPL 0, #-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, -1
	SUB 31, <-125
	DJN -1, @-20
	JMN @12, #200
	SUB 31, <-125
	MOV -1, <-20
	SUB @121, 183
	SPL 0, #-2
	SUB #0, 0
	SPL 0, -1
	SUB @127, 106
	SUB @121, 106
	SPL 0, -1
	SUB <-8, @22
	JMP <-121, <0
	JMP <-121, <0
	SUB @121, 103
	SPL 0, -1
	JMP <-121, <0
	MOV -1, <-20
	ADD @-130, 209
	SUB 31, <-125
	SUB 31, <-125
	JMP <-121, <0
	JMP <-121, <0
	SLT 100, 9
	ADD 100, 9
	SLT 100, 9
	SUB 31, <-125
	SUB 31, <-425
	SUB @127, 100
	JMP <-121, <0
	SUB @121, 103
	JMN @12, #200
	SUB 12, @10
	MOV -1, <-20
	SUB @19, @2
	MOV @-381, <20
	MOV @-381, <20
	MOV @-81, <20
	MOV @-381, <20
	SUB @127, 100
	CMP -7, <-420
	MOV -7, <-20
	ADD 270, 1
	ADD 270, 1
	MOV -1, <-20
