

================================================================
== Vivado HLS Report for 'k2c_dense'
================================================================
* Date:           Sat Apr 20 22:09:11 2024

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        FaceClassifier
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu160-flgc2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.539|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |                         |              |  Latency  |  Interval | Pipeline|
        |         Instance        |    Module    | min | max | min | max |   Type  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+
        |grp_k2c_dot_1_fu_235     |k2c_dot_1     |    ?|    ?|    ?|    ?|   none  |
        |grp_k2c_bias_add_fu_255  |k2c_bias_add  |    ?|    ?|    ?|    ?|   none  |
        +-------------------------+--------------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    0|    0|         4|          -|          -|     0|    no    |
        | + k2c_dense_label0  |    0|    0|         8|          4|          1|     0|    yes   |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      2|        -|       -|
|Expression           |        -|     11|        0|     885|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        0|     35|    23349|   19002|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|     398|
|Register             |        -|      -|     1136|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|     48|    24485|   20285|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2184|    520|   617600|  308800|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      9|        3|       6|
+---------------------+---------+-------+---------+--------+
|Available            |     6552|   1560|  1852800|  926400|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      3|        1|       2|
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+-------+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT  |
    +--------------------------+----------------------+---------+-------+-------+-------+
    |face_classifier_cdEe_U38  |face_classifier_cdEe  |        0|      2|    227|    214|
    |face_classifier_ceOg_U39  |face_classifier_ceOg  |        0|      3|    128|    135|
    |grp_k2c_bias_add_fu_255   |k2c_bias_add          |        0|      2|    451|    508|
    |grp_k2c_dot_1_fu_235      |k2c_dot_1             |        0|     28|  22543|  18145|
    +--------------------------+----------------------+---------+-------+-------+-------+
    |Total                     |                      |        0|     35|  23349|  19002|
    +--------------------------+----------------------+---------+-------+-------+-------+

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |face_classifier_chbi_U40  |face_classifier_chbi  | i0 + i1 * i2 |
    |face_classifier_cibs_U41  |face_classifier_cibs  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |bound_fu_333_p2                  |     *    |     10|  0|   45|          64|          64|
    |tmp_47_fu_423_p2                 |     *    |      1|  0|   10|          20|          20|
    |axesA_d0                         |     +    |      0|  0|   71|          64|           2|
    |i_s_fu_364_p2                    |     +    |      0|  0|   71|           1|          64|
    |indvar_flatten_next_fu_344_p2    |     +    |      0|  0|  135|         128|           1|
    |j_17_fu_438_p2                   |     +    |      0|  0|   71|          64|           1|
    |k_4_fu_399_p2                    |     +    |      0|  0|   71|          64|           1|
    |tmp_46_fu_413_p2                 |     +    |      0|  0|   20|          13|          13|
    |tmp_48_fu_428_p2                 |     +    |      0|  0|   27|          20|          20|
    |ap_block_state5_on_subcall_done  |    and   |      0|  0|    2|           1|           1|
    |exitcond14_fu_350_p2             |   icmp   |      0|  0|   29|          64|          64|
    |exitcond_flatten_fu_339_p2       |   icmp   |      0|  0|   50|         128|         128|
    |exitcond_fu_394_p2               |   icmp   |      0|  0|   29|          64|          64|
    |icmp_fu_300_p2                   |   icmp   |      0|  0|   29|          63|           1|
    |tmp_fu_277_p2                    |   icmp   |      0|  0|   29|          64|           2|
    |j_mid2_fu_355_p3                 |  select  |      0|  0|   64|           1|           1|
    |outrowidx_mid2_v_v_fu_370_p3     |  select  |      0|  0|   64|           1|          64|
    |outrows2_fu_306_p3               |  select  |      0|  0|   64|           1|          64|
    |ap_enable_pp0                    |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1          |    xor   |      0|  0|    2|           2|           1|
    +---------------------------------+----------+-------+---+-----+------------+------------+
    |Total                            |          |     11|  0|  885|         828|         578|
    +---------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  59|         14|    1|         14|
    |ap_enable_reg_pp0_iter1     |  15|          3|    1|          3|
    |ap_phi_mux_k_phi_fu_228_p4  |   9|          2|   64|        128|
    |axesA_address0              |  15|          3|    1|          3|
    |axesA_ce0                   |  15|          3|    1|          3|
    |bias_array_address0         |  15|          3|   12|         36|
    |bias_array_ce0              |  15|          3|    1|          3|
    |i_reg_192                   |   9|          2|   64|        128|
    |indvar_flatten_reg_181      |   9|          2|  128|        256|
    |input_array_address0        |  15|          3|   12|         36|
    |input_array_ce0             |  15|          3|    1|          3|
    |input_shape_address0        |  15|          3|    3|          9|
    |input_shape_ce0             |  15|          3|    1|          3|
    |j_reg_203                   |   9|          2|   64|        128|
    |k_reg_224                   |   9|          2|   64|        128|
    |kernel_array_address0       |  15|          3|   19|         57|
    |kernel_array_ce0            |  15|          3|    1|          3|
    |kernel_shape_address0       |  15|          3|    3|          9|
    |kernel_shape_ce0            |  15|          3|    1|          3|
    |output_array_address0       |  21|          4|   12|         48|
    |output_array_ce0            |  21|          4|    1|          4|
    |output_array_d0             |  27|          5|   32|        160|
    |output_array_we0            |  21|          4|    1|          4|
    |tmp_45_reg_214              |   9|          2|   32|         64|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       | 398|         82|  520|       1233|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+-----+----+-----+-----------+
    |                 Name                 |  FF | LUT| Bits| Const Bits|
    +--------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                             |   13|   0|   13|          0|
    |ap_enable_reg_pp0_iter0               |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |    1|   0|    1|          0|
    |bound_reg_515                         |  128|   0|  128|          0|
    |exitcond_reg_563                      |    1|   0|    1|          0|
    |exitcond_reg_563_pp0_iter1_reg        |    1|   0|    1|          0|
    |grp_k2c_bias_add_fu_255_ap_start_reg  |    1|   0|    1|          0|
    |grp_k2c_dot_1_fu_235_ap_start_reg     |    1|   0|    1|          0|
    |i_reg_192                             |   64|   0|   64|          0|
    |icmp_reg_470                          |    1|   0|    1|          0|
    |indvar_flatten_next_reg_523           |  128|   0|  128|          0|
    |indvar_flatten_reg_181                |  128|   0|  128|          0|
    |innerdim_reg_505                      |   64|   0|   64|          0|
    |inneridx_mid2_reg_538                 |   13|   0|   13|          0|
    |input_array_load_reg_582              |   32|   0|   32|          0|
    |j_mid2_reg_528                        |   64|   0|   64|          0|
    |j_reg_203                             |   64|   0|   64|          0|
    |k_4_reg_567                           |   64|   0|   64|          0|
    |k_reg_224                             |   64|   0|   64|          0|
    |kernel_array_load_reg_587             |   32|   0|   32|          0|
    |outcols_reg_490                       |   64|   0|   64|          0|
    |output_array_addr_reg_553             |   12|   0|   12|          0|
    |outrowidx_mid2_v_v_reg_533            |   64|   0|   64|          0|
    |tmp_45_reg_214                        |   32|   0|   32|          0|
    |tmp_49_reg_592                        |   32|   0|   32|          0|
    |tmp_67_reg_495                        |   20|   0|   20|          0|
    |tmp_68_reg_500                        |   13|   0|   13|          0|
    |tmp_69_reg_510                        |   13|   0|   13|          0|
    |tmp_71_reg_543                        |   20|   0|   20|          0|
    |tmp_reg_466                           |    1|   0|    1|          0|
    +--------------------------------------+-----+----+-----+-----------+
    |Total                                 | 1136|   0| 1136|          0|
    +--------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     k2c_dense    | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     k2c_dense    | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     k2c_dense    | return value |
|ap_done                | out |    1| ap_ctrl_hs |     k2c_dense    | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     k2c_dense    | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     k2c_dense    | return value |
|output_array_address0  | out |   12|  ap_memory |   output_array   |     array    |
|output_array_ce0       | out |    1|  ap_memory |   output_array   |     array    |
|output_array_we0       | out |    1|  ap_memory |   output_array   |     array    |
|output_array_d0        | out |   32|  ap_memory |   output_array   |     array    |
|output_array_q0        |  in |   32|  ap_memory |   output_array   |     array    |
|input_array_address0   | out |   12|  ap_memory |    input_array   |     array    |
|input_array_ce0        | out |    1|  ap_memory |    input_array   |     array    |
|input_array_q0         |  in |   32|  ap_memory |    input_array   |     array    |
|input_ndim_read        |  in |   64|   ap_none  |  input_ndim_read |    scalar    |
|input_numel_read       |  in |   64|   ap_none  | input_numel_read |    scalar    |
|input_shape_address0   | out |    3|  ap_memory |    input_shape   |     array    |
|input_shape_ce0        | out |    1|  ap_memory |    input_shape   |     array    |
|input_shape_q0         |  in |   64|  ap_memory |    input_shape   |     array    |
|kernel_array_address0  | out |   19|  ap_memory |   kernel_array   |     array    |
|kernel_array_ce0       | out |    1|  ap_memory |   kernel_array   |     array    |
|kernel_array_q0        |  in |   32|  ap_memory |   kernel_array   |     array    |
|kernel_shape_address0  | out |    3|  ap_memory |   kernel_shape   |     array    |
|kernel_shape_ce0       | out |    1|  ap_memory |   kernel_shape   |     array    |
|kernel_shape_q0        |  in |   64|  ap_memory |   kernel_shape   |     array    |
|kernel_shape_address1  | out |    3|  ap_memory |   kernel_shape   |     array    |
|kernel_shape_ce1       | out |    1|  ap_memory |   kernel_shape   |     array    |
|kernel_shape_q1        |  in |   64|  ap_memory |   kernel_shape   |     array    |
|bias_array_address0    | out |   12|  ap_memory |    bias_array    |     array    |
|bias_array_ce0         | out |    1|  ap_memory |    bias_array    |     array    |
|bias_array_q0          |  in |   32|  ap_memory |    bias_array    |     array    |
|fwork_address0         | out |   19|  ap_memory |       fwork      |     array    |
|fwork_ce0              | out |    1|  ap_memory |       fwork      |     array    |
|fwork_we0              | out |    1|  ap_memory |       fwork      |     array    |
|fwork_d0               | out |   32|  ap_memory |       fwork      |     array    |
|fwork_q0               |  in |   32|  ap_memory |       fwork      |     array    |
|fwork_address1         | out |   19|  ap_memory |       fwork      |     array    |
|fwork_ce1              | out |    1|  ap_memory |       fwork      |     array    |
|fwork_q1               |  in |   32|  ap_memory |       fwork      |     array    |
|axesA_address0         | out |    1|  ap_memory |       axesA      |     array    |
|axesA_ce0              | out |    1|  ap_memory |       axesA      |     array    |
|axesA_we0              | out |    1|  ap_memory |       axesA      |     array    |
|axesA_d0               | out |   64|  ap_memory |       axesA      |     array    |
|axesA_q0               |  in |   64|  ap_memory |       axesA      |     array    |
+-----------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!tmp)
	6  / (tmp)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
6 --> 
	7  / true
7 --> 
	8  / (!exitcond_flatten)
	5  / (exitcond_flatten)
8 --> 
	9  / true
9 --> 
	17  / (exitcond)
	10  / (!exitcond)
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	9  / true
17 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)"   --->   Operation 18 'read' 'input_numel_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_ndim_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)"   --->   Operation 19 'read' 'input_ndim_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.45ns)   --->   "%tmp = icmp ult i64 %input_ndim_read_2, 3" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 20 'icmp' 'tmp' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ifconv, label %5" [../C-Code-Original/include/k2c_core_layers.c:27]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.64ns)   --->   "%tmp_43 = add i64 %input_ndim_read_2, -1" [../C-Code-Original/include/k2c_core_layers.c:60]   --->   Operation 22 'add' 'tmp_43' <Predicate = (!tmp)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "store i64 %tmp_43, i64* getelementptr inbounds ([1 x i64]* @axesA, i64 0, i64 0), align 8" [../C-Code-Original/include/k2c_core_layers.c:60]   --->   Operation 23 'store' <Predicate = (!tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_66 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_2, i32 1, i32 63)" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 24 'partselect' 'tmp_66' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.45ns)   --->   "%icmp = icmp ne i63 %tmp_66, 0" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 25 'icmp' 'icmp' <Predicate = (tmp)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 26 'getelementptr' 'input_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.70ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 27 'load' 'outrows' <Predicate = (tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 28 'getelementptr' 'kernel_shape_addr' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (0.70ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 29 'load' 'outcols' <Predicate = (tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 30 'getelementptr' 'kernel_shape_addr_1' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.70ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 31 'load' 'innerdim' <Predicate = (tmp)> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_2, i64 %input_numel_read_2, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, [5 x i64]* %kernel_shape, [1 x i64]* @axesA, [264822 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 32 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (0.00ns)   --->   "call fastcc void @k2c_dot.1([2622 x float]* %output_array, [2622 x float]* %input_array, i64 %input_ndim_read_2, i64 %input_numel_read_2, [5 x i64]* %input_shape, [262200 x float]* %kernel_array, [5 x i64]* %kernel_shape, [1 x i64]* @axesA, [264822 x float]* %fwork)" [../C-Code-Original/include/k2c_core_layers.c:65]   --->   Operation 33 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add([2622 x float]* %output_array, i64 100, [2622 x float]* %bias_array, i64 100)" [../C-Code-Original/include/k2c_core_layers.c:66]   --->   Operation 34 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 35 [1/2] (0.00ns)   --->   "call fastcc void @k2c_bias_add([2622 x float]* %output_array, i64 100, [2622 x float]* %bias_array, i64 100)" [../C-Code-Original/include/k2c_core_layers.c:66]   --->   Operation 35 'call' <Predicate = (!tmp)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 36 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [../C-Code-Original/include/k2c_core_layers.c:69]   --->   Operation 37 'ret' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 8.01>
ST_6 : Operation 38 [1/2] (0.70ns)   --->   "%outrows = load i64* %input_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:31]   --->   Operation 38 'load' 'outrows' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 39 [1/1] (0.54ns)   --->   "%outrows2 = select i1 %icmp, i64 %outrows, i64 1" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 39 'select' 'outrows2' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 40 [1/2] (0.70ns)   --->   "%outcols = load i64* %kernel_shape_addr, align 8" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 40 'load' 'outcols' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i64 %outcols to i20" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 41 'trunc' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i64 %outcols to i13" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 42 'trunc' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/2] (0.70ns)   --->   "%innerdim = load i64* %kernel_shape_addr_1, align 8" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 43 'load' 'innerdim' <Predicate = true> <Delay = 0.70> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i64 %innerdim to i13" [../C-Code-Original/include/k2c_core_layers.c:37]   --->   Operation 44 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%cast = zext i64 %outrows2 to i128" [../C-Code-Original/include/k2c_core_layers.c:30]   --->   Operation 45 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%cast1 = zext i64 %outcols to i128" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 46 'zext' 'cast1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (6.77ns)   --->   "%bound = mul i128 %cast1, %cast" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 47 'mul' 'bound' <Predicate = true> <Delay = 6.77> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.95ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.95>

State 7 <SV = 2> <Delay = 5.73>
ST_7 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i128 [ 0, %_ifconv ], [ %indvar_flatten_next, %4 ]"   --->   Operation 49 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 50 [1/1] (0.00ns)   --->   "%i = phi i64 [ 0, %_ifconv ], [ %outrowidx_mid2_v_v, %4 ]" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 50 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%j = phi i64 [ 0, %_ifconv ], [ %j_17, %4 ]"   --->   Operation 51 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.55ns)   --->   "%exitcond_flatten = icmp eq i128 %indvar_flatten, %bound" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 52 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (1.90ns)   --->   "%indvar_flatten_next = add i128 %indvar_flatten, 1"   --->   Operation 53 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %.loopexit.loopexit, label %.reset" [../C-Code-Original/include/k2c_core_layers.c:36]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (1.45ns)   --->   "%exitcond14 = icmp eq i64 %j, %outcols" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 55 'icmp' 'exitcond14' <Predicate = (!exitcond_flatten)> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.54ns)   --->   "%j_mid2 = select i1 %exitcond14, i64 0, i64 %j" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 56 'select' 'j_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (1.64ns)   --->   "%i_s = add i64 1, %i" [../C-Code-Original/include/k2c_core_layers.c:43]   --->   Operation 57 'add' 'i_s' <Predicate = (!exitcond_flatten)> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.54ns)   --->   "%outrowidx_mid2_v_v = select i1 %exitcond14, i64 %i_s, i64 %i" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 58 'select' 'outrowidx_mid2_v_v' <Predicate = (!exitcond_flatten)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_70 = trunc i64 %outrowidx_mid2_v_v to i13" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 59 'trunc' 'tmp_70' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (1.11ns)   --->   "%outrowidx_mid2 = mul i13 %tmp_68, %tmp_70" [../C-Code-Original/include/k2c_core_layers.c:45]   --->   Operation 60 'mul' 'outrowidx_mid2' <Predicate = (!exitcond_flatten)> <Delay = 1.11> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 61 [1/1] (3.55ns)   --->   "%inneridx_mid2 = mul i13 %tmp_69, %tmp_70" [../C-Code-Original/include/k2c_core_layers.c:46]   --->   Operation 61 'mul' 'inneridx_mid2' <Predicate = (!exitcond_flatten)> <Delay = 3.55> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i64 %j_mid2 to i20" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 62 'trunc' 'tmp_71' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i64 %j_mid2 to i13" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 63 'trunc' 'tmp_72' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%bias_array_addr = getelementptr [2622 x float]* %bias_array, i64 0, i64 %j_mid2" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 64 'getelementptr' 'bias_array_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 65 [2/2] (1.76ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 65 'load' 'bias_array_load' <Predicate = (!exitcond_flatten)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_7 : Operation 66 [1/1] (2.44ns)   --->   "%tmp_44 = add i13 %tmp_72, %outrowidx_mid2" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 66 'add' 'tmp_44' <Predicate = (!exitcond_flatten)> <Delay = 2.44> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 4> <II = 1> <Delay = 0.97> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_44_cast = zext i13 %tmp_44 to i64" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 67 'zext' 'tmp_44_cast' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%output_array_addr = getelementptr [2622 x float]* %output_array, i64 0, i64 %tmp_44_cast" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 68 'getelementptr' 'output_array_addr' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 69 'br' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.53>
ST_8 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)"   --->   Operation 70 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str236)" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 71 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 72 [1/2] (1.76ns)   --->   "%bias_array_load = load float* %bias_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 72 'load' 'bias_array_load' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 73 [1/1] (1.76ns)   --->   "store float %bias_array_load, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 73 'store' <Predicate = true> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_8 : Operation 74 [1/1] (0.95ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.95>

State 9 <SV = 4> <Delay = 6.66>
ST_9 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_45 = phi float [ %bias_array_load, %.reset ], [ %tmp_50, %3 ]" [../C-Code-Original/include/k2c_core_layers.c:49]   --->   Operation 75 'phi' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%k = phi i64 [ 0, %.reset ], [ %k_4, %3 ]"   --->   Operation 76 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (1.45ns)   --->   "%exitcond = icmp eq i64 %k, %innerdim" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 77 'icmp' 'exitcond' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 78 [1/1] (1.64ns)   --->   "%k_4 = add i64 %k, 1" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 78 'add' 'k_4' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %3" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_73 = trunc i64 %k to i20" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 80 'trunc' 'tmp_73' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_74 = trunc i64 %k to i13" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 81 'trunc' 'tmp_74' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (1.27ns)   --->   "%tmp_46 = add i13 %tmp_74, %inneridx_mid2" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 82 'add' 'tmp_46' <Predicate = (!exitcond)> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_46_cast = zext i13 %tmp_46 to i64" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 83 'zext' 'tmp_46_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%input_array_addr = getelementptr [2622 x float]* %input_array, i64 0, i64 %tmp_46_cast" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 84 'getelementptr' 'input_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 85 [2/2] (1.76ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 85 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_9 : Operation 86 [1/1] (3.53ns)   --->   "%tmp_47 = mul i20 %tmp_67, %tmp_73" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 86 'mul' 'tmp_47' <Predicate = (!exitcond)> <Delay = 3.53> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.53> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/1] (1.36ns)   --->   "%tmp_48 = add i20 %tmp_47, %tmp_71" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 87 'add' 'tmp_48' <Predicate = (!exitcond)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_48_cast = zext i20 %tmp_48 to i64" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 88 'zext' 'tmp_48_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%kernel_array_addr = getelementptr [262200 x float]* %kernel_array, i64 0, i64 %tmp_48_cast" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 89 'getelementptr' 'kernel_array_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_9 : Operation 90 [2/2] (1.76ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 90 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 10 <SV = 5> <Delay = 1.76>
ST_10 : Operation 91 [1/2] (1.76ns)   --->   "%input_array_load = load float* %input_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 91 'load' 'input_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_10 : Operation 92 [1/2] (1.76ns)   --->   "%kernel_array_load = load float* %kernel_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 92 'load' 'kernel_array_load' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 11 <SV = 6> <Delay = 8.46>
ST_11 : Operation 93 [2/2] (8.46ns)   --->   "%tmp_49 = fmul float %input_array_load, %kernel_array_load" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 93 'fmul' 'tmp_49' <Predicate = (!exitcond)> <Delay = 8.46> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 7> <Delay = 8.46>
ST_12 : Operation 94 [1/2] (8.46ns)   --->   "%tmp_49 = fmul float %input_array_load, %kernel_array_load" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 94 'fmul' 'tmp_49' <Predicate = (!exitcond)> <Delay = 8.46> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 8> <Delay = 6.77>
ST_13 : Operation 95 [4/4] (6.77ns)   --->   "%tmp_50 = fadd float %tmp_45, %tmp_49" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 95 'fadd' 'tmp_50' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 6.77>
ST_14 : Operation 96 [3/4] (6.77ns)   --->   "%tmp_50 = fadd float %tmp_45, %tmp_49" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 96 'fadd' 'tmp_50' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 10> <Delay = 6.77>
ST_15 : Operation 97 [2/4] (6.77ns)   --->   "%tmp_50 = fadd float %tmp_45, %tmp_49" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 97 'fadd' 'tmp_50' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 11> <Delay = 8.53>
ST_16 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str337) nounwind" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 98 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str337)" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 99 'specregionbegin' 'tmp_51' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 0, i32 0, [1 x i8]* @p_str135) nounwind" [../C-Code-Original/include/k2c_core_layers.c:51]   --->   Operation 100 'speclooptripcount' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str135) nounwind" [../C-Code-Original/include/k2c_core_layers.c:52]   --->   Operation 101 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 102 [1/4] (6.77ns)   --->   "%tmp_50 = fadd float %tmp_45, %tmp_49" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 102 'fadd' 'tmp_50' <Predicate = (!exitcond)> <Delay = 6.77> <Core = "FAddSub">   --->   Core 99 'FAddSub' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 103 [1/1] (1.76ns)   --->   "store float %tmp_50, float* %output_array_addr, align 4" [../C-Code-Original/include/k2c_core_layers.c:53]   --->   Operation 103 'store' <Predicate = (!exitcond)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.70> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_16 : Operation 104 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str337, i32 %tmp_51)" [../C-Code-Original/include/k2c_core_layers.c:54]   --->   Operation 104 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_16 : Operation 105 [1/1] (0.00ns)   --->   "br label %2" [../C-Code-Original/include/k2c_core_layers.c:50]   --->   Operation 105 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 17 <SV = 5> <Delay = 1.64>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str236, i32 %tmp_s)" [../C-Code-Original/include/k2c_core_layers.c:55]   --->   Operation 106 'specregionend' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 107 [1/1] (1.64ns)   --->   "%j_17 = add i64 %j_mid2, 1" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 107 'add' 'j_17' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "br label %1" [../C-Code-Original/include/k2c_core_layers.c:47]   --->   Operation 108 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_ndim_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_numel_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kernel_shape]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ bias_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fwork]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ axesA]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_numel_read_2  (read             ) [ 001100000000000000]
input_ndim_read_2   (read             ) [ 001100000000000000]
tmp                 (icmp             ) [ 011111111111111111]
StgValue_21         (br               ) [ 000000000000000000]
tmp_43              (add              ) [ 000000000000000000]
StgValue_23         (store            ) [ 000000000000000000]
tmp_66              (partselect       ) [ 000000000000000000]
icmp                (icmp             ) [ 000000100000000000]
input_shape_addr    (getelementptr    ) [ 000000100000000000]
kernel_shape_addr   (getelementptr    ) [ 000000100000000000]
kernel_shape_addr_1 (getelementptr    ) [ 000000100000000000]
StgValue_33         (call             ) [ 000000000000000000]
StgValue_35         (call             ) [ 000000000000000000]
StgValue_36         (br               ) [ 000000000000000000]
StgValue_37         (ret              ) [ 000000000000000000]
outrows             (load             ) [ 000000000000000000]
outrows2            (select           ) [ 000000000000000000]
outcols             (load             ) [ 000000011111111111]
tmp_67              (trunc            ) [ 000000011111111111]
tmp_68              (trunc            ) [ 000000011111111111]
innerdim            (load             ) [ 000000011111111111]
tmp_69              (trunc            ) [ 000000011111111111]
cast                (zext             ) [ 000000000000000000]
cast1               (zext             ) [ 000000000000000000]
bound               (mul              ) [ 000000011111111111]
StgValue_48         (br               ) [ 000000111111111111]
indvar_flatten      (phi              ) [ 000000010000000000]
i                   (phi              ) [ 000000010000000000]
j                   (phi              ) [ 000000010000000000]
exitcond_flatten    (icmp             ) [ 000000011111111111]
indvar_flatten_next (add              ) [ 000000111111111111]
StgValue_54         (br               ) [ 000000000000000000]
exitcond14          (icmp             ) [ 000000000000000000]
j_mid2              (select           ) [ 000000001111111111]
i_s                 (add              ) [ 000000000000000000]
outrowidx_mid2_v_v  (select           ) [ 000000111111111111]
tmp_70              (trunc            ) [ 000000000000000000]
outrowidx_mid2      (mul              ) [ 000000000000000000]
inneridx_mid2       (mul              ) [ 000000001111111110]
tmp_71              (trunc            ) [ 000000001111111110]
tmp_72              (trunc            ) [ 000000000000000000]
bias_array_addr     (getelementptr    ) [ 000000001000000000]
tmp_44              (add              ) [ 000000000000000000]
tmp_44_cast         (zext             ) [ 000000000000000000]
output_array_addr   (getelementptr    ) [ 000000001111111110]
StgValue_69         (br               ) [ 000000000000000000]
StgValue_70         (speclooptripcount) [ 000000000000000000]
tmp_s               (specregionbegin  ) [ 000000000111111111]
bias_array_load     (load             ) [ 000000011111111111]
StgValue_73         (store            ) [ 000000000000000000]
StgValue_74         (br               ) [ 000000011111111111]
tmp_45              (phi              ) [ 000000000111111110]
k                   (phi              ) [ 000000000100000000]
exitcond            (icmp             ) [ 000000011111111111]
k_4                 (add              ) [ 000000011111111111]
StgValue_79         (br               ) [ 000000000000000000]
tmp_73              (trunc            ) [ 000000000000000000]
tmp_74              (trunc            ) [ 000000000000000000]
tmp_46              (add              ) [ 000000000000000000]
tmp_46_cast         (zext             ) [ 000000000000000000]
input_array_addr    (getelementptr    ) [ 000000000010000000]
tmp_47              (mul              ) [ 000000000000000000]
tmp_48              (add              ) [ 000000000000000000]
tmp_48_cast         (zext             ) [ 000000000000000000]
kernel_array_addr   (getelementptr    ) [ 000000000010000000]
input_array_load    (load             ) [ 000000000001100000]
kernel_array_load   (load             ) [ 000000000001100000]
tmp_49              (fmul             ) [ 000000000111111110]
StgValue_98         (specloopname     ) [ 000000000000000000]
tmp_51              (specregionbegin  ) [ 000000000000000000]
StgValue_100        (speclooptripcount) [ 000000000000000000]
StgValue_101        (specpipeline     ) [ 000000000000000000]
tmp_50              (fadd             ) [ 000000011111111111]
StgValue_103        (store            ) [ 000000000000000000]
empty               (specregionend    ) [ 000000000000000000]
StgValue_105        (br               ) [ 000000011111111111]
empty_49            (specregionend    ) [ 000000000000000000]
j_17                (add              ) [ 000000111111111111]
StgValue_108        (br               ) [ 000000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_array"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_ndim_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ndim_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_numel_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_numel_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_shape">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_shape"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_array">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_shape">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_shape"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="bias_array">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fwork">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fwork"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="axesA">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axesA"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_dot.1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k2c_bias_add"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str236"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str337"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str135"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="input_numel_read_2_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="0"/>
<pin id="72" dir="0" index="1" bw="64" slack="0"/>
<pin id="73" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_numel_read_2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="input_ndim_read_2_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ndim_read_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="StgValue_23_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="input_shape_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_shape_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outrows/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="kernel_shape_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="113" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="3" slack="2147483647"/>
<pin id="125" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="3" bw="64" slack="0"/>
<pin id="127" dir="1" index="7" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outcols/1 innerdim/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kernel_shape_addr_1_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="1" slack="0"/>
<pin id="120" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_shape_addr_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="bias_array_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="64" slack="0"/>
<pin id="133" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_array_addr/7 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="12" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_array_load/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="output_array_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="13" slack="0"/>
<pin id="146" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_array_addr/7 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="1"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/8 StgValue_103/16 "/>
</bind>
</comp>

<comp id="155" class="1004" name="input_array_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="13" slack="0"/>
<pin id="159" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_array_addr/9 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_array_load/9 "/>
</bind>
</comp>

<comp id="168" class="1004" name="kernel_array_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="20" slack="0"/>
<pin id="172" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_array_addr/9 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="19" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_array_load/9 "/>
</bind>
</comp>

<comp id="181" class="1005" name="indvar_flatten_reg_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="128" slack="1"/>
<pin id="183" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="indvar_flatten_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="128" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/7 "/>
</bind>
</comp>

<comp id="192" class="1005" name="i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="1"/>
<pin id="194" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="64" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/7 "/>
</bind>
</comp>

<comp id="203" class="1005" name="j_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="j_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="64" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/7 "/>
</bind>
</comp>

<comp id="214" class="1005" name="tmp_45_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="4"/>
<pin id="216" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_45 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_45_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="32" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_45/9 "/>
</bind>
</comp>

<comp id="224" class="1005" name="k_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="1"/>
<pin id="226" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="k_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="64" slack="0"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_k2c_dot_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="32" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="0" index="3" bw="64" slack="1"/>
<pin id="240" dir="0" index="4" bw="64" slack="1"/>
<pin id="241" dir="0" index="5" bw="64" slack="0"/>
<pin id="242" dir="0" index="6" bw="32" slack="0"/>
<pin id="243" dir="0" index="7" bw="64" slack="0"/>
<pin id="244" dir="0" index="8" bw="64" slack="0"/>
<pin id="245" dir="0" index="9" bw="32" slack="0"/>
<pin id="246" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_32/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_k2c_bias_add_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="0" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="8" slack="0"/>
<pin id="259" dir="0" index="3" bw="32" slack="0"/>
<pin id="260" dir="0" index="4" bw="8" slack="0"/>
<pin id="261" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_34/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="4"/>
<pin id="269" dir="0" index="1" bw="32" slack="1"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_50/13 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="0" index="1" bw="32" slack="1"/>
<pin id="276" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_49/11 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_43_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="64" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_43/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_66_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="63" slack="0"/>
<pin id="292" dir="0" index="1" bw="64" slack="0"/>
<pin id="293" dir="0" index="2" bw="1" slack="0"/>
<pin id="294" dir="0" index="3" bw="7" slack="0"/>
<pin id="295" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_66/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="63" slack="0"/>
<pin id="302" dir="0" index="1" bw="63" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="outrows2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="64" slack="0"/>
<pin id="309" dir="0" index="2" bw="64" slack="0"/>
<pin id="310" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrows2/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_67_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="64" slack="0"/>
<pin id="315" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_67/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_68_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="64" slack="0"/>
<pin id="319" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_68/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_69_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="0"/>
<pin id="323" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_69/6 "/>
</bind>
</comp>

<comp id="325" class="1004" name="cast_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="cast1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="64" slack="0"/>
<pin id="331" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="bound_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/6 "/>
</bind>
</comp>

<comp id="339" class="1004" name="exitcond_flatten_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="128" slack="0"/>
<pin id="341" dir="0" index="1" bw="128" slack="1"/>
<pin id="342" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="indvar_flatten_next_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="128" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="exitcond14_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="0" index="1" bw="64" slack="1"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond14/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="j_mid2_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="1" slack="0"/>
<pin id="357" dir="0" index="1" bw="64" slack="0"/>
<pin id="358" dir="0" index="2" bw="64" slack="0"/>
<pin id="359" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/7 "/>
</bind>
</comp>

<comp id="364" class="1004" name="i_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="0"/>
<pin id="367" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="outrowidx_mid2_v_v_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="64" slack="0"/>
<pin id="373" dir="0" index="2" bw="64" slack="0"/>
<pin id="374" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outrowidx_mid2_v_v/7 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_70_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="0"/>
<pin id="380" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_70/7 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_71_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_71/7 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_72_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="0"/>
<pin id="388" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_72/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_44_cast_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="13" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="exitcond_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="64" slack="0"/>
<pin id="396" dir="0" index="1" bw="64" slack="3"/>
<pin id="397" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/9 "/>
</bind>
</comp>

<comp id="399" class="1004" name="k_4_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="64" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_4/9 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_73_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="64" slack="0"/>
<pin id="407" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_73/9 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_74_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="0"/>
<pin id="411" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_74/9 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_46_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="13" slack="0"/>
<pin id="415" dir="0" index="1" bw="13" slack="2"/>
<pin id="416" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/9 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_46_cast_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="13" slack="0"/>
<pin id="420" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46_cast/9 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_47_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="20" slack="3"/>
<pin id="425" dir="0" index="1" bw="20" slack="0"/>
<pin id="426" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_47/9 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_48_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="20" slack="0"/>
<pin id="430" dir="0" index="1" bw="20" slack="2"/>
<pin id="431" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_48/9 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_48_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="20" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_48_cast/9 "/>
</bind>
</comp>

<comp id="438" class="1004" name="j_17_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="3"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_17/17 "/>
</bind>
</comp>

<comp id="443" class="1007" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="13" slack="1"/>
<pin id="445" dir="0" index="1" bw="13" slack="0"/>
<pin id="446" dir="0" index="2" bw="13" slack="0"/>
<pin id="447" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="outrowidx_mid2/7 tmp_44/7 "/>
</bind>
</comp>

<comp id="451" class="1007" name="inneridx_mid2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="13" slack="1"/>
<pin id="453" dir="0" index="1" bw="13" slack="0"/>
<pin id="454" dir="1" index="2" bw="13" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="inneridx_mid2/7 "/>
</bind>
</comp>

<comp id="456" class="1005" name="input_numel_read_2_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="1"/>
<pin id="458" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_numel_read_2 "/>
</bind>
</comp>

<comp id="461" class="1005" name="input_ndim_read_2_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="64" slack="1"/>
<pin id="463" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_ndim_read_2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="4"/>
<pin id="468" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="470" class="1005" name="icmp_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="475" class="1005" name="input_shape_addr_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="1"/>
<pin id="477" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="input_shape_addr "/>
</bind>
</comp>

<comp id="480" class="1005" name="kernel_shape_addr_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="3" slack="1"/>
<pin id="482" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr "/>
</bind>
</comp>

<comp id="485" class="1005" name="kernel_shape_addr_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="1"/>
<pin id="487" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kernel_shape_addr_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="outcols_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="64" slack="1"/>
<pin id="492" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="outcols "/>
</bind>
</comp>

<comp id="495" class="1005" name="tmp_67_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="20" slack="3"/>
<pin id="497" dir="1" index="1" bw="20" slack="3"/>
</pin_list>
<bind>
<opset="tmp_67 "/>
</bind>
</comp>

<comp id="500" class="1005" name="tmp_68_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="13" slack="1"/>
<pin id="502" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_68 "/>
</bind>
</comp>

<comp id="505" class="1005" name="innerdim_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="64" slack="3"/>
<pin id="507" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="innerdim "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_69_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="13" slack="1"/>
<pin id="512" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_69 "/>
</bind>
</comp>

<comp id="515" class="1005" name="bound_reg_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="128" slack="1"/>
<pin id="517" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="523" class="1005" name="indvar_flatten_next_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="128" slack="0"/>
<pin id="525" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="528" class="1005" name="j_mid2_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="64" slack="3"/>
<pin id="530" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="533" class="1005" name="outrowidx_mid2_v_v_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="outrowidx_mid2_v_v "/>
</bind>
</comp>

<comp id="538" class="1005" name="inneridx_mid2_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="13" slack="2"/>
<pin id="540" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="inneridx_mid2 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_71_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="20" slack="2"/>
<pin id="545" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="tmp_71 "/>
</bind>
</comp>

<comp id="548" class="1005" name="bias_array_addr_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="12" slack="1"/>
<pin id="550" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_addr "/>
</bind>
</comp>

<comp id="553" class="1005" name="output_array_addr_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="12" slack="1"/>
<pin id="555" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_array_addr "/>
</bind>
</comp>

<comp id="558" class="1005" name="bias_array_load_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_array_load "/>
</bind>
</comp>

<comp id="563" class="1005" name="exitcond_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="1"/>
<pin id="565" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="567" class="1005" name="k_4_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="64" slack="0"/>
<pin id="569" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k_4 "/>
</bind>
</comp>

<comp id="572" class="1005" name="input_array_addr_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="12" slack="1"/>
<pin id="574" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_array_addr "/>
</bind>
</comp>

<comp id="577" class="1005" name="kernel_array_addr_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="19" slack="1"/>
<pin id="579" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="kernel_array_addr "/>
</bind>
</comp>

<comp id="582" class="1005" name="input_array_load_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_array_load "/>
</bind>
</comp>

<comp id="587" class="1005" name="kernel_array_load_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_array_load "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_49_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="597" class="1005" name="tmp_50_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="1"/>
<pin id="599" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="602" class="1005" name="j_17_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="64" slack="1"/>
<pin id="604" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="j_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="36" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="101"><net_src comp="88" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="12" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="36" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="102" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="36" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="128"><net_src comp="116" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="134"><net_src comp="14" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="0" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="136" pin="3"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="155" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="36" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="168" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="191"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="36" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="36" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="223"><net_src comp="217" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="227"><net_src comp="36" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="247"><net_src comp="40" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="248"><net_src comp="0" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="249"><net_src comp="2" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="250"><net_src comp="8" pin="0"/><net_sink comp="235" pin=5"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="235" pin=6"/></net>

<net id="252"><net_src comp="12" pin="0"/><net_sink comp="235" pin=7"/></net>

<net id="253"><net_src comp="18" pin="0"/><net_sink comp="235" pin=8"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="235" pin=9"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="0" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="44" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="265"><net_src comp="14" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="266"><net_src comp="44" pin="0"/><net_sink comp="255" pin=4"/></net>

<net id="271"><net_src comp="267" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="272"><net_src comp="214" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="281"><net_src comp="76" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="22" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="76" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="24" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="289"><net_src comp="283" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="296"><net_src comp="28" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="76" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="298"><net_src comp="30" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="290" pin=3"/></net>

<net id="304"><net_src comp="290" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="34" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="96" pin="3"/><net_sink comp="306" pin=1"/></net>

<net id="312"><net_src comp="38" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="316"><net_src comp="110" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="110" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="110" pin="7"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="306" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="110" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="325" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="185" pin="4"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="185" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="48" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="207" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="350" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="36" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="207" pin="4"/><net_sink comp="355" pin=2"/></net>

<net id="363"><net_src comp="355" pin="3"/><net_sink comp="129" pin=2"/></net>

<net id="368"><net_src comp="38" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="196" pin="4"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="350" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="196" pin="4"/><net_sink comp="370" pin=2"/></net>

<net id="381"><net_src comp="370" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="385"><net_src comp="355" pin="3"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="355" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="398"><net_src comp="228" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="228" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="38" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="408"><net_src comp="228" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="228" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="413" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="427"><net_src comp="405" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="432"><net_src comp="423" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="442"><net_src comp="38" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="448"><net_src comp="378" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="449"><net_src comp="386" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="450"><net_src comp="443" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="455"><net_src comp="378" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="459"><net_src comp="70" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="235" pin=4"/></net>

<net id="464"><net_src comp="76" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="235" pin=3"/></net>

<net id="469"><net_src comp="277" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="300" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="478"><net_src comp="88" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="483"><net_src comp="102" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="488"><net_src comp="116" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="493"><net_src comp="110" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="498"><net_src comp="313" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="503"><net_src comp="317" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="508"><net_src comp="110" pin="7"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="513"><net_src comp="321" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="518"><net_src comp="333" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="526"><net_src comp="344" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="531"><net_src comp="355" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="536"><net_src comp="370" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="541"><net_src comp="451" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="546"><net_src comp="382" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="551"><net_src comp="129" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="556"><net_src comp="142" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="561"><net_src comp="136" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="566"><net_src comp="394" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="399" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="575"><net_src comp="155" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="580"><net_src comp="168" pin="3"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="585"><net_src comp="162" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="590"><net_src comp="175" pin="3"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="595"><net_src comp="273" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="600"><net_src comp="267" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="605"><net_src comp="438" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="207" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_array | {2 3 4 5 8 16 }
	Port: input_array | {}
	Port: input_shape | {}
	Port: kernel_array | {}
	Port: kernel_shape | {}
	Port: bias_array | {}
	Port: fwork | {2 3 }
	Port: axesA | {1 }
 - Input state : 
	Port: k2c_dense : output_array | {4 5 }
	Port: k2c_dense : input_array | {2 3 9 10 }
	Port: k2c_dense : input_ndim_read | {1 }
	Port: k2c_dense : input_numel_read | {1 }
	Port: k2c_dense : input_shape | {1 2 3 6 }
	Port: k2c_dense : kernel_array | {2 3 9 10 }
	Port: k2c_dense : kernel_shape | {1 2 3 6 }
	Port: k2c_dense : bias_array | {4 5 7 8 }
	Port: k2c_dense : fwork | {2 3 }
	Port: k2c_dense : axesA | {2 3 }
  - Chain level:
	State 1
		StgValue_21 : 1
		StgValue_23 : 1
		icmp : 1
		outrows : 1
		outcols : 1
		innerdim : 1
	State 2
	State 3
	State 4
	State 5
	State 6
		outrows2 : 1
		tmp_67 : 1
		tmp_68 : 1
		tmp_69 : 1
		cast : 2
		cast1 : 1
		bound : 3
	State 7
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_54 : 2
		exitcond14 : 1
		j_mid2 : 2
		i_s : 1
		outrowidx_mid2_v_v : 2
		tmp_70 : 3
		outrowidx_mid2 : 4
		inneridx_mid2 : 4
		tmp_71 : 3
		tmp_72 : 3
		bias_array_addr : 3
		bias_array_load : 4
		tmp_44 : 5
		tmp_44_cast : 6
		output_array_addr : 7
	State 8
		StgValue_73 : 1
	State 9
		exitcond : 1
		k_4 : 1
		StgValue_79 : 2
		tmp_73 : 1
		tmp_74 : 1
		tmp_46 : 2
		tmp_46_cast : 3
		input_array_addr : 4
		input_array_load : 5
		tmp_47 : 2
		tmp_48 : 3
		tmp_48_cast : 4
		kernel_array_addr : 5
		kernel_array_load : 6
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		StgValue_103 : 1
		empty : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   call   |      grp_k2c_dot_1_fu_235     |    0    |    28   | 31.3512 |  23790  |  16781  |
|          |    grp_k2c_bias_add_fu_255    |    0    |    2    |   4.76  |   712   |   479   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_43_fu_283         |    0    |    0    |    0    |    0    |    71   |
|          |   indvar_flatten_next_fu_344  |    0    |    0    |    0    |    0    |   135   |
|          |           i_s_fu_364          |    0    |    0    |    0    |    0    |    71   |
|    add   |           k_4_fu_399          |    0    |    0    |    0    |    0    |    71   |
|          |         tmp_46_fu_413         |    0    |    0    |    0    |    0    |    20   |
|          |         tmp_48_fu_428         |    0    |    0    |    0    |    0    |    27   |
|          |          j_17_fu_438          |    0    |    0    |    0    |    0    |    71   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   fadd   |           grp_fu_267          |    0    |    2    |    0    |   227   |   214   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   fmul   |           grp_fu_273          |    0    |    3    |    0    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |        outrows2_fu_306        |    0    |    0    |    0    |    0    |    64   |
|  select  |         j_mid2_fu_355         |    0    |    0    |    0    |    0    |    64   |
|          |   outrowidx_mid2_v_v_fu_370   |    0    |    0    |    0    |    0    |    64   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_fu_277          |    0    |    0    |    0    |    0    |    29   |
|          |          icmp_fu_300          |    0    |    0    |    0    |    0    |    29   |
|   icmp   |    exitcond_flatten_fu_339    |    0    |    0    |    0    |    0    |    50   |
|          |       exitcond14_fu_350       |    0    |    0    |    0    |    0    |    29   |
|          |        exitcond_fu_394        |    0    |    0    |    0    |    0    |    29   |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |          bound_fu_333         |    0    |    10   |    0    |    0    |    45   |
|    mul   |         tmp_47_fu_423         |    0    |    1    |    0    |    0    |    10   |
|          |      inneridx_mid2_fu_451     |    0    |    1    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|  muladd  |           grp_fu_443          |    0    |    1    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   read   | input_numel_read_2_read_fu_70 |    0    |    0    |    0    |    0    |    0    |
|          |  input_ndim_read_2_read_fu_76 |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|partselect|         tmp_66_fu_290         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_67_fu_313         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_68_fu_317         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_69_fu_321         |    0    |    0    |    0    |    0    |    0    |
|   trunc  |         tmp_70_fu_378         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_71_fu_382         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_72_fu_386         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_73_fu_405         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_74_fu_409         |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|          |          cast_fu_325          |    0    |    0    |    0    |    0    |    0    |
|          |          cast1_fu_329         |    0    |    0    |    0    |    0    |    0    |
|   zext   |       tmp_44_cast_fu_390      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_46_cast_fu_418      |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_48_cast_fu_433      |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|
|   Total  |                               |    0    |    48   | 36.1112 |  24857  |  18488  |
|----------|-------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|  bias_array_addr_reg_548  |   12   |
|  bias_array_load_reg_558  |   32   |
|       bound_reg_515       |   128  |
|      exitcond_reg_563     |    1   |
|         i_reg_192         |   64   |
|        icmp_reg_470       |    1   |
|indvar_flatten_next_reg_523|   128  |
|   indvar_flatten_reg_181  |   128  |
|      innerdim_reg_505     |   64   |
|   inneridx_mid2_reg_538   |   13   |
|  input_array_addr_reg_572 |   12   |
|  input_array_load_reg_582 |   32   |
| input_ndim_read_2_reg_461 |   64   |
| input_numel_read_2_reg_456|   64   |
|  input_shape_addr_reg_475 |    3   |
|        j_17_reg_602       |   64   |
|       j_mid2_reg_528      |   64   |
|         j_reg_203         |   64   |
|        k_4_reg_567        |   64   |
|         k_reg_224         |   64   |
| kernel_array_addr_reg_577 |   19   |
| kernel_array_load_reg_587 |   32   |
|kernel_shape_addr_1_reg_485|    3   |
| kernel_shape_addr_reg_480 |    3   |
|      outcols_reg_490      |   64   |
| output_array_addr_reg_553 |   12   |
| outrowidx_mid2_v_v_reg_533|   64   |
|       tmp_45_reg_214      |   32   |
|       tmp_49_reg_592      |   32   |
|       tmp_50_reg_597      |   32   |
|       tmp_67_reg_495      |   20   |
|       tmp_68_reg_500      |   13   |
|       tmp_69_reg_510      |   13   |
|       tmp_71_reg_543      |   20   |
|        tmp_reg_466        |    1   |
+---------------------------+--------+
|           Total           |  1426  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_96 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_110 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_110 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_136 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_149 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_162 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_175 |  p0  |   2  |  19  |   38   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   162  ||  6.664  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   48   |   36   |  24857 |  18488 |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    6   |    -   |   63   |
|  Register |    -   |    -   |    -   |  1426  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   48   |   42   |  26283 |  18551 |
+-----------+--------+--------+--------+--------+--------+
