--- /dev/null	2025-01-09 22:39:58.819241639 +0300
+++ a/arch/arm/boot/dts/sp7021-emtsG-tppg2.dts	2025-01-15 01:30:24.549651153 +0300
@@ -0,0 +1,154 @@
+/*
+ * EMTS for LTPP
+ * Copyright (C) 2025 Tibbo Tech. - http://tibbo.com/tps/
+ * License: GPLv2 or later
+ */
+/dts-v1/;
+
+#include "sp7021-ltpp3g2revD.dtsi"
+
+/ {
+ model = "SP7021 LTPP EMTS v0.5";
+ clocks {
+  clk_can0: clk_can0 {
+    compatible = "fixed-clock";
+    #clock-cells = <0>;
+    clock-frequency  = <40000000>;  }; // max is 40MZ
+  clk_can1: clk_can1 {
+    compatible = "fixed-clock";
+    #clock-cells = <0>;
+    clock-frequency  = <40000000>;  }; // max is 40MZ
+
+ };
+};
+
+&sp_ehci0 {  status = "disabled";  };
+&sp_ehci1 {  status = "disabled";  };
+&sp_otg0 {  status = "disabled";  };
+&sp_otg1 {  status = "disabled";  };
+&sp_udc0 {  status = "disabled";  };
+&sp_udc1 {  status = "disabled";  };
+
+/ {
+    soc@B {
+
+	gspi0: gspi0 {
+ 		compatible = "spi-gpio";
+ 		sck-gpios = <&pctl 11 0>;
+ 		miso-gpios = <&pctl 9 0>;
+ 		mosi-gpios = <&pctl 10 0>;
+ 		cs-gpios = <&pctl 8 0>;
+ 		num-chipselects = <1>;
+	};
+	gspi1: gspi1 {
+ 		compatible = "spi-gpio";
+ 		sck-gpios = <&pctl 19 0>;
+ 		miso-gpios = <&pctl 17 0>;
+ 		mosi-gpios = <&pctl 18 0>;
+ 		cs-gpios = <&pctl 16 0>;
+ 		num-chipselects = <1>;
+	};
+    };
+};
+
+///* 55 (SPI) on s1 */
+//&spi_controller0 {  status = "okay";
+//  pinctrl-names = "default";
+//  pinctrl-0 = <&pins_spim0>;
+//  tps-sock = "s1";
+//};
+//
+//&spi_controller0 {
+&gspi0 {
+  can0: can@0 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pins_spidev0>;
+    compatible = "microchip,mcp2518fd";
+    reg = <0>;
+    clocks = <&clk_can0>;
+    spi-max-frequency = <5000000>;
+    interrupt-parent = <&intc>;
+    interrupts = <120 IRQ_TYPE_LEVEL_LOW>;
+    microchip,rx-int-gpios = <&pctl 13 GPIO_ACTIVE_LOW>;
+    // dv_iocon = <0x80000000>; // use default
+    dv_iocon = <0x20030300>; // SoF
+    // dv_oscva = <0x60>; // osc div
+    dv_oscva = <0x80000000>; // default
+    // dv_nober; // err counter off
+    // dv_noslp; // do not sleep
+    filter-ids = <0 0x501 0x7FF>, <0 0x503 0x7FF>;
+  };
+};
+
+///* 55 (SPI) on s5 */
+//&spi_controller1 {  status = "okay";
+//  pinctrl-names = "default";
+//  pinctrl-0 = <&pins_spim1>;
+//  tps-sock = "s5";
+//};
+//
+//&spi_controller1 {
+&gspi1 {
+  can1: can@1 {
+    pinctrl-names = "default";
+    pinctrl-0 = <&pins_spidev1>;
+    compatible = "microchip,mcp2518fd";
+    reg = <0>;
+    clocks = <&clk_can1>;
+    spi-max-frequency = <5000000>;
+    interrupt-parent = <&intc>;
+    interrupts = <121 IRQ_TYPE_LEVEL_LOW>;
+    microchip,rx-int-gpios = <&pctl 21 GPIO_ACTIVE_LOW>;
+    // dv_iocon = <0x80000000>; // use default
+    dv_iocon = <0x20030300>; // SoF
+    // dv_oscva = <0x60>; // osc div
+    dv_oscva = <0x80000000>; // default
+    // dv_nober; // err counter off
+    // dv_noslp; // do not sleep
+  };
+};
+
+
+&pctl {
+/* 55 (SPI) on s1 */
+ pins_spim0: pins_spim0 {
+ sppctl,pins = <
+      SPPCTL_IOPAD(26,SPPCTL_PCTL_G_PMUX,MUXF_SPIM0_EN,0)
+      SPPCTL_IOPAD(25,SPPCTL_PCTL_G_PMUX,MUXF_SPIM0_DI,0)
+      SPPCTL_IOPAD(23,SPPCTL_PCTL_G_PMUX,MUXF_SPIM0_DO,0)
+      SPPCTL_IOPAD(27,SPPCTL_PCTL_G_PMUX,MUXF_SPIM0_CLK,0)
+    >;
+ };
+ pins_spidev0: pins_spidev0 {
+ sppctl,pins = <
+      SPPCTL_IOPAD(12,SPPCTL_PCTL_G_GPIO,0,0)
+      SPPCTL_IOPAD(13,SPPCTL_PCTL_G_GPIO,0,0)
+      SPPCTL_IOPAD(14,SPPCTL_PCTL_G_GPIO,0,0)
+      SPPCTL_IOPAD(15,SPPCTL_PCTL_G_PMUX,MUXF_GPIO_INT0,0)
+    >;
+ };
+/* 55 (SPI) on s5 */
+ pins_spim1: pins_spim1 {
+ sppctl,pins = <
+      SPPCTL_IOPAD(16,SPPCTL_PCTL_G_PMUX,MUXF_SPIM1_EN,0)
+      SPPCTL_IOPAD(18,SPPCTL_PCTL_G_PMUX,MUXF_SPIM1_DI,0)
+      SPPCTL_IOPAD(17,SPPCTL_PCTL_G_PMUX,MUXF_SPIM1_DO,0)
+      SPPCTL_IOPAD(15,SPPCTL_PCTL_G_PMUX,MUXF_SPIM1_CLK,0)
+    >;
+ };
+ pins_spidev1: pins_spidev1 {
+ sppctl,pins = <
+      SPPCTL_IOPAD(20,SPPCTL_PCTL_G_GPIO,0,0)
+      SPPCTL_IOPAD(21,SPPCTL_PCTL_G_GPIO,0,0)
+      SPPCTL_IOPAD(22,SPPCTL_PCTL_G_GPIO,0,0)
+      SPPCTL_IOPAD(23,SPPCTL_PCTL_G_PMUX,MUXF_GPIO_INT1,0)
+    >;
+ };
+
+};
+
+/ {
+    soc@B {
+
+    };
+};
