#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14360acd0 .scope module, "inverse_tb" "inverse_tb" 2 3;
 .timescale -9 -12;
v0x6000006b93b0_0 .var/s "A11", 31 0;
v0x6000006b9440_0 .var/s "A12", 31 0;
v0x6000006b94d0_0 .var/s "A13", 31 0;
v0x6000006b9560_0 .var/s "A21", 31 0;
v0x6000006b95f0_0 .var/s "A22", 31 0;
v0x6000006b9680_0 .var/s "A23", 31 0;
v0x6000006b9710_0 .var/s "A31", 31 0;
v0x6000006b97a0_0 .var/s "A32", 31 0;
v0x6000006b9830_0 .var/s "A33", 31 0;
v0x6000006b98c0_0 .net/s "Inv11", 31 0, v0x6000006b8a20_0;  1 drivers
v0x6000006b9950_0 .net/s "Inv12", 31 0, v0x6000006b8ab0_0;  1 drivers
v0x6000006b99e0_0 .net/s "Inv13", 31 0, v0x6000006b8b40_0;  1 drivers
v0x6000006b9a70_0 .net/s "Inv21", 31 0, v0x6000006b8bd0_0;  1 drivers
v0x6000006b9b00_0 .net/s "Inv22", 31 0, v0x6000006b8c60_0;  1 drivers
v0x6000006b9b90_0 .net/s "Inv23", 31 0, v0x6000006b8cf0_0;  1 drivers
v0x6000006b9c20_0 .net/s "Inv31", 31 0, v0x6000006b8d80_0;  1 drivers
v0x6000006b9cb0_0 .net/s "Inv32", 31 0, v0x6000006b8e10_0;  1 drivers
v0x6000006b9d40_0 .net/s "Inv33", 31 0, v0x6000006b8ea0_0;  1 drivers
v0x6000006b9dd0_0 .var "clk", 0 0;
v0x6000006b9e60_0 .net "done", 0 0, v0x6000006b9050_0;  1 drivers
v0x6000006b9ef0_0 .var "rst", 0 0;
v0x6000006b9f80_0 .var "start", 0 0;
E_0x6000021bdd80 .event anyedge, v0x6000006b9050_0;
S_0x143606360 .scope module, "uut" "inverse_mat" 2 20, 3 3 0, S_0x14360acd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 32 "A11";
    .port_info 4 /INPUT 32 "A12";
    .port_info 5 /INPUT 32 "A13";
    .port_info 6 /INPUT 32 "A21";
    .port_info 7 /INPUT 32 "A22";
    .port_info 8 /INPUT 32 "A23";
    .port_info 9 /INPUT 32 "A31";
    .port_info 10 /INPUT 32 "A32";
    .port_info 11 /INPUT 32 "A33";
    .port_info 12 /OUTPUT 1 "done";
    .port_info 13 /OUTPUT 32 "Inv11";
    .port_info 14 /OUTPUT 32 "Inv12";
    .port_info 15 /OUTPUT 32 "Inv13";
    .port_info 16 /OUTPUT 32 "Inv21";
    .port_info 17 /OUTPUT 32 "Inv22";
    .port_info 18 /OUTPUT 32 "Inv23";
    .port_info 19 /OUTPUT 32 "Inv31";
    .port_info 20 /OUTPUT 32 "Inv32";
    .port_info 21 /OUTPUT 32 "Inv33";
P_0x1436064d0 .param/l "CALC_COF" 1 3 23, C4<011>;
P_0x143606510 .param/l "CALC_DET" 1 3 21, C4<001>;
P_0x143606550 .param/l "CHECK_DET" 1 3 22, C4<010>;
P_0x143606590 .param/l "DIVIDE" 1 3 24, C4<100>;
P_0x1436065d0 .param/l "DONE" 1 3 25, C4<101>;
P_0x143606610 .param/l "IDLE" 1 3 20, C4<000>;
v0x6000006b8000_0 .net/s "A11", 31 0, v0x6000006b93b0_0;  1 drivers
v0x6000006b8090_0 .net/s "A12", 31 0, v0x6000006b9440_0;  1 drivers
v0x6000006b8120_0 .net/s "A13", 31 0, v0x6000006b94d0_0;  1 drivers
v0x6000006b81b0_0 .net/s "A21", 31 0, v0x6000006b9560_0;  1 drivers
v0x6000006b8240_0 .net/s "A22", 31 0, v0x6000006b95f0_0;  1 drivers
v0x6000006b82d0_0 .net/s "A23", 31 0, v0x6000006b9680_0;  1 drivers
v0x6000006b8360_0 .net/s "A31", 31 0, v0x6000006b9710_0;  1 drivers
v0x6000006b83f0_0 .net/s "A32", 31 0, v0x6000006b97a0_0;  1 drivers
v0x6000006b8480_0 .net/s "A33", 31 0, v0x6000006b9830_0;  1 drivers
v0x6000006b8510_0 .var/s "C11", 63 0;
v0x6000006b85a0_0 .var/s "C12", 63 0;
v0x6000006b8630_0 .var/s "C13", 63 0;
v0x6000006b86c0_0 .var/s "C21", 63 0;
v0x6000006b8750_0 .var/s "C22", 63 0;
v0x6000006b87e0_0 .var/s "C23", 63 0;
v0x6000006b8870_0 .var/s "C31", 63 0;
v0x6000006b8900_0 .var/s "C32", 63 0;
v0x6000006b8990_0 .var/s "C33", 63 0;
v0x6000006b8a20_0 .var/s "Inv11", 31 0;
v0x6000006b8ab0_0 .var/s "Inv12", 31 0;
v0x6000006b8b40_0 .var/s "Inv13", 31 0;
v0x6000006b8bd0_0 .var/s "Inv21", 31 0;
v0x6000006b8c60_0 .var/s "Inv22", 31 0;
v0x6000006b8cf0_0 .var/s "Inv23", 31 0;
v0x6000006b8d80_0 .var/s "Inv31", 31 0;
v0x6000006b8e10_0 .var/s "Inv32", 31 0;
v0x6000006b8ea0_0 .var/s "Inv33", 31 0;
v0x6000006b8f30_0 .net "clk", 0 0, v0x6000006b9dd0_0;  1 drivers
v0x6000006b8fc0_0 .var/s "det", 63 0;
v0x6000006b9050_0 .var "done", 0 0;
v0x6000006b90e0_0 .var/s "inv_det", 63 0;
v0x6000006b9170_0 .var "next_state", 2 0;
v0x6000006b9200_0 .net "rst", 0 0, v0x6000006b9ef0_0;  1 drivers
v0x6000006b9290_0 .net "start", 0 0, v0x6000006b9f80_0;  1 drivers
v0x6000006b9320_0 .var "state", 2 0;
E_0x6000021bdf40 .event posedge, v0x6000006b8f30_0;
E_0x6000021bdf80 .event anyedge, v0x6000006b9320_0, v0x6000006b9290_0, v0x6000006b8fc0_0;
E_0x6000021bdfc0 .event posedge, v0x6000006b9200_0, v0x6000006b8f30_0;
    .scope S_0x143606360;
T_0 ;
    %wait E_0x6000021bdfc0;
    %load/vec4 v0x6000006b9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000006b9320_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000006b9170_0;
    %assign/vec4 v0x6000006b9320_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x143606360;
T_1 ;
    %wait E_0x6000021bdf80;
    %load/vec4 v0x6000006b9320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000006b9170_0, 0, 3;
    %jmp T_1.7;
T_1.0 ;
    %load/vec4 v0x6000006b9290_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %store/vec4 v0x6000006b9170_0, 0, 3;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000006b9170_0, 0, 3;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v0x6000006b8fc0_0;
    %cmpi/ne 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_1.10, 8;
    %pushi/vec4 3, 0, 3;
    %jmp/1 T_1.11, 8;
T_1.10 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_1.11, 8;
 ; End of false expr.
    %blend;
T_1.11;
    %store/vec4 v0x6000006b9170_0, 0, 3;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000006b9170_0, 0, 3;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x6000006b9170_0, 0, 3;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000006b9170_0, 0, 3;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x143606360;
T_2 ;
    %wait E_0x6000021bdf40;
    %load/vec4 v0x6000006b9200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000006b9050_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000006b9320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000006b9050_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %load/vec4 v0x6000006b8000_0;
    %pad/s 64;
    %load/vec4 v0x6000006b8240_0;
    %pad/s 64;
    %load/vec4 v0x6000006b8480_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0x6000006b82d0_0;
    %pad/s 64;
    %load/vec4 v0x6000006b83f0_0;
    %pad/s 64;
    %mul;
    %sub;
    %mul;
    %load/vec4 v0x6000006b8090_0;
    %pad/s 64;
    %load/vec4 v0x6000006b81b0_0;
    %pad/s 64;
    %load/vec4 v0x6000006b8480_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0x6000006b82d0_0;
    %pad/s 64;
    %load/vec4 v0x6000006b8360_0;
    %pad/s 64;
    %mul;
    %sub;
    %mul;
    %sub;
    %load/vec4 v0x6000006b8120_0;
    %pad/s 64;
    %load/vec4 v0x6000006b81b0_0;
    %pad/s 64;
    %load/vec4 v0x6000006b83f0_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0x6000006b8240_0;
    %pad/s 64;
    %load/vec4 v0x6000006b8360_0;
    %pad/s 64;
    %mul;
    %sub;
    %mul;
    %add;
    %assign/vec4 v0x6000006b8fc0_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x6000006b8fc0_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000006b9050_0, 0;
T_2.9 ;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x6000006b8240_0;
    %pad/s 64;
    %load/vec4 v0x6000006b8480_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0x6000006b82d0_0;
    %pad/s 64;
    %load/vec4 v0x6000006b83f0_0;
    %pad/s 64;
    %mul;
    %sub;
    %assign/vec4 v0x6000006b8510_0, 0;
    %load/vec4 v0x6000006b81b0_0;
    %pad/s 64;
    %load/vec4 v0x6000006b8480_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0x6000006b82d0_0;
    %pad/s 64;
    %load/vec4 v0x6000006b8360_0;
    %pad/s 64;
    %mul;
    %sub;
    %inv;
    %pushi/vec4 1, 0, 64;
    %add;
    %assign/vec4 v0x6000006b85a0_0, 0;
    %load/vec4 v0x6000006b81b0_0;
    %pad/s 64;
    %load/vec4 v0x6000006b83f0_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0x6000006b8240_0;
    %pad/s 64;
    %load/vec4 v0x6000006b8360_0;
    %pad/s 64;
    %mul;
    %sub;
    %assign/vec4 v0x6000006b8630_0, 0;
    %load/vec4 v0x6000006b8090_0;
    %pad/s 64;
    %load/vec4 v0x6000006b8480_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0x6000006b8120_0;
    %pad/s 64;
    %load/vec4 v0x6000006b83f0_0;
    %pad/s 64;
    %mul;
    %sub;
    %inv;
    %pushi/vec4 1, 0, 64;
    %add;
    %assign/vec4 v0x6000006b86c0_0, 0;
    %load/vec4 v0x6000006b8000_0;
    %pad/s 64;
    %load/vec4 v0x6000006b8480_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0x6000006b8120_0;
    %pad/s 64;
    %load/vec4 v0x6000006b8360_0;
    %pad/s 64;
    %mul;
    %sub;
    %assign/vec4 v0x6000006b8750_0, 0;
    %load/vec4 v0x6000006b8000_0;
    %pad/s 64;
    %load/vec4 v0x6000006b83f0_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0x6000006b8090_0;
    %pad/s 64;
    %load/vec4 v0x6000006b8360_0;
    %pad/s 64;
    %mul;
    %sub;
    %inv;
    %pushi/vec4 1, 0, 64;
    %add;
    %assign/vec4 v0x6000006b87e0_0, 0;
    %load/vec4 v0x6000006b8090_0;
    %pad/s 64;
    %load/vec4 v0x6000006b82d0_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0x6000006b8120_0;
    %pad/s 64;
    %load/vec4 v0x6000006b8240_0;
    %pad/s 64;
    %mul;
    %sub;
    %assign/vec4 v0x6000006b8870_0, 0;
    %load/vec4 v0x6000006b8000_0;
    %pad/s 64;
    %load/vec4 v0x6000006b82d0_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0x6000006b8120_0;
    %pad/s 64;
    %load/vec4 v0x6000006b81b0_0;
    %pad/s 64;
    %mul;
    %sub;
    %inv;
    %pushi/vec4 1, 0, 64;
    %add;
    %assign/vec4 v0x6000006b8900_0, 0;
    %load/vec4 v0x6000006b8000_0;
    %pad/s 64;
    %load/vec4 v0x6000006b8240_0;
    %pad/s 64;
    %mul;
    %load/vec4 v0x6000006b8090_0;
    %pad/s 64;
    %load/vec4 v0x6000006b81b0_0;
    %pad/s 64;
    %mul;
    %sub;
    %assign/vec4 v0x6000006b8990_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 2147483648, 0, 47;
    %concati/vec4 0, 0, 17;
    %load/vec4 v0x6000006b8fc0_0;
    %div/s;
    %assign/vec4 v0x6000006b90e0_0, 0;
    %load/vec4 v0x6000006b8510_0;
    %load/vec4 v0x6000006b90e0_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 32;
    %assign/vec4 v0x6000006b8a20_0, 0;
    %load/vec4 v0x6000006b86c0_0;
    %load/vec4 v0x6000006b90e0_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 32;
    %assign/vec4 v0x6000006b8ab0_0, 0;
    %load/vec4 v0x6000006b8870_0;
    %load/vec4 v0x6000006b90e0_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 32;
    %assign/vec4 v0x6000006b8b40_0, 0;
    %load/vec4 v0x6000006b85a0_0;
    %load/vec4 v0x6000006b90e0_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 32;
    %assign/vec4 v0x6000006b8bd0_0, 0;
    %load/vec4 v0x6000006b8750_0;
    %load/vec4 v0x6000006b90e0_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 32;
    %assign/vec4 v0x6000006b8c60_0, 0;
    %load/vec4 v0x6000006b8900_0;
    %load/vec4 v0x6000006b90e0_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 32;
    %assign/vec4 v0x6000006b8cf0_0, 0;
    %load/vec4 v0x6000006b8630_0;
    %load/vec4 v0x6000006b90e0_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 32;
    %assign/vec4 v0x6000006b8d80_0, 0;
    %load/vec4 v0x6000006b87e0_0;
    %load/vec4 v0x6000006b90e0_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 32;
    %assign/vec4 v0x6000006b8e10_0, 0;
    %load/vec4 v0x6000006b8990_0;
    %load/vec4 v0x6000006b90e0_0;
    %mul;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 32;
    %assign/vec4 v0x6000006b8ea0_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000006b9050_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14360acd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000006b9dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000006b9ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000006b9f80_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x14360acd0;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x6000006b9dd0_0;
    %inv;
    %store/vec4 v0x6000006b9dd0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14360acd0;
T_5 ;
    %vpi_call 2 32 "$display", "=== Inverse 3x3 Q16.16 FSM TB ===" {0 0 0};
    %vpi_call 2 33 "$dumpfile", "inverse3x3_tb.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14360acd0 {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000006b9ef0_0, 0, 1;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x6000006b93b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000006b9440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000006b94d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000006b9560_0, 0, 32;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x6000006b95f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000006b9680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000006b9710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000006b97a0_0, 0, 32;
    %pushi/vec4 65536, 0, 32;
    %store/vec4 v0x6000006b9830_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000006b9f80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000006b9f80_0, 0, 1;
T_5.0 ;
    %load/vec4 v0x6000006b9e60_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.1, 6;
    %wait E_0x6000021bdd80;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 62 "$display", "Inv11=%d Inv12=%d Inv13=%d", v0x6000006b98c0_0, v0x6000006b9950_0, v0x6000006b99e0_0 {0 0 0};
    %vpi_call 2 63 "$display", "Inv21=%d Inv22=%d Inv23=%d", v0x6000006b9a70_0, v0x6000006b9b00_0, v0x6000006b9b90_0 {0 0 0};
    %vpi_call 2 64 "$display", "Inv31=%d Inv32=%d Inv33=%d", v0x6000006b9c20_0, v0x6000006b9cb0_0, v0x6000006b9d40_0 {0 0 0};
    %vpi_call 2 66 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "inverse_mat_TB.v";
    "inverse_mat.v";
