static inline int dw8250_modify_msr(struct uart_port *p, int offset, int value)\r\n{\r\nstruct dw8250_data *d = p->private_data;\r\nif (offset == UART_MSR && d->last_mcr & UART_MCR_AFE) {\r\nvalue |= UART_MSR_CTS;\r\nvalue &= ~UART_MSR_DCTS;\r\n}\r\nreturn value;\r\n}\r\nstatic void dw8250_force_idle(struct uart_port *p)\r\n{\r\nserial8250_clear_and_reinit_fifos(container_of\r\n(p, struct uart_8250_port, port));\r\n(void)p->serial_in(p, UART_RX);\r\n}\r\nstatic void dw8250_serial_out(struct uart_port *p, int offset, int value)\r\n{\r\nstruct dw8250_data *d = p->private_data;\r\nif (offset == UART_MCR)\r\nd->last_mcr = value;\r\nwriteb(value, p->membase + (offset << p->regshift));\r\nif (offset == UART_LCR) {\r\nint tries = 1000;\r\nwhile (tries--) {\r\nunsigned int lcr = p->serial_in(p, UART_LCR);\r\nif ((value & ~UART_LCR_SPAR) == (lcr & ~UART_LCR_SPAR))\r\nreturn;\r\ndw8250_force_idle(p);\r\nwriteb(value, p->membase + (UART_LCR << p->regshift));\r\n}\r\ndev_err(p->dev, "Couldn't set LCR to %d\n", value);\r\n}\r\n}\r\nstatic unsigned int dw8250_serial_in(struct uart_port *p, int offset)\r\n{\r\nunsigned int value = readb(p->membase + (offset << p->regshift));\r\nreturn dw8250_modify_msr(p, offset, value);\r\n}\r\nstatic void dw8250_serial_out_rb(struct uart_port *p, int offset, int value)\r\n{\r\ndw8250_serial_out(p, offset, value);\r\ndw8250_serial_in(p, UART_LCR);\r\n}\r\nstatic void dw8250_serial_out32(struct uart_port *p, int offset, int value)\r\n{\r\nstruct dw8250_data *d = p->private_data;\r\nif (offset == UART_MCR)\r\nd->last_mcr = value;\r\nwritel(value, p->membase + (offset << p->regshift));\r\nif (offset == UART_LCR) {\r\nint tries = 1000;\r\nwhile (tries--) {\r\nunsigned int lcr = p->serial_in(p, UART_LCR);\r\nif ((value & ~UART_LCR_SPAR) == (lcr & ~UART_LCR_SPAR))\r\nreturn;\r\ndw8250_force_idle(p);\r\nwritel(value, p->membase + (UART_LCR << p->regshift));\r\n}\r\ndev_err(p->dev, "Couldn't set LCR to %d\n", value);\r\n}\r\n}\r\nstatic unsigned int dw8250_serial_in32(struct uart_port *p, int offset)\r\n{\r\nunsigned int value = readl(p->membase + (offset << p->regshift));\r\nreturn dw8250_modify_msr(p, offset, value);\r\n}\r\nstatic int dw8250_handle_irq(struct uart_port *p)\r\n{\r\nstruct dw8250_data *d = p->private_data;\r\nunsigned int iir = p->serial_in(p, UART_IIR);\r\nif (serial8250_handle_irq(p, iir)) {\r\nreturn 1;\r\n} else if ((iir & UART_IIR_BUSY) == UART_IIR_BUSY) {\r\n(void)p->serial_in(p, d->usr_reg);\r\nreturn 1;\r\n}\r\nreturn 0;\r\n}\r\nstatic void\r\ndw8250_do_pm(struct uart_port *port, unsigned int state, unsigned int old)\r\n{\r\nif (!state)\r\npm_runtime_get_sync(port->dev);\r\nserial8250_do_pm(port, state, old);\r\nif (state)\r\npm_runtime_put_sync_suspend(port->dev);\r\n}\r\nstatic bool dw8250_dma_filter(struct dma_chan *chan, void *param)\r\n{\r\nstruct dw8250_data *data = param;\r\nreturn chan->chan_id == data->dma.tx_chan_id ||\r\nchan->chan_id == data->dma.rx_chan_id;\r\n}\r\nstatic void dw8250_setup_port(struct uart_8250_port *up)\r\n{\r\nstruct uart_port *p = &up->port;\r\nu32 reg = readl(p->membase + DW_UART_UCV);\r\nif (!reg)\r\nreturn;\r\ndev_dbg_ratelimited(p->dev, "Designware UART version %c.%c%c\n",\r\n(reg >> 24) & 0xff, (reg >> 16) & 0xff, (reg >> 8) & 0xff);\r\nreg = readl(p->membase + DW_UART_CPR);\r\nif (!reg)\r\nreturn;\r\nif (reg & DW_UART_CPR_FIFO_MODE) {\r\np->type = PORT_16550A;\r\np->flags |= UPF_FIXED_TYPE;\r\np->fifosize = DW_UART_CPR_FIFO_SIZE(reg);\r\nup->tx_loadsz = p->fifosize;\r\nup->capabilities = UART_CAP_FIFO;\r\n}\r\nif (reg & DW_UART_CPR_AFCE_MODE)\r\nup->capabilities |= UART_CAP_AFE;\r\n}\r\nstatic int dw8250_probe_of(struct uart_port *p,\r\nstruct dw8250_data *data)\r\n{\r\nstruct device_node *np = p->dev->of_node;\r\nu32 val;\r\nbool has_ucv = true;\r\nif (of_device_is_compatible(np, "cavium,octeon-3860-uart")) {\r\n#ifdef __BIG_ENDIAN\r\np->membase += 7;\r\n#endif\r\np->serial_out = dw8250_serial_out_rb;\r\np->flags = ASYNC_SKIP_TEST | UPF_SHARE_IRQ | UPF_FIXED_TYPE;\r\np->type = PORT_OCTEON;\r\ndata->usr_reg = 0x27;\r\nhas_ucv = false;\r\n} else if (!of_property_read_u32(np, "reg-io-width", &val)) {\r\nswitch (val) {\r\ncase 1:\r\nbreak;\r\ncase 4:\r\np->iotype = UPIO_MEM32;\r\np->serial_in = dw8250_serial_in32;\r\np->serial_out = dw8250_serial_out32;\r\nbreak;\r\ndefault:\r\ndev_err(p->dev, "unsupported reg-io-width (%u)\n", val);\r\nreturn -EINVAL;\r\n}\r\n}\r\nif (has_ucv)\r\ndw8250_setup_port(container_of(p, struct uart_8250_port, port));\r\nif (!of_property_read_u32(np, "reg-shift", &val))\r\np->regshift = val;\r\nif (p->uartclk)\r\nreturn 0;\r\nif (of_property_read_u32(np, "clock-frequency", &val)) {\r\ndev_err(p->dev, "clk or clock-frequency not defined\n");\r\nreturn -EINVAL;\r\n}\r\np->uartclk = val;\r\nreturn 0;\r\n}\r\nstatic int dw8250_probe_acpi(struct uart_8250_port *up,\r\nstruct dw8250_data *data)\r\n{\r\nconst struct acpi_device_id *id;\r\nstruct uart_port *p = &up->port;\r\ndw8250_setup_port(up);\r\nid = acpi_match_device(p->dev->driver->acpi_match_table, p->dev);\r\nif (!id)\r\nreturn -ENODEV;\r\np->iotype = UPIO_MEM32;\r\np->serial_in = dw8250_serial_in32;\r\np->serial_out = dw8250_serial_out32;\r\np->regshift = 2;\r\nif (!p->uartclk)\r\np->uartclk = (unsigned int)id->driver_data;\r\nup->dma = &data->dma;\r\nup->dma->rxconf.src_maxburst = p->fifosize / 4;\r\nup->dma->txconf.dst_maxburst = p->fifosize / 4;\r\nreturn 0;\r\n}\r\nstatic int dw8250_probe(struct platform_device *pdev)\r\n{\r\nstruct uart_8250_port uart = {};\r\nstruct resource *regs = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nstruct resource *irq = platform_get_resource(pdev, IORESOURCE_IRQ, 0);\r\nstruct dw8250_data *data;\r\nint err;\r\nif (!regs || !irq) {\r\ndev_err(&pdev->dev, "no registers/irq defined\n");\r\nreturn -EINVAL;\r\n}\r\nspin_lock_init(&uart.port.lock);\r\nuart.port.mapbase = regs->start;\r\nuart.port.irq = irq->start;\r\nuart.port.handle_irq = dw8250_handle_irq;\r\nuart.port.pm = dw8250_do_pm;\r\nuart.port.type = PORT_8250;\r\nuart.port.flags = UPF_SHARE_IRQ | UPF_BOOT_AUTOCONF | UPF_FIXED_PORT;\r\nuart.port.dev = &pdev->dev;\r\nuart.port.membase = devm_ioremap(&pdev->dev, regs->start,\r\nresource_size(regs));\r\nif (!uart.port.membase)\r\nreturn -ENOMEM;\r\ndata = devm_kzalloc(&pdev->dev, sizeof(*data), GFP_KERNEL);\r\nif (!data)\r\nreturn -ENOMEM;\r\ndata->usr_reg = DW_UART_USR;\r\ndata->clk = devm_clk_get(&pdev->dev, NULL);\r\nif (!IS_ERR(data->clk)) {\r\nclk_prepare_enable(data->clk);\r\nuart.port.uartclk = clk_get_rate(data->clk);\r\n}\r\ndata->dma.rx_chan_id = -1;\r\ndata->dma.tx_chan_id = -1;\r\ndata->dma.rx_param = data;\r\ndata->dma.tx_param = data;\r\ndata->dma.fn = dw8250_dma_filter;\r\nuart.port.iotype = UPIO_MEM;\r\nuart.port.serial_in = dw8250_serial_in;\r\nuart.port.serial_out = dw8250_serial_out;\r\nuart.port.private_data = data;\r\nif (pdev->dev.of_node) {\r\nerr = dw8250_probe_of(&uart.port, data);\r\nif (err)\r\nreturn err;\r\n} else if (ACPI_HANDLE(&pdev->dev)) {\r\nerr = dw8250_probe_acpi(&uart, data);\r\nif (err)\r\nreturn err;\r\n} else {\r\nreturn -ENODEV;\r\n}\r\ndata->line = serial8250_register_8250_port(&uart);\r\nif (data->line < 0)\r\nreturn data->line;\r\nplatform_set_drvdata(pdev, data);\r\npm_runtime_set_active(&pdev->dev);\r\npm_runtime_enable(&pdev->dev);\r\nreturn 0;\r\n}\r\nstatic int dw8250_remove(struct platform_device *pdev)\r\n{\r\nstruct dw8250_data *data = platform_get_drvdata(pdev);\r\npm_runtime_get_sync(&pdev->dev);\r\nserial8250_unregister_port(data->line);\r\nif (!IS_ERR(data->clk))\r\nclk_disable_unprepare(data->clk);\r\npm_runtime_disable(&pdev->dev);\r\npm_runtime_put_noidle(&pdev->dev);\r\nreturn 0;\r\n}\r\nstatic int dw8250_suspend(struct device *dev)\r\n{\r\nstruct dw8250_data *data = dev_get_drvdata(dev);\r\nserial8250_suspend_port(data->line);\r\nreturn 0;\r\n}\r\nstatic int dw8250_resume(struct device *dev)\r\n{\r\nstruct dw8250_data *data = dev_get_drvdata(dev);\r\nserial8250_resume_port(data->line);\r\nreturn 0;\r\n}\r\nstatic int dw8250_runtime_suspend(struct device *dev)\r\n{\r\nstruct dw8250_data *data = dev_get_drvdata(dev);\r\nif (!IS_ERR(data->clk))\r\nclk_disable_unprepare(data->clk);\r\nreturn 0;\r\n}\r\nstatic int dw8250_runtime_resume(struct device *dev)\r\n{\r\nstruct dw8250_data *data = dev_get_drvdata(dev);\r\nif (!IS_ERR(data->clk))\r\nclk_prepare_enable(data->clk);\r\nreturn 0;\r\n}
