// Seed: 2728758191
module module_0 #(
    parameter id_1 = 32'd32
);
  wire _id_1, id_2, id_3;
  wire id_4, id_5;
  assign id_3 = id_2;
  wire id_6 = id_3;
  wire [(  -1  &  id_1  ) : 1] id_7;
  assign id_6 = id_4;
endmodule
module module_1 #(
    parameter id_2 = 32'd4
) (
    id_1[-1 : 1],
    _id_2,
    id_3
);
  inout wire id_3;
  input wire _id_2;
  module_0 modCall_1 ();
  inout logic [7:0] id_1;
  logic id_4;
  wire [id_2 : -1  &  1] id_5;
  assign id_4 = id_5;
endmodule
