<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v43-2012-12-04.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.3 2012-12-04" file="US20140001545A1-20140102.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20131218" date-publ="20140102"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20140001545</doc-number><kind>A1</kind><date>20140102</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>13537619</doc-number><date>20120629</date></document-id></application-reference><us-application-series-code>13</us-application-series-code><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>29</main-group><subgroup>78</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20140102</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>21</main-group><subgroup>336</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20140102</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classification-national><country>US</country><main-classification>257337</main-classification><further-classification>438286</further-classification><further-classification>257E29261</further-classification><further-classification>257E21417</further-classification></classification-national><invention-title id="d0e43">HIGH BREAKDOWN VOLTAGE LDMOS DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only"><addressbook><last-name>Yang</last-name><first-name>Hongning</first-name><address><city>Chandler</city><state>AZ</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant><us-applicant sequence="01" app-type="applicant" designation="us-only"><addressbook><last-name>Blomberg</last-name><first-name>Daniel J.</first-name><address><city>Chandler</city><state>AZ</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant><us-applicant sequence="02" app-type="applicant" designation="us-only"><addressbook><last-name>Zuo</last-name><first-name>Jiang-Kai</first-name><address><city>Chandler</city><state>AZ</state><country>US</country></address></addressbook><residence><country>US</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>Yang</last-name><first-name>Hongning</first-name><address><city>Chandler</city><state>AZ</state><country>US</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>Blomberg</last-name><first-name>Daniel J.</first-name><address><city>Chandler</city><state>AZ</state><country>US</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>Zuo</last-name><first-name>Jiang-Kai</first-name><address><city>Chandler</city><state>AZ</state><country>US</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>FREESCALE SEMICONDUCTOR, INC.</orgname><role>02</role><address><city>Austin</city><state>TX</state><country>US</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A multi-region (<b>81, 83</b>) lateral-diffused-metal-oxide-semiconductor (LDMOS) device (<b>40</b>) has a semiconductor-on-insulator (SOI) support structure (<b>21</b>) on or over which are formed a substantially symmetrical, laterally internal, first LDMOS region (<b>81</b>) and a substantially asymmetric, laterally edge-proximate, second LDMOS region (<b>83</b>). A deep-trench isolation (DTI) wall (<b>60</b>) substantially laterally terminates the laterally edge-proximate second LDMOS region (<b>83</b>). Electric field enhancement and lower source-drain breakdown voltages (BVDSS) exhibited by the laterally edge-proximate second LDMOS region (<b>83</b>) associated with the DTI wall (<b>60</b>) are avoided by providing a doped SC buried layer region (<b>86</b>) in the SOI support structure (<b>21</b>) proximate the DTI wall (<b>60</b>), underlying a portion of the laterally edge-proximate second LDMOS region (<b>83</b>) and of opposite conductivity type than a drain region (<b>31</b>) of the laterally edge-proximate second LDMOS region (<b>83</b>).</p></abstract></us-patent-application>