{"vcs1":{"timestamp_begin":1744290656.846299507, "rt":5.24, "ut":4.95, "st":0.23}}
{"vcselab":{"timestamp_begin":1744290662.165617417, "rt":0.29, "ut":0.17, "st":0.12}}
{"link":{"timestamp_begin":1744290662.519361819, "rt":0.28, "ut":0.12, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1744290656.530483363}
{"VCS_COMP_START_TIME": 1744290656.530483363}
{"VCS_COMP_END_TIME": 1744290662.870632234}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 372416}}
{"vcselab": {"peak_mem": 174912}}
