// Seed: 132908601
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout supply1 id_2;
  inout wire id_1;
  assign id_2 = -1;
endmodule
module module_1 ();
  wire id_1;
  ;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    output supply1 id_0,
    input wor id_1,
    output wand id_2,
    input tri id_3,
    output tri1 id_4,
    input tri id_5,
    output supply1 id_6,
    input tri0 id_7,
    output wor id_8,
    input wire id_9,
    output supply1 id_10,
    input tri0 id_11,
    input wand id_12,
    input tri1 id_13,
    input wand id_14,
    input uwire id_15,
    input supply0 id_16,
    input supply0 id_17,
    output tri id_18,
    output wire id_19,
    input wand id_20,
    input wor id_21,
    input supply1 id_22,
    output tri1 id_23,
    output tri0 id_24
);
  logic [-1 : 1 'h0] id_26;
  xor primCall (
      id_8,
      id_16,
      id_22,
      id_26,
      id_17,
      id_14,
      id_9,
      id_13,
      id_12,
      id_11,
      id_1,
      id_7,
      id_3,
      id_20,
      id_15,
      id_5,
      id_21
  );
  module_0 modCall_1 (
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26,
      id_26
  );
endmodule
