{
  "schema": "xilinx.com:schema:json_instance:1.0",
  "ip_inst": {
    "xci_name": "m3_for_arty_a7_DAPLink_to_Arty_shield_0_0",
    "cell_name": "DAPLink_to_Arty_shield_0",
    "component_reference": "Arm.com:user:DAPLink_to_Arty_shield:1.0",
    "ip_revision": "7",
    "gen_directory": ".",
    "parameters": {
      "component_parameters": {
        "Component_Name": [ { "value": "m3_for_arty_a7_DAPLink_to_Arty_shield_0_0", "resolve_type": "user", "usage": "all" } ]
      },
      "project_parameters": {
        "ARCHITECTURE": [ { "value": "artix7" } ],
        "BASE_BOARD_PART": [ { "value": "" } ],
        "BOARD_CONNECTIONS": [ { "value": "" } ],
        "DEVICE": [ { "value": "xc7a35ti" } ],
        "PACKAGE": [ { "value": "csg324" } ],
        "PREFHDL": [ { "value": "VERILOG" } ],
        "SILICON_REVISION": [ { "value": "" } ],
        "SIMULATOR_LANGUAGE": [ { "value": "MIXED" } ],
        "SPEEDGRADE": [ { "value": "-1L" } ],
        "STATIC_POWER": [ { "value": "" } ],
        "TEMPERATURE_GRADE": [ { "value": "I" } ]
      },
      "runtime_parameters": {
        "IPCONTEXT": [ { "value": "IP_Integrator" } ],
        "IPREVISION": [ { "value": "7" } ],
        "MANAGED": [ { "value": "TRUE" } ],
        "OUTPUTDIR": [ { "value": "." } ],
        "SELECTEDSIMMODEL": [ { "value": "" } ],
        "SHAREDDIR": [ { "value": "../../ipshared" } ],
        "SWVERSION": [ { "value": "2024.2" } ],
        "SYNTHESISFLOW": [ { "value": "GLOBAL" } ]
      }
    },
    "boundary": {
      "ports": {
        "shield_41_to_26": [ { "direction": "inout", "size_left": "41", "size_right": "26" } ],
        "uart_rxd_axi": [ { "direction": "out" } ],
        "uart_txd_axi": [ { "direction": "in", "driver_value": "0" } ],
        "uart_txd_arty": [ { "direction": "out" } ],
        "uart_rxd_arty": [ { "direction": "in" } ],
        "DAPLink_fittedn": [ { "direction": "out" } ],
        "qspi_q0_i": [ { "direction": "out" } ],
        "qspi_q0_o": [ { "direction": "in" } ],
        "qspi_q0_t": [ { "direction": "in" } ],
        "qspi_q1_i": [ { "direction": "out" } ],
        "qspi_q1_o": [ { "direction": "in" } ],
        "qspi_q1_t": [ { "direction": "in" } ],
        "qspi_q2_i": [ { "direction": "out" } ],
        "qspi_q2_o": [ { "direction": "in" } ],
        "qspi_q2_t": [ { "direction": "in" } ],
        "qspi_q3_i": [ { "direction": "out" } ],
        "qspi_q3_o": [ { "direction": "in" } ],
        "qspi_q3_t": [ { "direction": "in" } ],
        "qspi_ck_o": [ { "direction": "in" } ],
        "qspi_ss_o": [ { "direction": "in" } ],
        "qspi_xip_q0_i": [ { "direction": "out" } ],
        "qspi_xip_q0_o": [ { "direction": "in" } ],
        "qspi_xip_q0_t": [ { "direction": "in" } ],
        "qspi_xip_q1_i": [ { "direction": "out" } ],
        "qspi_xip_q1_o": [ { "direction": "in" } ],
        "qspi_xip_q1_t": [ { "direction": "in" } ],
        "qspi_xip_q2_i": [ { "direction": "out" } ],
        "qspi_xip_q2_o": [ { "direction": "in" } ],
        "qspi_xip_q2_t": [ { "direction": "in" } ],
        "qspi_xip_q3_i": [ { "direction": "out" } ],
        "qspi_xip_q3_o": [ { "direction": "in" } ],
        "qspi_xip_q3_t": [ { "direction": "in" } ],
        "qspi_xip_ck_o": [ { "direction": "in" } ],
        "qspi_xip_ss_o": [ { "direction": "in" } ],
        "qspi_sel": [ { "direction": "in", "driver_value": "0" } ],
        "ext_spi_clk": [ { "direction": "in" } ],
        "spi_q0_i": [ { "direction": "out" } ],
        "spi_q0_o": [ { "direction": "in" } ],
        "spi_q0_t": [ { "direction": "in" } ],
        "spi_q1_i": [ { "direction": "out" } ],
        "spi_q1_o": [ { "direction": "in" } ],
        "spi_q1_t": [ { "direction": "in" } ],
        "spi_ck_o": [ { "direction": "in" } ],
        "spi_ss_o": [ { "direction": "in" } ],
        "SWDOEN": [ { "direction": "in", "driver_value": "0" } ],
        "SWDI": [ { "direction": "out" } ],
        "SWDO": [ { "direction": "in", "driver_value": "0" } ],
        "SWCLK": [ { "direction": "out" } ],
        "SWRSTn": [ { "direction": "out" } ]
      },
      "interfaces": {
        "shield": {
          "vlnv": "xilinx.com:interface:gpio:1.0",
          "abstraction_type": "xilinx.com:interface:gpio_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "TRI_O": [ { "physical_name": "shield_41_to_26" } ]
          }
        },
        "UART_out": {
          "vlnv": "xilinx.com:interface:uart:1.0",
          "abstraction_type": "xilinx.com:interface:uart_rtl:1.0",
          "mode": "master",
          "port_maps": {
            "TxD": [ { "physical_name": "uart_txd_arty" } ],
            "RxD": [ { "physical_name": "uart_rxd_arty" } ]
          }
        },
        "QSPI_XIP": {
          "vlnv": "xilinx.com:interface:spi:1.0",
          "abstraction_type": "xilinx.com:interface:spi_rtl:1.0",
          "mode": "mirroredMaster",
          "port_maps": {
            "IO2_T": [ { "physical_name": "qspi_xip_q2_t" } ],
            "IO1_T": [ { "physical_name": "qspi_xip_q1_t" } ],
            "IO3_T": [ { "physical_name": "qspi_xip_q3_t" } ],
            "IO1_O": [ { "physical_name": "qspi_xip_q1_o" } ],
            "IO0_O": [ { "physical_name": "qspi_xip_q0_o" } ],
            "IO3_O": [ { "physical_name": "qspi_xip_q3_o" } ],
            "IO2_O": [ { "physical_name": "qspi_xip_q2_o" } ],
            "SS_O": [ { "physical_name": "qspi_xip_ss_o" } ],
            "IO0_T": [ { "physical_name": "qspi_xip_q0_t" } ],
            "SCK_O": [ { "physical_name": "qspi_xip_ck_o" } ],
            "IO1_I": [ { "physical_name": "qspi_xip_q1_i" } ],
            "IO0_I": [ { "physical_name": "qspi_xip_q0_i" } ],
            "IO3_I": [ { "physical_name": "qspi_xip_q3_i" } ],
            "IO2_I": [ { "physical_name": "qspi_xip_q2_i" } ]
          }
        },
        "QSPI": {
          "vlnv": "xilinx.com:interface:spi:1.0",
          "abstraction_type": "xilinx.com:interface:spi_rtl:1.0",
          "mode": "mirroredMaster",
          "port_maps": {
            "IO2_T": [ { "physical_name": "qspi_q2_t" } ],
            "IO1_T": [ { "physical_name": "qspi_q1_t" } ],
            "IO3_T": [ { "physical_name": "qspi_q3_t" } ],
            "IO1_O": [ { "physical_name": "qspi_q1_o" } ],
            "IO0_O": [ { "physical_name": "qspi_q0_o" } ],
            "IO3_O": [ { "physical_name": "qspi_q3_o" } ],
            "IO2_O": [ { "physical_name": "qspi_q2_o" } ],
            "SS_O": [ { "physical_name": "qspi_ss_o" } ],
            "IO0_T": [ { "physical_name": "qspi_q0_t" } ],
            "SCK_O": [ { "physical_name": "qspi_ck_o" } ],
            "IO1_I": [ { "physical_name": "qspi_q1_i" } ],
            "IO0_I": [ { "physical_name": "qspi_q0_i" } ],
            "IO3_I": [ { "physical_name": "qspi_q3_i" } ],
            "IO2_I": [ { "physical_name": "qspi_q2_i" } ]
          }
        },
        "SPI": {
          "vlnv": "xilinx.com:interface:spi:1.0",
          "abstraction_type": "xilinx.com:interface:spi_rtl:1.0",
          "mode": "mirroredMaster",
          "port_maps": {
            "IO1_O": [ { "physical_name": "spi_q1_o" } ],
            "IO0_O": [ { "physical_name": "spi_q0_o" } ],
            "SS_O": [ { "physical_name": "spi_ss_o" } ],
            "IO0_T": [ { "physical_name": "spi_q0_t" } ],
            "IO1_T": [ { "physical_name": "spi_q1_t" } ],
            "SCK_O": [ { "physical_name": "spi_ck_o" } ],
            "IO1_I": [ { "physical_name": "spi_q1_i" } ],
            "IO0_I": [ { "physical_name": "spi_q0_i" } ]
          }
        },
        "ext_spi_clk": {
          "vlnv": "xilinx.com:signal:clock:1.0",
          "abstraction_type": "xilinx.com:signal:clock_rtl:1.0",
          "mode": "slave",
          "parameters": {
            "ASSOCIATED_BUSIF": [ { "value": "QSPI_XIP:QSPI", "value_src": "constant", "usage": "all" } ],
            "FREQ_HZ": [ { "value": "100000000", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "FREQ_TOLERANCE_HZ": [ { "value": "0", "resolve_type": "generated", "format": "long", "is_ips_inferred": true, "is_static_object": false } ],
            "PHASE": [ { "value": "0.0", "resolve_type": "generated", "format": "float", "is_ips_inferred": true, "is_static_object": false } ],
            "CLK_DOMAIN": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_PORT": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "ASSOCIATED_RESET": [ { "value": "", "resolve_type": "generated", "is_ips_inferred": true, "is_static_object": false } ],
            "INSERT_VIP": [ { "value": "0", "resolve_type": "user", "format": "long", "usage": "simulation.rtl", "is_ips_inferred": true, "is_static_object": false } ]
          },
          "port_maps": {
            "CLK": [ { "physical_name": "ext_spi_clk" } ]
          }
        }
      }
    }
  }
}