// Seed: 3523246506
module module_0;
  wire id_1;
  wire id_3;
endmodule
macromodule module_1 (
    input wire id_0,
    input supply1 id_1,
    output wire id_2,
    input tri id_3,
    output wire id_4,
    output wand id_5,
    output tri0 id_6,
    input wor id_7
);
  string id_9 = "";
  module_0();
endmodule
module module_2 (
    output tri0 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3
    , id_23,
    input tri1 id_4,
    output supply0 id_5,
    input tri1 id_6,
    output logic id_7,
    input wor id_8,
    input uwire id_9,
    input wor id_10,
    input uwire id_11,
    input wire id_12,
    input uwire id_13,
    input tri id_14,
    output supply1 id_15
    , id_24,
    output tri id_16,
    input tri1 id_17
    , id_25,
    output wor id_18
    , id_26,
    input logic id_19,
    input supply1 id_20,
    output wor id_21
);
  assign id_25 = id_26 ^ id_6;
  assign id_0  = ~id_20;
  module_0();
  always id_7 <= id_19;
endmodule
