{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749147403681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749147403682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 05 11:16:43 2025 " "Processing started: Thu Jun 05 11:16:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749147403682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147403682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147403682 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749147404549 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749147404550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_16w_8_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_16w_8_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16w_8_to_1 " "Found entity 1: Mux_16w_8_to_1" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Mux_16w_8_to_1.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414587 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_16w_8_to_1_tb " "Found entity 2: Mux_16w_8_to_1_tb" {  } { { "Mux_16w_8_to_1.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Mux_16w_8_to_1.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 2 2 " "Found 2 design units, including 2 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Decoder.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414669 ""} { "Info" "ISGN_ENTITY_NAME" "2 Decoder_tb " "Found entity 2: Decoder_tb" {  } { { "Decoder.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Decoder.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyfilter.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyfilter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 KeyFilter " "Found entity 1: KeyFilter" {  } { { "KeyFilter.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/KeyFilter.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 2 2 " "Found 2 design units, including 2 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/RegisterFile.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414689 ""} { "Info" "ISGN_ENTITY_NAME" "2 RegisterFile_tb " "Found entity 2: RegisterFile_tb" {  } { { "RegisterFile.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/RegisterFile.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Processor.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 2 2 " "Found 2 design units, including 2 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/PC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414697 ""} { "Info" "ISGN_ENTITY_NAME" "2 PC_tb " "Found entity 2: PC_tb" {  } { { "PC.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/PC.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_2_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux_2_to_1.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Mux_2_to_1.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414699 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux_2_to_1_tb " "Found entity 2: Mux_2_to_1_tb" {  } { { "Mux_2_to_1.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Mux_2_to_1.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.sv 2 2 " "Found 2 design units, including 2 entities, in source file ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/IR.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414703 ""} { "Info" "ISGN_ENTITY_NAME" "2 IR_tb " "Found entity 2: IR_tb" {  } { { "IR.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/IR.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.sv 2 2 " "Found 2 design units, including 2 entities, in source file fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/FSM.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414705 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM_tb " "Found entity 2: FSM_tb" {  } { { "FSM.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/FSM.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/DataPath.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414708 ""} { "Info" "ISGN_ENTITY_NAME" "2 DataPath_tb " "Found entity 2: DataPath_tb" {  } { { "DataPath.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/DataPath.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RF_RA_addr RF_Ra_addr ControlUnit.sv(40) " "Verilog HDL Declaration information at ControlUnit.sv(40): object \"RF_RA_addr\" differs only in case from object \"RF_Ra_addr\" in the same scope" {  } { { "ControlUnit.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ControlUnit.sv" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749147414710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RF_RB_addr RF_Rb_addr ControlUnit.sv(41) " "Verilog HDL Declaration information at ControlUnit.sv(41): object \"RF_RB_addr\" differs only in case from object \"RF_Rb_addr\" in the same scope" {  } { { "ControlUnit.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ControlUnit.sv" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749147414710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 2 2 " "Found 2 design units, including 2 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ControlUnit.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414711 ""} { "Info" "ISGN_ENTITY_NAME" "2 ControlUnit_tb " "Found entity 2: ControlUnit_tb" {  } { { "ControlUnit.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ControlUnit.sv" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonsync.sv 1 1 " "Found 1 design units, including 1 entities, in source file buttonsync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ButtonSync " "Found entity 1: ButtonSync" {  } { { "ButtonSync.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ButtonSync.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ALU.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414735 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_tb " "Found entity 2: ALU_tb" {  } { { "ALU.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ALU.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.sv 1 1 " "Found 1 design units, including 1 entities, in source file project.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Project " "Found entity 1: Project" {  } { { "Project.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147414737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147414737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project " "Elaborating entity \"Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749147414841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ButtonSync ButtonSync:unit0 " "Elaborating entity \"ButtonSync\" for hierarchy \"ButtonSync:unit0\"" {  } { { "Project.sv" "unit0" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147414860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyFilter KeyFilter:unit1 " "Elaborating entity \"KeyFilter\" for hierarchy \"KeyFilter:unit1\"" {  } { { "Project.sv" "unit1" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147414875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:unit2 " "Elaborating entity \"Processor\" for hierarchy \"Processor:unit2\"" {  } { { "Project.sv" "unit2" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147414891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit Processor:unit2\|ControlUnit:unit0 " "Elaborating entity \"ControlUnit\" for hierarchy \"Processor:unit2\|ControlUnit:unit0\"" {  } { { "Processor.sv" "unit0" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Processor.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147414904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM Processor:unit2\|ControlUnit:unit0\|FSM:unit0 " "Elaborating entity \"FSM\" for hierarchy \"Processor:unit2\|ControlUnit:unit0\|FSM:unit0\"" {  } { { "ControlUnit.sv" "unit0" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ControlUnit.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147414919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC Processor:unit2\|ControlUnit:unit0\|PC:unit1 " "Elaborating entity \"PC\" for hierarchy \"Processor:unit2\|ControlUnit:unit0\|PC:unit1\"" {  } { { "ControlUnit.sv" "unit1" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ControlUnit.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147414935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 PC.sv(9) " "Verilog HDL assignment warning at PC.sv(9): truncated value with size 32 to match size of target (7)" {  } { { "PC.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/PC.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749147414935 "|Project|Processor:unit2|ControlUnit:unit0|PC:unit1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM Processor:unit2\|ControlUnit:unit0\|ROM:unit2 " "Elaborating entity \"ROM\" for hierarchy \"Processor:unit2\|ControlUnit:unit0\|ROM:unit2\"" {  } { { "ControlUnit.sv" "unit2" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ControlUnit.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147414947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147415473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147415495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147415496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147415496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147415496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IMif.mif " "Parameter \"init_file\" = \"IMif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147415496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147415496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ROM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147415496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147415496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147415496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147415496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147415496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147415496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147415496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147415496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147415496 ""}  } { { "ROM.v" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749147415496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_umb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_umb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_umb1 " "Found entity 1: altsyncram_umb1" {  } { { "db/altsyncram_umb1.tdf" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_umb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147415619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147415619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_umb1 Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated " "Elaborating entity \"altsyncram_umb1\" for hierarchy \"Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147415619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_88d2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_88d2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_88d2 " "Found entity 1: altsyncram_88d2" {  } { { "db/altsyncram_88d2.tdf" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_88d2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147415716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147415716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_88d2 Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated\|altsyncram_88d2:altsyncram1 " "Elaborating entity \"altsyncram_88d2\" for hierarchy \"Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated\|altsyncram_88d2:altsyncram1\"" {  } { { "db/altsyncram_umb1.tdf" "altsyncram1" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_umb1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147415716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_umb1.tdf" "mgl_prim2" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_umb1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147417888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_umb1.tdf" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_umb1.tdf" 36 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147417981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147417982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147417982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147417982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380928768 " "Parameter \"NODE_NAME\" = \"1380928768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147417982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 128 " "Parameter \"NUMWORDS\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147417982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147417982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147417982 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 7 " "Parameter \"WIDTHAD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147417982 ""}  } { { "db/altsyncram_umb1.tdf" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_umb1.tdf" 36 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749147417982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147418156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147418392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"Processor:unit2\|ControlUnit:unit0\|ROM:unit2\|altsyncram:altsyncram_component\|altsyncram_umb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147418553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR Processor:unit2\|ControlUnit:unit0\|IR:unit3 " "Elaborating entity \"IR\" for hierarchy \"Processor:unit2\|ControlUnit:unit0\|IR:unit3\"" {  } { { "ControlUnit.sv" "unit3" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ControlUnit.sv" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147418681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath Processor:unit2\|DataPath:unit1 " "Elaborating entity \"DataPath\" for hierarchy \"Processor:unit2\|DataPath:unit1\"" {  } { { "Processor.sv" "unit1" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Processor.sv" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147418692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM Processor:unit2\|DataPath:unit1\|RAM:unit0 " "Elaborating entity \"RAM\" for hierarchy \"Processor:unit2\|DataPath:unit1\|RAM:unit0\"" {  } { { "DataPath.sv" "unit0" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/DataPath.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147418707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147418763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147418782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component " "Instantiated megafunction \"Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147418783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147418783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DMif.mif " "Parameter \"init_file\" = \"DMif.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147418783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147418783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147418783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147418783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147418783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147418783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147418783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147418783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147418783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147418783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147418783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147418783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147418783 ""}  } { { "RAM.v" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749147418783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8oi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8oi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8oi1 " "Found entity 1: altsyncram_8oi1" {  } { { "db/altsyncram_8oi1.tdf" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_8oi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147418857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147418857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8oi1 Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component\|altsyncram_8oi1:auto_generated " "Elaborating entity \"altsyncram_8oi1\" for hierarchy \"Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component\|altsyncram_8oi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147418857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l292.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l292.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l292 " "Found entity 1: altsyncram_l292" {  } { { "db/altsyncram_l292.tdf" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_l292.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147418959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147418959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l292 Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component\|altsyncram_8oi1:auto_generated\|altsyncram_l292:altsyncram1 " "Elaborating entity \"altsyncram_l292\" for hierarchy \"Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component\|altsyncram_8oi1:auto_generated\|altsyncram_l292:altsyncram1\"" {  } { { "db/altsyncram_8oi1.tdf" "altsyncram1" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_8oi1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147418960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component\|altsyncram_8oi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component\|altsyncram_8oi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8oi1.tdf" "mgl_prim2" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_8oi1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147418991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component\|altsyncram_8oi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component\|altsyncram_8oi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_8oi1.tdf" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_8oi1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147419019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component\|altsyncram_8oi1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"Processor:unit2\|DataPath:unit1\|RAM:unit0\|altsyncram:altsyncram_component\|altsyncram_8oi1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147419019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147419019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147419019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147419019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147419019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147419019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147419019 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749147419019 ""}  } { { "db/altsyncram_8oi1.tdf" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/altsyncram_8oi1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749147419019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 Processor:unit2\|DataPath:unit1\|Mux_2_to_1:unit1 " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"Processor:unit2\|DataPath:unit1\|Mux_2_to_1:unit1\"" {  } { { "DataPath.sv" "unit1" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/DataPath.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147419029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:unit2\|DataPath:unit1\|RegisterFile:unit2 " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:unit2\|DataPath:unit1\|RegisterFile:unit2\"" {  } { { "DataPath.sv" "unit2" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/DataPath.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147419040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Processor:unit2\|DataPath:unit1\|ALU:unit3 " "Elaborating entity \"ALU\" for hierarchy \"Processor:unit2\|DataPath:unit1\|ALU:unit3\"" {  } { { "DataPath.sv" "unit3" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/DataPath.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147419054 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ALU.sv(39) " "Verilog HDL assignment warning at ALU.sv(39): truncated value with size 32 to match size of target (16)" {  } { { "ALU.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/ALU.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749147419054 "|Project|Processor:unit2|DataPath:unit1|ALU:unit3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16w_8_to_1 Mux_16w_8_to_1:unit3 " "Elaborating entity \"Mux_16w_8_to_1\" for hierarchy \"Mux_16w_8_to_1:unit3\"" {  } { { "Project.sv" "unit3" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147419070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:unit4 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:unit4\"" {  } { { "Project.sv" "unit4" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147419085 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Out\[7\] " "Net \"PC_Out\[7\]\" is missing source, defaulting to GND" {  } { { "Project.sv" "PC_Out\[7\]" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1749147419182 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1749147419182 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Out\[7\] " "Net \"PC_Out\[7\]\" is missing source, defaulting to GND" {  } { { "Project.sv" "PC_Out\[7\]" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1749147419183 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1749147419183 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "PC_Out\[7\] " "Net \"PC_Out\[7\]\" is missing source, defaulting to GND" {  } { { "Project.sv" "PC_Out\[7\]" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/Project.sv" 22 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1749147419183 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1749147419183 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749147419422 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.06.05.11:17:03 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl " "2025.06.05.11:17:03 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147423756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147426992 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147427205 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147430378 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147430493 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147430602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147430742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147430764 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147430764 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1749147431538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/alt_sld_fab.v" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147431848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147431848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147431980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147431980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147432005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147432005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147432102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147432102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147432240 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147432240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147432240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749147432347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147432347 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Processor:unit2\|DataPath:unit1\|RegisterFile:unit2\|regfile " "RAM logic \"Processor:unit2\|DataPath:unit1\|RegisterFile:unit2\|regfile\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.sv" "regfile" { Text "C:/Users/ahmed/Documents/Tces 330/Project/Project/RegisterFile.sv" 35 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1749147434351 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1749147434351 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749147435231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147436007 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ahmed/Documents/Tces 330/Project/Project/output_files/Project.map.smsg " "Generated suppressed messages file C:/Users/ahmed/Documents/Tces 330/Project/Project/output_files/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147438126 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749147439486 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749147439486 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1359 " "Implemented 1359 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749147439932 ""} { "Info" "ICUT_CUT_TM_OPINS" "79 " "Implemented 79 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749147439932 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1221 " "Implemented 1221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749147439932 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1749147439932 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749147439932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749147439978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 05 11:17:19 2025 " "Processing ended: Thu Jun 05 11:17:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749147439978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749147439978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749147439978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749147439978 ""}
