@W: BN132 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_i2cm_16.v":36:0:36:5|Removing sequential instance u_lsc_i2cm_himax.u_lsc_i2cm.dev_addr_lat[5] because it is equivalent to instance u_lsc_i2cm_himax.u_lsc_i2cm.dev_addr_lat[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_humandet_clkgen.v":240:0:240:5|Removing sequential instance u_ice40_humandet_clkgen.o_init because it is equivalent to instance r_frame_sel[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":126:0:126:5|Removing sequential instance genblk5.u_ice40_himax_video_process_64.block_size because it is equivalent to instance genblk5.u_ice40_himax_video_process_64.vb_b[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":346:8:346:13|RAM genblk1\.u_rom_himax_cfg.lscc_ram_dq_inst.mem[15:0] (in view: work.lsc_i2cm_himax_80_0_324x324_dim_0_1_2_3_7(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":196:8:196:13|RAM genblk1\.u_ram512x8_0.lscc_ram_dp_inst.mem[7:0] (in view: work.lsc_uart_103_512_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":126:0:126:5|Removing sequential instance genblk5.u_ice40_himax_video_process_64.vb_u[6] because it is equivalent to instance genblk5.u_ice40_himax_video_process_64.vb_b[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX107 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":196:8:196:13|RAM u_ram256x32_ro.lscc_ram_dp_inst.mem[23:0] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\lscc\radiant\1.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":196:8:196:13|RAM u_ram256x32_accu0.lscc_ram_dp_inst.mem[30:0] (in view: work.ice40_himax_video_process_64_NONE_UNSIGNED(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: BN132 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":126:0:126:5|Removing instance genblk5.u_ice40_himax_video_process_64.vb_b[8] because it is equivalent to instance genblk5.u_ice40_himax_video_process_64.sb_r[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\ice40_himax_video_process_64.v":126:0:126:5|Removing instance genblk5.u_ice40_himax_video_process_64.vb_b[6] because it is equivalent to instance genblk5.u_ice40_himax_video_process_64.sb_r[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\lsc_i2cm_himax.v":42:0:42:5|Removing instance u_lsc_i2cm_himax.init_d[0] because it is equivalent to instance genblk4.u_spi_loader.g_on_code_tri_spram.u_spi_loader.r_init. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MT246 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v":1060:12:1060:21|Blackbox RGB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v":340:45:340:51|Blackbox HSOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\lsc_ml_ice40_himax_humandet_top.v":270:14:270:24|Blackbox IOL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\ice40_himax_upduino2_humandet\compact_cnn\rtl\compact_cnn.v":922:32:922:43|Blackbox MAC16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\ice40_himax_upduino2_humandet\compact_cnn\rtl\compact_cnn.v":4896:43:4896:57|Blackbox SP256K is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"c:\users\vrang\documents\github\senseai\som\himax\himax_humandet\src\common\ice40_resetn.v":56:8:56:18|Blackbox FD1P3XZ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock lsc_ml_ice40_himax_humandet_top|oclk_in_inferred_clock with period 10.92ns. Please declare a user-defined clock on net clk.
@W: MT420 |Found inferred clock lsc_ml_ice40_himax_humandet_top|cam_pclk with period 6.91ns. Please declare a user-defined clock on port cam_pclk.
