// Seed: 1353289955
module module_0 (
    output tri id_0,
    input uwire id_1,
    input tri1 id_2,
    input supply0 id_3,
    input wor id_4,
    output tri1 id_5,
    input tri1 id_6,
    output tri0 id_7
);
  wire id_9;
endmodule
module module_1 #(
    parameter id_7 = 32'd68
) (
    input  uwire id_0,
    output logic id_1,
    input  wand  id_2
    , id_5,
    output tri0  id_3
    , id_6
);
  real [-1 : -1] _id_7;
  ;
  initial id_1 = 1;
  notif0 primCall (id_3, id_0, id_2);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_0,
      id_0,
      id_3,
      id_2,
      id_3
  );
  assign modCall_1.id_1 = 0;
  wire id_8;
  wire [1 : id_7] id_9;
endmodule
