# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../prac1.srcs/sources_1/new/and2gate.vhd" \
"../../../../prac1.srcs/sim_1/new/test_and2gate.vhd" \

# Do not sort compile order
nosort
