<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="APB3::work"/><component name="AXI4_Interconnect::work"/><component name="CCC_0::work"/><component name="CORAXITOAHBL_0::work"/><component name="COREAHBLITE_0::work"/><component name="COREAHBTOAPB3_0::work"/><component name="COREGPIO_0::work"/><component name="COREJTAGDebug_0::work"/><component name="DDR3_0::work"/><component name="DDR3_0_DDRPHY_BLK::work"/><component name="INIT_Monitor::work"/><component name="LSRAM::work"/><component name="SPI_Controller::work"/><component name="UART_apb::work"/><component name="top::work"/><component name="MiV_AXI::work"/><component name="reset_syn_0::work"/><component name="reset_syn_1::work"/><device die="PA5M300TS" family="PolarFire" package="fcg1152"/><SmartGen version="8.0"/></workspace>