
# ##############################################################################
# Created by Base System Builder Wizard for Xilinx EDK 14.7 Build EDK_P.20131013
# Thu Apr 25 12:42:19 2019
# Target Board:  digilent atlys Rev C
# Family:    spartan6
# Device:    xc6slx45
# Package:   csg324
# Speed Grade:  -3
# ##############################################################################
 PARAMETER VERSION = 2.1.0


 PORT zio = zio, DIR = IO
 PORT rzq = rzq, DIR = IO
 PORT mcbx_dram_we_n = mcbx_dram_we_n, DIR = O
 PORT mcbx_dram_udqs_n = mcbx_dram_udqs_n, DIR = IO
 PORT mcbx_dram_udqs = mcbx_dram_udqs, DIR = IO
 PORT mcbx_dram_udm = mcbx_dram_udm, DIR = O
 PORT mcbx_dram_ras_n = mcbx_dram_ras_n, DIR = O
 PORT mcbx_dram_odt = mcbx_dram_odt, DIR = O
 PORT mcbx_dram_ldm = mcbx_dram_ldm, DIR = O
 PORT mcbx_dram_dqs_n = mcbx_dram_dqs_n, DIR = IO
 PORT mcbx_dram_dqs = mcbx_dram_dqs, DIR = IO
 PORT mcbx_dram_dq = mcbx_dram_dq, DIR = IO, VEC = [15:0]
 PORT mcbx_dram_clk_n = mcbx_dram_clk_n, DIR = O, SIGIS = CLK
 PORT mcbx_dram_clk = mcbx_dram_clk, DIR = O, SIGIS = CLK
 PORT mcbx_dram_cke = mcbx_dram_cke, DIR = O
 PORT mcbx_dram_cas_n = mcbx_dram_cas_n, DIR = O
 PORT mcbx_dram_ba = mcbx_dram_ba, DIR = O, VEC = [2:0]
 PORT mcbx_dram_addr = mcbx_dram_addr, DIR = O, VEC = [12:0]
 PORT RESET = RESET, DIR = I, SIGIS = RST, RST_POLARITY = 0
 PORT Push_Buttons_5Bits_TRI_I = Push_Buttons_5Bits_TRI_I, DIR = I, VEC = [4:0]
 PORT LEDs_8Bits_TRI_O = LEDs_8Bits_TRI_O, DIR = O, VEC = [7:0]
 PORT GCLK = GCLK, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
 PORT DIP_Switches_8Bits_TRI_I = DIP_Switches_8Bits_TRI_I, DIR = I, VEC = [7:0]
 PORT axi_hdmi_0_TMDS_RX_CLK_P_pin = axi_hdmi_0_TMDS_RX_CLK_P, DIR = I
 PORT axi_hdmi_0_TMDS_RX_CLK_N_pin = axi_hdmi_0_TMDS_RX_CLK_N, DIR = I
 PORT axi_hdmi_0_TMDS_RX_2_P_pin = axi_hdmi_0_TMDS_RX_2_P, DIR = I
 PORT axi_hdmi_0_TMDS_RX_2_N_pin = axi_hdmi_0_TMDS_RX_2_N, DIR = I
 PORT axi_hdmi_0_TMDS_RX_1_P_pin = axi_hdmi_0_TMDS_RX_1_P, DIR = I
 PORT axi_hdmi_0_TMDS_RX_1_N_pin = axi_hdmi_0_TMDS_RX_1_N, DIR = I
 PORT axi_hdmi_0_TMDS_RX_0_P_pin = axi_hdmi_0_TMDS_RX_0_P, DIR = I
 PORT axi_hdmi_0_TMDS_RX_0_N_pin = axi_hdmi_0_TMDS_RX_0_N, DIR = I
 PORT axi_hdmi_0_TMDS_RX_SCL_pin = axi_hdmi_0_TMDS_RX_SCL, DIR = I
 PORT axi_hdmi_0_TMDS_RX_SDA_pin = axi_hdmi_0_TMDS_RX_SDA, DIR = IO
 PORT axi_hdmi_0_TMDS_TX_CLK_P_pin = axi_hdmi_0_TMDS_TX_CLK_P, DIR = O
 PORT axi_hdmi_0_TMDS_TX_CLK_N_pin = axi_hdmi_0_TMDS_TX_CLK_N, DIR = O
 PORT axi_hdmi_0_TMDS_TX_2_P_pin = axi_hdmi_0_TMDS_TX_2_P, DIR = O
 PORT axi_hdmi_0_TMDS_TX_2_N_pin = axi_hdmi_0_TMDS_TX_2_N, DIR = O
 PORT axi_hdmi_0_TMDS_TX_1_P_pin = axi_hdmi_0_TMDS_TX_1_P, DIR = O
 PORT axi_hdmi_0_TMDS_TX_1_N_pin = axi_hdmi_0_TMDS_TX_1_N, DIR = O
 PORT axi_hdmi_0_TMDS_TX_0_P_pin = axi_hdmi_0_TMDS_TX_0_P, DIR = O
 PORT axi_hdmi_0_TMDS_TX_0_N_pin = axi_hdmi_0_TMDS_TX_0_N, DIR = O


BEGIN proc_sys_reset
 PARAMETER INSTANCE = proc_sys_reset_0
 PARAMETER HW_VER = 3.00.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PORT MB_Debug_Sys_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT Dcm_locked = proc_sys_reset_0_Dcm_locked
 PORT MB_Reset = proc_sys_reset_0_MB_Reset
 PORT Slowest_sync_clk = clk_100_0000MHzPLL0
 PORT Interconnect_aresetn = proc_sys_reset_0_Interconnect_aresetn
 PORT Ext_Reset_In = RESET
 PORT BUS_STRUCT_RESET = proc_sys_reset_0_BUS_STRUCT_RESET
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_ilmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_i_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = microblaze_0_ilmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN lmb_v10
 PARAMETER INSTANCE = microblaze_0_dlmb
 PARAMETER HW_VER = 2.00.b
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT LMB_CLK = clk_100_0000MHzPLL0
END

BEGIN lmb_bram_if_cntlr
 PARAMETER INSTANCE = microblaze_0_d_bram_ctrl
 PARAMETER HW_VER = 3.10.c
 PARAMETER C_BASEADDR = 0x00000000
 PARAMETER C_HIGHADDR = 0x00001fff
 BUS_INTERFACE SLMB = microblaze_0_dlmb
 BUS_INTERFACE BRAM_PORT = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN bram_block
 PARAMETER INSTANCE = microblaze_0_bram_block
 PARAMETER HW_VER = 1.00.a
 BUS_INTERFACE PORTA = microblaze_0_i_bram_ctrl_2_microblaze_0_bram_block
 BUS_INTERFACE PORTB = microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block
END

BEGIN microblaze
 PARAMETER INSTANCE = microblaze_0
 PARAMETER HW_VER = 8.50.c
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_BARREL = 1
 PARAMETER C_USE_FPU = 0
 PARAMETER C_DEBUG_ENABLED = 1
 PARAMETER C_ICACHE_BASEADDR = 0xc0000000
 PARAMETER C_ICACHE_HIGHADDR = 0xc7ffffff
 PARAMETER C_USE_ICACHE = 1
 PARAMETER C_CACHE_BYTE_SIZE = 8192
 PARAMETER C_ICACHE_ALWAYS_USED = 1
 PARAMETER C_DCACHE_BASEADDR = 0xc0000000
 PARAMETER C_DCACHE_HIGHADDR = 0xc7ffffff
 PARAMETER C_USE_DCACHE = 1
 PARAMETER C_DCACHE_BYTE_SIZE = 8192
 PARAMETER C_DCACHE_ALWAYS_USED = 1
 BUS_INTERFACE M_AXI_DP = axi4lite_0
 BUS_INTERFACE M_AXI_DC = axi4_0
 BUS_INTERFACE M_AXI_IC = axi4_0
 BUS_INTERFACE DEBUG = microblaze_0_debug
 BUS_INTERFACE DLMB = microblaze_0_dlmb
 BUS_INTERFACE ILMB = microblaze_0_ilmb
 BUS_INTERFACE INTERRUPT = axi_intc_0_INTERRUPT
 PORT MB_RESET = proc_sys_reset_0_MB_Reset
 PORT CLK = clk_100_0000MHzPLL0
END

BEGIN mdm
 PARAMETER INSTANCE = debug_module
 PARAMETER HW_VER = 2.10.a
 PARAMETER C_INTERCONNECT = 2
 PARAMETER C_USE_UART = 1
 PARAMETER C_BASEADDR = 0x41400000
 PARAMETER C_HIGHADDR = 0x4140ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE MBDEBUG_0 = microblaze_0_debug
 PORT Debug_SYS_Rst = proc_sys_reset_0_MB_Debug_Sys_Rst
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
END

BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_EXT_RESET_HIGH = 0
 PARAMETER C_CLKIN_FREQ = 100000000
 PARAMETER C_CLKOUT0_FREQ = 600000000
 PARAMETER C_CLKOUT0_GROUP = PLL0
 PARAMETER C_CLKOUT0_BUF = FALSE
 PARAMETER C_CLKOUT1_FREQ = 600000000
 PARAMETER C_CLKOUT1_PHASE = 180
 PARAMETER C_CLKOUT1_GROUP = PLL0
 PARAMETER C_CLKOUT1_BUF = FALSE
 PARAMETER C_CLKOUT2_FREQ = 100000000
 PARAMETER C_CLKOUT2_GROUP = PLL0
 PORT LOCKED = proc_sys_reset_0_Dcm_locked
 PORT CLKOUT2 = clk_100_0000MHzPLL0
 PORT RST = RESET
 PORT CLKOUT0 = clk_600_0000MHzPLL0_nobuf
 PORT CLKOUT1 = clk_600_0000MHz180PLL0_nobuf
 PORT CLKIN = GCLK
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
 PORT INTERCONNECT_ACLK = clk_100_0000MHzPLL0
END

BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4_0
 PARAMETER HW_VER = 1.06.a
 PORT interconnect_aclk = clk_100_0000MHzPLL0
 PORT INTERCONNECT_ARESETN = proc_sys_reset_0_Interconnect_aresetn
END

BEGIN axi_gpio
 PARAMETER INSTANCE = Push_Buttons_5Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 5
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40000000
 PARAMETER C_HIGHADDR = 0x4000ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_I = Push_Buttons_5Bits_TRI_I
 PORT IP2INTC_Irpt = Push_Buttons_5Bits_IP2INTC_Irpt
END

BEGIN axi_s6_ddrx
 PARAMETER INSTANCE = MCB_DDR2
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_MCB_RZQ_LOC = L6
 PARAMETER C_MCB_ZIO_LOC = C2
 PARAMETER C_MEM_TYPE = DDR2
 PARAMETER C_MEM_PARTNO = EDE1116AXXX-8E
 PARAMETER C_MEM_BANKADDR_WIDTH = 3
 PARAMETER C_MEM_NUM_COL_BITS = 10
 PARAMETER C_SKIP_IN_TERM_CAL = 0
 PARAMETER C_S0_AXI_ENABLE = 1
 PARAMETER C_INTERCONNECT_S0_AXI_MASTERS = microblaze_0.M_AXI_DC & microblaze_0.M_AXI_IC
 PARAMETER C_MEM_DDR2_RTT = 50OHMS
 PARAMETER C_S0_AXI_STRICT_COHERENCY = 0
 PARAMETER C_INTERCONNECT_S0_AXI_AW_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_AR_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_W_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_R_REGISTER = 8
 PARAMETER C_INTERCONNECT_S0_AXI_B_REGISTER = 8
 PARAMETER C_S0_AXI_BASEADDR = 0xc0000000
 PARAMETER C_S0_AXI_HIGHADDR = 0xc7ffffff
 BUS_INTERFACE S0_AXI = axi4_0
 PORT zio = zio
 PORT rzq = rzq
 PORT s0_axi_aclk = clk_100_0000MHzPLL0
 PORT ui_clk = clk_100_0000MHzPLL0
 PORT mcbx_dram_we_n = mcbx_dram_we_n
 PORT mcbx_dram_udqs_n = mcbx_dram_udqs_n
 PORT mcbx_dram_udqs = mcbx_dram_udqs
 PORT mcbx_dram_udm = mcbx_dram_udm
 PORT mcbx_dram_ras_n = mcbx_dram_ras_n
 PORT mcbx_dram_odt = mcbx_dram_odt
 PORT mcbx_dram_ldm = mcbx_dram_ldm
 PORT mcbx_dram_dqs_n = mcbx_dram_dqs_n
 PORT mcbx_dram_dqs = mcbx_dram_dqs
 PORT mcbx_dram_dq = mcbx_dram_dq
 PORT mcbx_dram_clk_n = mcbx_dram_clk_n
 PORT mcbx_dram_clk = mcbx_dram_clk
 PORT mcbx_dram_cke = mcbx_dram_cke
 PORT mcbx_dram_cas_n = mcbx_dram_cas_n
 PORT mcbx_dram_ba = mcbx_dram_ba
 PORT mcbx_dram_addr = mcbx_dram_addr
 PORT sysclk_2x = clk_600_0000MHzPLL0_nobuf
 PORT sysclk_2x_180 = clk_600_0000MHz180PLL0_nobuf
 PORT SYS_RST = proc_sys_reset_0_BUS_STRUCT_RESET
 PORT PLL_LOCK = proc_sys_reset_0_Dcm_locked
END

BEGIN axi_gpio
 PARAMETER INSTANCE = LEDs_8Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 0
 PARAMETER C_INTERRUPT_PRESENT = 0
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40020000
 PARAMETER C_HIGHADDR = 0x4002ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_O = LEDs_8Bits_TRI_O
END

BEGIN axi_gpio
 PARAMETER INSTANCE = DIP_Switches_8Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_INTERRUPT_PRESENT = 1
 PARAMETER C_IS_DUAL = 0
 PARAMETER C_BASEADDR = 0x40040000
 PARAMETER C_HIGHADDR = 0x4004ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT GPIO_IO_I = DIP_Switches_8Bits_TRI_I
 PORT IP2INTC_Irpt = DIP_Switches_8Bits_IP2INTC_Irpt
END

BEGIN axi_hdmi
 PARAMETER INSTANCE = axi_hdmi_0
 PARAMETER HW_VER = 1.00.a
 PARAMETER C_USE_HDMI_RECEIVER = 0
 PARAMETER C_AXI_STREAM_DATA_WIDTH = 24
 PARAMETER C_BASEADDR = 0x7e200000
 PARAMETER C_HIGHADDR = 0x7e20ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE S_AXIS_MM2S = v_tpg_0_M_AXIS_VIDEO
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT TMDS_RX_CLK_P = axi_hdmi_0_TMDS_RX_CLK_P
 PORT TMDS_RX_CLK_N = axi_hdmi_0_TMDS_RX_CLK_N
 PORT TMDS_RX_2_P = axi_hdmi_0_TMDS_RX_2_P
 PORT TMDS_RX_2_N = axi_hdmi_0_TMDS_RX_2_N
 PORT TMDS_RX_1_P = axi_hdmi_0_TMDS_RX_1_P
 PORT TMDS_RX_1_N = axi_hdmi_0_TMDS_RX_1_N
 PORT TMDS_RX_0_P = axi_hdmi_0_TMDS_RX_0_P
 PORT TMDS_RX_0_N = axi_hdmi_0_TMDS_RX_0_N
 PORT TMDS_RX_SCL = axi_hdmi_0_TMDS_RX_SCL
 PORT TMDS_RX_SDA = axi_hdmi_0_TMDS_RX_SDA
 PORT TMDS_TX_CLK_P = axi_hdmi_0_TMDS_TX_CLK_P
 PORT TMDS_TX_CLK_N = axi_hdmi_0_TMDS_TX_CLK_N
 PORT TMDS_TX_2_P = axi_hdmi_0_TMDS_TX_2_P
 PORT TMDS_TX_2_N = axi_hdmi_0_TMDS_TX_2_N
 PORT TMDS_TX_1_P = axi_hdmi_0_TMDS_TX_1_P
 PORT TMDS_TX_1_N = axi_hdmi_0_TMDS_TX_1_N
 PORT TMDS_TX_0_P = axi_hdmi_0_TMDS_TX_0_P
 PORT TMDS_TX_0_N = axi_hdmi_0_TMDS_TX_0_N
 PORT ACLK = clk_100_0000MHzPLL0
END

BEGIN v_tpg
 PARAMETER INSTANCE = v_tpg_0
 PARAMETER HW_VER = 4.00.a
 PARAMETER C_ACTIVE_COLS = 288
 PARAMETER C_ACTIVE_ROWS = 224
 PARAMETER C_MAX_COLS = 384
 PARAMETER C_S_AXIS_VIDEO_FORMAT = 2
 PARAMETER C_PATTERN_CONTROL = 1
 PARAMETER C_S_AXIS_VIDEO_TUSER_WIDTH = 0
 PARAMETER C_HAS_INTC_IF = 0
 PARAMETER C_BASEADDR = 0x7a000000
 PARAMETER C_HIGHADDR = 0x7a00ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE M_AXIS_VIDEO = v_tpg_0_M_AXIS_VIDEO
 PORT s_axi_aclk = clk_100_0000MHzPLL0
 PORT aclk = clk_100_0000MHzPLL0
 PORT aclken = net_vcc
 PORT s_axi_aclken = net_vcc
END

BEGIN axi_intc
 PARAMETER INSTANCE = axi_intc_0
 PARAMETER HW_VER = 1.04.a
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE INTERRUPT = axi_intc_0_INTERRUPT
 PORT S_AXI_ACLK = clk_100_0000MHzPLL0
 PORT Intr = Push_Buttons_5Bits_IP2INTC_Irpt & DIP_Switches_8Bits_IP2INTC_Irpt
END

