{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 4286, "design__instance__area": 27870.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 4, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 38, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0030950161162763834, "power__switching__total": 0.0030578377190977335, "power__leakage__total": 2.7461457108302056e-08, "power__total": 0.006152881309390068, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.19998314681400955, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.19998314681400955, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.35160975126673677, "timing__setup__ws__corner:nom_tt_025C_1v80": 10.988405163469798, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 22, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 38, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.34098480559827754, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.34098480559827754, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9763800044830807, "timing__setup__ws__corner:nom_ss_100C_1v60": 5.2507830680769905, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 38, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.13901533095915833, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.13901533095915833, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.12693901844513483, "timing__setup__ws__corner:nom_ff_n40C_1v95": 12.852776984276687, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 27, "design__max_fanout_violation__count": 38, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.13504961420303915, "clock__skew__worst_setup": -0.35105785938558703, "timing__hold__ws": 0.12382534237336157, "timing__setup__ws": 4.7579559416862, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 284.07 294.79", "design__core__bbox": "5.52 10.88 278.3 282.88", "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 200, "design__io": 106, "design__die__area": 83741, "design__core__area": 74196.2, "design__instance__count__stdcell": 4286, "design__instance__area__stdcell": 27870.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.375632, "design__instance__utilization__stdcell": 0.375632, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 10670238, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 100926, "design__violations": 0, "antenna__violating__nets": 10, "antenna__violating__pins": 10, "route__antenna_violation__count": 10, "route__net": 3248, "route__net__special": 2, "route__drc_errors__iter:1": 2322, "route__wirelength__iter:1": 109219, "route__drc_errors__iter:2": 1698, "route__wirelength__iter:2": 108268, "route__drc_errors__iter:3": 1537, "route__wirelength__iter:3": 108274, "route__drc_errors__iter:4": 280, "route__wirelength__iter:4": 108123, "route__drc_errors__iter:5": 86, "route__wirelength__iter:5": 108155, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 108147, "route__drc_errors": 0, "route__wirelength": 108147, "route__vias": 24218, "route__vias__singlecut": 24218, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 337.56, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 28, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 28, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 28, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 38, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.1948628535907778, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.1948628535907778, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3464590934429227, "timing__setup__ws__corner:min_tt_025C_1v80": 11.135650938765759, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 28, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 13, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 38, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.33399384203679744, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.33399384203679744, "timing__hold__ws__corner:min_ss_100C_1v60": 0.962247975202946, "timing__setup__ws__corner:min_ss_100C_1v60": 5.815978974151676, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 28, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 38, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.13504961420303915, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.13504961420303915, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.12382534237336157, "timing__setup__ws__corner:min_ff_n40C_1v95": 12.97210908740886, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 28, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 4, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 38, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2070993435362092, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.2070993435362092, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3553410999357292, "timing__setup__ws__corner:max_tt_025C_1v80": 10.865735285741994, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 28, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 27, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 38, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.35105785938558703, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.35105785938558703, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9846582716780211, "timing__setup__ws__corner:max_ss_100C_1v60": 4.7579559416862, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 28, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 38, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.14503859634943117, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.14503859634943117, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12883966480589581, "timing__setup__ws__corner:max_ff_n40C_1v95": 12.748543026528003, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 28, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 28, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79946, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79983, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000538054, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000531238, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000167194, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000531238, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000172, "ir__drop__worst": 0.000538, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}