// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_b_e
//
// Generated
//  by:  wig
//  on:  Fri Dec 19 16:07:22 2003
//  cmd: H:\work\mix_new\mix\mix_0.pl -strip -nodelta ../../bitsplice.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_b_e.v,v 1.1 2003/12/22 08:36:26 wig Exp $
// $Date: 2003/12/22 08:36:26 $
// $Log: inst_b_e.v,v $
// Revision 1.1  2003/12/22 08:36:26  wig
// Added testcase bitsplice.
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.36 2003/12/05 14:59:29 abauer Exp 
//
// Generator: mix_0.pl Revision: 1.25 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_b_e
//

	// No `defines in this module

module inst_b_e
	//
	// Generated module inst_b
	//
		(
		port_b_1
		);
		// Generated Module Inputs:
		input		port_b_1;
		// Generated Wires:
		wire		port_b_1;
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for inst_ba
		ent_ba inst_ba(

		);
		// End of Generated Instance Port Map for inst_ba

		// Generated Instance Port Map for inst_bb
		ent_bb inst_bb(

		);
		// End of Generated Instance Port Map for inst_bb



endmodule
//
// End of Generated Module rtl of inst_b_e
//
//
//!End of Module/s
// --------------------------------------------------------------
