// Seed: 3795821828
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_20 = 0;
  logic id_6;
  ;
  wire id_7;
  wire id_8;
endmodule
module module_1 #(
    parameter id_1  = 32'd99,
    parameter id_15 = 32'd34,
    parameter id_16 = 32'd46,
    parameter id_20 = 32'd8
) (
    output wand id_0,
    output tri1 _id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    output uwire id_5,
    output tri0 id_6,
    input tri0 id_7
    , _id_20,
    input tri id_8,
    input wor id_9,
    input wor id_10,
    output supply0 id_11,
    input tri1 id_12,
    input wand id_13,
    output wor id_14,
    input wire _id_15,
    output uwire _id_16,
    input wand id_17,
    input wand id_18
);
  uwire id_21 = 1 | -1;
  logic id_22;
  module_0 modCall_1 (
      id_21,
      id_22,
      id_21,
      id_22,
      id_22
  );
  struct packed {logic [{  id_20  ,  1  }  +  -1  !=  -1 : {  id_16  {  id_15  }  }] id_23;
      } [id_1 : -1] id_24 = -1;
endmodule
