{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650492713244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650492713244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 20 18:11:53 2022 " "Processing started: Wed Apr 20 18:11:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650492713244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492713244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off emdad_24thApril_2022_Lab_BEQ_BNE -c emdad_24thApril_2022_Lab_BEQ_BNE " "Command: quartus_map --read_settings_files=on --write_settings_files=off emdad_24thApril_2022_Lab_BEQ_BNE -c emdad_24thApril_2022_Lab_BEQ_BNE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492713244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650492713495 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650492713495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_testbench-arch " "Found design unit 1: emdad_testbench-arch" {  } { { "emdad_testbench.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722160 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_testbench " "Found entity 1: emdad_testbench" {  } { { "emdad_testbench.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_sll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_sll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_sll-arch " "Found design unit 1: emdad_sll-arch" {  } { { "emdad_sll.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_sll.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722161 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_sll " "Found entity 1: emdad_sll" {  } { { "emdad_sll.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_sll.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_Register_File-SYN " "Found design unit 1: emdad_Register_File-SYN" {  } { { "emdad_Register_File.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Register_File.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722162 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_Register_File " "Found entity 1: emdad_Register_File" {  } { { "emdad_Register_File.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Register_File.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_main_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_main_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_Main_unit-arch " "Found design unit 1: emdad_Main_unit-arch" {  } { { "emdad_Main_Unit.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Main_Unit.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722164 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_Main_unit " "Found entity 1: emdad_Main_unit" {  } { { "emdad_Main_Unit.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Main_Unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_half_adder-arch " "Found design unit 1: emdad_half_adder-arch" {  } { { "emdad_half_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_half_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722164 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_half_adder " "Found entity 1: emdad_half_adder" {  } { { "emdad_half_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_full_adder-arch " "Found design unit 1: emdad_full_adder-arch" {  } { { "emdad_full_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722165 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_full_adder " "Found entity 1: emdad_full_adder" {  } { { "emdad_full_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_extension.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_extension.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_extension-arch " "Found design unit 1: emdad_extension-arch" {  } { { "emdad_extension.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_extension.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722166 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_extension " "Found entity 1: emdad_extension" {  } { { "emdad_extension.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_extension.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_equal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_equal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_equal-arch " "Found design unit 1: emdad_equal-arch" {  } { { "emdad_equal.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_equal.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722168 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_equal " "Found entity 1: emdad_equal" {  } { { "emdad_equal.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_equal.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_controller-arch " "Found design unit 1: emdad_controller-arch" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722169 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_controller " "Found entity 1: emdad_controller" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_adder_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file emdad_adder_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_adder_package " "Found design unit 1: emdad_adder_package" {  } { { "emdad_adder_package.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_adder_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_32_bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_32_bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_32_bit_register-arch " "Found design unit 1: emdad_32_bit_register-arch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722170 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_32_bit_register " "Found entity 1: emdad_32_bit_register" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_32_bit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_32_bit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_32_bit_adder-arch " "Found design unit 1: emdad_32_bit_adder-arch" {  } { { "emdad_32_bit_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722171 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_32_bit_adder " "Found entity 1: emdad_32_bit_adder" {  } { { "emdad_32_bit_adder.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_2_1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_2_1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_2_1_MUX-arch " "Found design unit 1: emdad_2_1_MUX-arch" {  } { { "emdad_2_1_MUX.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_2_1_MUX.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722172 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_2_1_MUX " "Found entity 1: emdad_2_1_MUX" {  } { { "emdad_2_1_MUX.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_2_1_MUX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emdad_1bit_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file emdad_1bit_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emdad_1Bit_Comparator-arch " "Found design unit 1: emdad_1Bit_Comparator-arch" {  } { { "emdad_1Bit_Comparator.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_1Bit_Comparator.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722173 ""} { "Info" "ISGN_ENTITY_NAME" "1 emdad_1Bit_Comparator " "Found entity 1: emdad_1Bit_Comparator" {  } { { "emdad_1Bit_Comparator.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_1Bit_Comparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "emdad_Main_Unit " "Elaborating entity \"emdad_Main_Unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650492722201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emdad_32_bit_register emdad_32_bit_register:F1 " "Elaborating entity \"emdad_32_bit_register\" for hierarchy \"emdad_32_bit_register:F1\"" {  } { { "emdad_Main_Unit.vhd" "F1" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Main_Unit.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650492722226 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "emdad_wren emdad_32_bit_register.vhd(15) " "VHDL Process Statement warning at emdad_32_bit_register.vhd(15): signal \"emdad_wren\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1650492722226 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "emdad_q emdad_32_bit_register.vhd(19) " "VHDL Process Statement warning at emdad_32_bit_register.vhd(19): inferring latch(es) for signal or variable \"emdad_q\", which holds its previous value in one or more paths through the process" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1650492722227 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[0\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[0\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722228 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[1\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[1\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722228 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[2\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[2\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722228 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[3\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[3\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722228 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[4\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[4\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722228 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[5\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[5\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722228 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[6\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[6\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722228 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[7\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[7\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722228 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[8\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[8\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722228 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[9\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[9\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722228 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[10\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[10\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722228 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[11\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[11\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722229 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[12\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[12\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722229 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[13\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[13\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722229 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[14\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[14\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722229 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[15\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[15\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722229 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[16\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[16\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722229 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[17\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[17\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722229 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[18\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[18\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722229 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[19\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[19\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722229 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[20\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[20\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722229 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[21\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[21\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722229 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[22\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[22\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722229 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[23\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[23\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722230 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[24\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[24\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722230 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[25\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[25\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722230 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[26\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[26\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722230 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[27\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[27\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722230 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[28\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[28\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722230 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[29\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[29\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722230 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[30\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[30\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722231 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_q\[31\] emdad_32_bit_register.vhd(19) " "Inferred latch for \"emdad_q\[31\]\" at emdad_32_bit_register.vhd(19)" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722231 "|emdad_Main_Unit|emdad_32_bit_register:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emdad_Register_File emdad_Register_File:F2 " "Elaborating entity \"emdad_Register_File\" for hierarchy \"emdad_Register_File:F2\"" {  } { { "emdad_Main_Unit.vhd" "F2" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Main_Unit.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650492722238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram emdad_Register_File:F2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"emdad_Register_File:F2\|altsyncram:altsyncram_component\"" {  } { { "emdad_Register_File.vhd" "altsyncram_component" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Register_File.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650492722378 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "emdad_Register_File:F2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"emdad_Register_File:F2\|altsyncram:altsyncram_component\"" {  } { { "emdad_Register_File.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Register_File.vhd" 29 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650492722390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "emdad_Register_File:F2\|altsyncram:altsyncram_component " "Instantiated megafunction \"emdad_Register_File:F2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone v " "Parameter \"intended_device_family\" = \"Cyclone v\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file emdad_Register_File_Data.mif " "Parameter \"init_file\" = \"emdad_Register_File_Data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650492722391 ""}  } { { "emdad_Register_File.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Register_File.vhd" 29 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650492722391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ar44.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ar44.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ar44 " "Found entity 1: altsyncram_ar44" {  } { { "db/altsyncram_ar44.tdf" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/db/altsyncram_ar44.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650492722455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ar44 emdad_Register_File:F2\|altsyncram:altsyncram_component\|altsyncram_ar44:auto_generated " "Elaborating entity \"altsyncram_ar44\" for hierarchy \"emdad_Register_File:F2\|altsyncram:altsyncram_component\|altsyncram_ar44:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/csc_342/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650492722455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emdad_equal emdad_equal:F3 " "Elaborating entity \"emdad_equal\" for hierarchy \"emdad_equal:F3\"" {  } { { "emdad_Main_Unit.vhd" "F3" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Main_Unit.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650492722478 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_Cond emdad_equal.vhd(85) " "Inferred latch for \"emdad_Cond\" at emdad_equal.vhd(85)" {  } { { "emdad_equal.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_equal.vhd" 85 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722482 "|emdad_Main_Unit|emdad_equal:F3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emdad_1Bit_Comparator emdad_equal:F3\|emdad_1Bit_Comparator:F1 " "Elaborating entity \"emdad_1Bit_Comparator\" for hierarchy \"emdad_equal:F3\|emdad_1Bit_Comparator:F1\"" {  } { { "emdad_equal.vhd" "F1" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_equal.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650492722487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emdad_extension emdad_extension:F4 " "Elaborating entity \"emdad_extension\" for hierarchy \"emdad_extension:F4\"" {  } { { "emdad_Main_Unit.vhd" "F4" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Main_Unit.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650492722503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emdad_32_bit_adder emdad_32_bit_adder:F5 " "Elaborating entity \"emdad_32_bit_adder\" for hierarchy \"emdad_32_bit_adder:F5\"" {  } { { "emdad_Main_Unit.vhd" "F5" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Main_Unit.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650492722507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emdad_full_adder emdad_32_bit_adder:F5\|emdad_full_adder:\\FA:0:I1:F1 " "Elaborating entity \"emdad_full_adder\" for hierarchy \"emdad_32_bit_adder:F5\|emdad_full_adder:\\FA:0:I1:F1\"" {  } { { "emdad_32_bit_adder.vhd" "\\FA:0:I1:F1" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_adder.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650492722517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emdad_half_adder emdad_32_bit_adder:F5\|emdad_full_adder:\\FA:0:I1:F1\|emdad_half_adder:H1 " "Elaborating entity \"emdad_half_adder\" for hierarchy \"emdad_32_bit_adder:F5\|emdad_full_adder:\\FA:0:I1:F1\|emdad_half_adder:H1\"" {  } { { "emdad_full_adder.vhd" "H1" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_full_adder.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650492722534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emdad_sll emdad_sll:F6 " "Elaborating entity \"emdad_sll\" for hierarchy \"emdad_sll:F6\"" {  } { { "emdad_Main_Unit.vhd" "F6" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Main_Unit.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650492722566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emdad_2_1_MUX emdad_2_1_MUX:F8 " "Elaborating entity \"emdad_2_1_MUX\" for hierarchy \"emdad_2_1_MUX:F8\"" {  } { { "emdad_Main_Unit.vhd" "F8" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Main_Unit.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650492722593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emdad_controller emdad_controller:F9 " "Elaborating entity \"emdad_controller\" for hierarchy \"emdad_controller:F9\"" {  } { { "emdad_Main_Unit.vhd" "F9" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Main_Unit.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650492722594 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[0\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[0\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722596 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[1\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[1\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722596 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[2\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[2\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722596 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[3\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[3\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722596 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[4\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[4\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722597 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[5\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[5\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722597 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[6\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[6\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722597 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[7\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[7\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722597 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[8\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[8\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722597 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[9\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[9\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722597 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[10\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[10\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722597 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[11\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[11\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722597 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[12\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[12\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722597 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[13\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[13\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722597 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[14\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[14\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722597 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[15\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[15\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722597 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[16\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[16\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722597 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[17\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[17\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722598 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[18\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[18\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722598 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[19\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[19\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722598 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[20\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[20\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722598 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[21\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[21\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722598 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[22\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[22\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722598 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[23\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[23\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722598 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[24\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[24\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722598 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[25\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[25\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722598 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[26\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[26\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722598 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[27\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[27\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722598 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[28\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[28\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722598 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[29\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[29\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722599 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[30\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[30\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722599 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "emdad_s\[31\] emdad_controller.vhd(20) " "Inferred latch for \"emdad_s\[31\]\" at emdad_controller.vhd(20)" {  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492722599 "|emdad_Main_Unit|emdad_controller:F9"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[0\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[0\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[1\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[1\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[2\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[2\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[3\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[3\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[4\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[4\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[5\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[5\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[6\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[6\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[7\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[7\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[8\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[8\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[9\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[9\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[10\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[10\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[11\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[11\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[12\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[12\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[13\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[13\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[14\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[14\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[15\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[15\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[16\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[16\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[17\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[17\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[18\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[18\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[19\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[19\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[20\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[20\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[21\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[21\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[22\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[22\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[23\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[23\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[24\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[24\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[25\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[25\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[26\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[26\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[27\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[27\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[28\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[28\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[29\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[29\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[30\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[30\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "emdad_32_bit_register:F1\|emdad_q\[31\] " "Converted tri-state buffer \"emdad_32_bit_register:F1\|emdad_q\[31\]\" feeding internal logic into a wire" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1650492723002 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1650492723002 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[0\] emdad_temp_pcinout\[0\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[0\]\" to the node \"emdad_temp_pcinout\[0\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[1\] emdad_temp_pcinout\[1\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[1\]\" to the node \"emdad_temp_pcinout\[1\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[2\] emdad_temp_pcinout\[2\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[2\]\" to the node \"emdad_temp_pcinout\[2\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[3\] emdad_temp_pcinout\[3\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[3\]\" to the node \"emdad_temp_pcinout\[3\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[4\] emdad_temp_pcinout\[4\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[4\]\" to the node \"emdad_temp_pcinout\[4\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[5\] emdad_temp_pcinout\[5\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[5\]\" to the node \"emdad_temp_pcinout\[5\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[6\] emdad_temp_pcinout\[6\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[6\]\" to the node \"emdad_temp_pcinout\[6\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[7\] emdad_temp_pcinout\[7\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[7\]\" to the node \"emdad_temp_pcinout\[7\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[8\] emdad_temp_pcinout\[8\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[8\]\" to the node \"emdad_temp_pcinout\[8\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[9\] emdad_temp_pcinout\[9\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[9\]\" to the node \"emdad_temp_pcinout\[9\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[10\] emdad_temp_pcinout\[10\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[10\]\" to the node \"emdad_temp_pcinout\[10\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[11\] emdad_temp_pcinout\[11\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[11\]\" to the node \"emdad_temp_pcinout\[11\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[12\] emdad_temp_pcinout\[12\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[12\]\" to the node \"emdad_temp_pcinout\[12\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[13\] emdad_temp_pcinout\[13\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[13\]\" to the node \"emdad_temp_pcinout\[13\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[14\] emdad_temp_pcinout\[14\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[14\]\" to the node \"emdad_temp_pcinout\[14\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[15\] emdad_temp_pcinout\[15\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[15\]\" to the node \"emdad_temp_pcinout\[15\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[16\] emdad_temp_pcinout\[16\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[16\]\" to the node \"emdad_temp_pcinout\[16\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[17\] emdad_temp_pcinout\[17\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[17\]\" to the node \"emdad_temp_pcinout\[17\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[18\] emdad_temp_pcinout\[18\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[18\]\" to the node \"emdad_temp_pcinout\[18\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[19\] emdad_temp_pcinout\[19\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[19\]\" to the node \"emdad_temp_pcinout\[19\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[20\] emdad_temp_pcinout\[20\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[20\]\" to the node \"emdad_temp_pcinout\[20\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[21\] emdad_temp_pcinout\[21\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[21\]\" to the node \"emdad_temp_pcinout\[21\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[22\] emdad_temp_pcinout\[22\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[22\]\" to the node \"emdad_temp_pcinout\[22\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[23\] emdad_temp_pcinout\[23\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[23\]\" to the node \"emdad_temp_pcinout\[23\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[24\] emdad_temp_pcinout\[24\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[24\]\" to the node \"emdad_temp_pcinout\[24\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[25\] emdad_temp_pcinout\[25\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[25\]\" to the node \"emdad_temp_pcinout\[25\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[26\] emdad_temp_pcinout\[26\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[26\]\" to the node \"emdad_temp_pcinout\[26\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[27\] emdad_temp_pcinout\[27\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[27\]\" to the node \"emdad_temp_pcinout\[27\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[28\] emdad_temp_pcinout\[28\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[28\]\" to the node \"emdad_temp_pcinout\[28\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[29\] emdad_temp_pcinout\[29\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[29\]\" to the node \"emdad_temp_pcinout\[29\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[30\] emdad_temp_pcinout\[30\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[30\]\" to the node \"emdad_temp_pcinout\[30\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "emdad_32_bit_register:F10\|emdad_q\[31\] emdad_temp_pcinout\[31\] " "Converted the fan-out from the tri-state buffer \"emdad_32_bit_register:F10\|emdad_q\[31\]\" to the node \"emdad_temp_pcinout\[31\]\" into an OR gate" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1650492723357 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1650492723357 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_32_bit_register:F10\|emdad_q\[0\]_213 " "Latch emdad_32_bit_register:F10\|emdad_q\[0\]_213 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_rden " "Ports D and ENA on the latch are fed by the same signal emdad_rden" {  } { { "emdad_Main_Unit.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_Main_Unit.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723360 ""}  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[0\] " "Latch emdad_controller:F9\|emdad_s\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723360 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[1\] " "Latch emdad_controller:F9\|emdad_s\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723360 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723360 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[2\] " "Latch emdad_controller:F9\|emdad_s\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723361 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[3\] " "Latch emdad_controller:F9\|emdad_s\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723361 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[4\] " "Latch emdad_controller:F9\|emdad_s\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723361 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[5\] " "Latch emdad_controller:F9\|emdad_s\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723361 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[6\] " "Latch emdad_controller:F9\|emdad_s\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723361 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[7\] " "Latch emdad_controller:F9\|emdad_s\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723361 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[8\] " "Latch emdad_controller:F9\|emdad_s\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723361 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[9\] " "Latch emdad_controller:F9\|emdad_s\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723361 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[10\] " "Latch emdad_controller:F9\|emdad_s\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723361 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[11\] " "Latch emdad_controller:F9\|emdad_s\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723361 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723361 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[12\] " "Latch emdad_controller:F9\|emdad_s\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723362 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[13\] " "Latch emdad_controller:F9\|emdad_s\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723362 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[14\] " "Latch emdad_controller:F9\|emdad_s\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723362 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[15\] " "Latch emdad_controller:F9\|emdad_s\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723362 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723362 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[16\] " "Latch emdad_controller:F9\|emdad_s\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723363 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[17\] " "Latch emdad_controller:F9\|emdad_s\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723363 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[18\] " "Latch emdad_controller:F9\|emdad_s\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723363 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[19\] " "Latch emdad_controller:F9\|emdad_s\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723363 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[20\] " "Latch emdad_controller:F9\|emdad_s\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723363 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[21\] " "Latch emdad_controller:F9\|emdad_s\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723363 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[22\] " "Latch emdad_controller:F9\|emdad_s\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723363 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[23\] " "Latch emdad_controller:F9\|emdad_s\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723363 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[24\] " "Latch emdad_controller:F9\|emdad_s\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723363 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[25\] " "Latch emdad_controller:F9\|emdad_s\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723363 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[26\] " "Latch emdad_controller:F9\|emdad_s\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723363 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[27\] " "Latch emdad_controller:F9\|emdad_s\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723363 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723363 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[28\] " "Latch emdad_controller:F9\|emdad_s\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723364 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[29\] " "Latch emdad_controller:F9\|emdad_s\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723364 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[30\] " "Latch emdad_controller:F9\|emdad_s\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723364 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_controller:F9\|emdad_s\[31\] " "Latch emdad_controller:F9\|emdad_s\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723364 ""}  } { { "emdad_controller.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_controller.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723364 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "emdad_equal:F3\|emdad_Cond " "Latch emdad_equal:F3\|emdad_Cond has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA emdad_32_bit_register:F1\|emdad_q\[26\]\$latch " "Ports D and ENA on the latch are fed by the same signal emdad_32_bit_register:F1\|emdad_q\[26\]\$latch" {  } { { "emdad_32_bit_register.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_32_bit_register.vhd" 19 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1650492723364 ""}  } { { "emdad_equal.vhd" "" { Text "E:/CSC_342/Assignments/Lab BEQ BNE/emdad_24thApril_2022_Lab_BEQ_BNE/emdad_equal.vhd" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1650492723364 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1650492723636 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650492724363 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650492724363 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "424 " "Implemented 424 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650492724412 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650492724412 ""} { "Info" "ICUT_CUT_TM_LCELLS" "324 " "Implemented 324 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650492724412 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1650492724412 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650492724412 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650492724439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 20 18:12:04 2022 " "Processing ended: Wed Apr 20 18:12:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650492724439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650492724439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650492724439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650492724439 ""}
