TimeQuest Timing Analyzer report for de0_debounce_cnt
Sun Dec 01 23:39:22 2013
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk50'
 13. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 14. Slow 1200mV 85C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'ccd_sh_clk'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'ccd_sh_clk'
 21. Slow 1200mV 85C Model Hold: 'clk50'
 22. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'ccd_sh_clk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 85C Model Metastability Report
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'clk50'
 41. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 42. Slow 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Setup: 'ccd_sh_clk'
 45. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'ccd_sh_clk'
 49. Slow 1200mV 0C Model Hold: 'clk50'
 50. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'ccd_sh_clk'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Slow 1200mV 0C Model Metastability Report
 62. Fast 1200mV 0C Model Setup Summary
 63. Fast 1200mV 0C Model Hold Summary
 64. Fast 1200mV 0C Model Recovery Summary
 65. Fast 1200mV 0C Model Removal Summary
 66. Fast 1200mV 0C Model Minimum Pulse Width Summary
 67. Fast 1200mV 0C Model Setup: 'clk50'
 68. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 69. Fast 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 70. Fast 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 71. Fast 1200mV 0C Model Setup: 'ccd_sh_clk'
 72. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 73. Fast 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 75. Fast 1200mV 0C Model Hold: 'ccd_sh_clk'
 76. Fast 1200mV 0C Model Hold: 'clk50'
 77. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'ccd_sh_clk'
 83. Fast 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'
 84. Setup Times
 85. Hold Times
 86. Clock to Output Times
 87. Minimum Clock to Output Times
 88. Fast 1200mV 0C Model Metastability Report
 89. Multicorner Timing Analysis Summary
 90. Setup Times
 91. Hold Times
 92. Clock to Output Times
 93. Minimum Clock to Output Times
 94. Board Trace Model Assignments
 95. Input Transition Times
 96. Slow Corner Signal Integrity Metrics
 97. Fast Corner Signal Integrity Metrics
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths
105. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; de0_debounce_cnt                                 ;
; Device Family      ; Cyclone III                                      ;
; Device Name        ; EP3C16F484C6                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------+
; SDC File List                                                ;
+--------------------------+--------+--------------------------+
; SDC File Path            ; Status ; Read at                  ;
+--------------------------+--------+--------------------------+
; de0_debounce_cnt.out.sdc ; OK     ; Sun Dec 01 23:39:19 2013 ;
+--------------------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------+-----------+-------------+-----------+---------+-------------+------------+-----------+-------------+-------+--------+--------------+------------+----------+--------+--------------------------------------------------------------+----------------------------------------------------------------+
; Clock Name                                                 ; Type      ; Period      ; Frequency ; Rise    ; Fall        ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List    ; Edge Shift ; Inverted ; Master ; Source                                                       ; Targets                                                        ;
+------------------------------------------------------------+-----------+-------------+-----------+---------+-------------+------------+-----------+-------------+-------+--------+--------------+------------+----------+--------+--------------------------------------------------------------+----------------------------------------------------------------+
; altera_reserved_tck                                        ; Base      ; 100.000     ; 10.0 MHz  ; 0.000   ; 50.000      ;            ;           ;             ;       ;        ;              ;            ;          ;        ;                                                              ; { altera_reserved_tck }                                        ;
; ccd_sh_clk                                                 ; Generated ; 1200500.000 ; 0.0 MHz   ; 500.000 ; 1200500.000 ;            ;           ;             ;       ;        ;  1 51 120051 ;            ; true     ; clk50  ; CLOCK_50                                                     ; { sh_generator_inst|data_out|q }                               ;
; clk50                                                      ; Base      ; 20.000      ; 50.0 MHz  ; 0.000   ; 10.000      ;            ;           ;             ;       ;        ;              ;            ;          ;        ;                                                              ; { CLOCK_50 }                                                   ;
; clk50_virtual                                              ; Virtual   ; 20.000      ; 50.0 MHz  ; 0.000   ; 10.000      ;            ;           ;             ;       ;        ;              ;            ;          ;        ;                                                              ; { }                                                            ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 500.000     ; 2.0 MHz   ; 0.000   ; 250.000     ; 50.00      ; 25        ; 1           ;       ;        ;              ;            ; false    ; clk50  ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 2000.000    ; 0.5 MHz   ; 0.000   ; 1000.000    ; 50.00      ; 100       ; 1           ;       ;        ;              ;            ; false    ; clk50  ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0] ; { clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------------------+-----------+-------------+-----------+---------+-------------+------------+-----------+-------------+-------+--------+--------------+------------+----------+--------+--------------------------------------------------------------+----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                         ;
+-------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                 ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; 133.58 MHz  ; 133.58 MHz      ; altera_reserved_tck                                        ;                                                               ;
; 312.01 MHz  ; 250.0 MHz       ; clk50                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1379.31 MHz ; 500.0 MHz       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin)                ;
; 1379.31 MHz ; 500.0 MHz       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
; 1424.5 MHz  ; 1.77 MHz        ; ccd_sh_clk                                                 ; limit due to low minimum pulse width violation (tcl)          ;
+-------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                      ;
+------------------------------------------------------------+-------------+---------------+
; Clock                                                      ; Slack       ; End Point TNS ;
+------------------------------------------------------------+-------------+---------------+
; clk50                                                      ; 16.795      ; 0.000         ;
; altera_reserved_tck                                        ; 46.257      ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 499.275     ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 1999.275    ; 0.000         ;
; ccd_sh_clk                                                 ; 1200499.298 ; 0.000         ;
+------------------------------------------------------------+-------------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                 ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                        ; 0.359 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.362 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.362 ; 0.000         ;
; ccd_sh_clk                                                 ; 0.385 ; 0.000         ;
; clk50                                                      ; 0.520 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.110 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.905 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; clk50                                                      ; 9.488   ; 0.000         ;
; altera_reserved_tck                                        ; 49.483  ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 249.756 ; 0.000         ;
; ccd_sh_clk                                                 ; 499.765 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 999.757 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                          ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.795 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 3.138      ;
; 16.815 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 3.118      ;
; 16.841 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 3.092      ;
; 16.898 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 3.036      ;
; 16.929 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 3.004      ;
; 16.971 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.963      ;
; 16.975 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.959      ;
; 16.985 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.948      ;
; 16.991 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.943      ;
; 16.994 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.940      ;
; 16.995 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.939      ;
; 17.012 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.922      ;
; 17.042 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.892      ;
; 17.089 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.845      ;
; 17.105 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.829      ;
; 17.109 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.825      ;
; 17.109 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.825      ;
; 17.117 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.816      ;
; 17.117 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.816      ;
; 17.124 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.810      ;
; 17.125 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.808      ;
; 17.138 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.796      ;
; 17.146 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.787      ;
; 17.156 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.778      ;
; 17.174 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.759      ;
; 17.174 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.760      ;
; 17.174 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.760      ;
; 17.179 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.755      ;
; 17.199 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.735      ;
; 17.201 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.733      ;
; 17.210 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.724      ;
; 17.221 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.713      ;
; 17.223 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.711      ;
; 17.226 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.707      ;
; 17.235 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.698      ;
; 17.246 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.687      ;
; 17.246 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.687      ;
; 17.251 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.682      ;
; 17.259 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.674      ;
; 17.265 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.669      ;
; 17.268 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.666      ;
; 17.270 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.664      ;
; 17.270 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.664      ;
; 17.271 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.662      ;
; 17.288 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.646      ;
; 17.288 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.646      ;
; 17.290 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.644      ;
; 17.301 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.633      ;
; 17.303 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.630      ;
; 17.310 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.624      ;
; 17.312 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.621      ;
; 17.313 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.621      ;
; 17.318 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.615      ;
; 17.319 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.615      ;
; 17.322 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.612      ;
; 17.323 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.610      ;
; 17.335 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.599      ;
; 17.340 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.593      ;
; 17.342 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.592      ;
; 17.354 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.580      ;
; 17.360 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.573      ;
; 17.362 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.572      ;
; 17.370 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.564      ;
; 17.374 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.559      ;
; 17.375 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.559      ;
; 17.383 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.551      ;
; 17.385 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.548      ;
; 17.390 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.543      ;
; 17.391 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.542      ;
; 17.394 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.539      ;
; 17.397 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.536      ;
; 17.400 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.534      ;
; 17.400 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.534      ;
; 17.401 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.532      ;
; 17.402 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.531      ;
; 17.409 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.525      ;
; 17.413 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.520      ;
; 17.422 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.511      ;
; 17.424 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.510      ;
; 17.431 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.503      ;
; 17.433 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.501      ;
; 17.435 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.499      ;
; 17.435 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.498      ;
; 17.437 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.496      ;
; 17.439 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.494      ;
; 17.439 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.495      ;
; 17.446 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.487      ;
; 17.450 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.483      ;
; 17.456 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.477      ;
; 17.466 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.467      ;
; 17.466 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.468      ;
; 17.474 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.459      ;
; 17.474 ; sh_generator:sh_generator_inst|counter[11] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.460      ;
; 17.476 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.458      ;
; 17.484 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.449      ;
; 17.486 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.448      ;
; 17.486 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.448      ;
; 17.492 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 20.000       ; -0.062     ; 2.441      ;
; 17.496 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.438      ;
; 17.509 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.061     ; 2.425      ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.257 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 3.932      ;
; 46.805 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 3.381      ;
; 46.997 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.199      ;
; 47.115 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 3.073      ;
; 47.146 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.050      ;
; 47.148 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 3.048      ;
; 47.425 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 2.771      ;
; 47.428 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 2.768      ;
; 47.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.575      ;
; 47.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.512      ;
; 47.744 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 2.452      ;
; 47.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 2.360      ;
; 47.867 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 2.329      ;
; 48.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 2.112      ;
; 48.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 1.982      ;
; 48.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 1.813      ;
; 48.785 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 1.410      ;
; 95.523 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.306     ; 4.166      ;
; 95.766 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 3.914      ;
; 95.770 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 3.910      ;
; 95.783 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.306     ; 3.906      ;
; 95.814 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.306     ; 3.875      ;
; 95.816 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 3.864      ;
; 95.818 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 3.862      ;
; 95.908 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 3.772      ;
; 95.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.031      ;
; 95.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.031      ;
; 95.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.031      ;
; 95.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.031      ;
; 95.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.031      ;
; 95.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.031      ;
; 95.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.031      ;
; 95.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.031      ;
; 95.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.031      ;
; 95.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.031      ;
; 95.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.031      ;
; 95.911 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 4.031      ;
; 96.056 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 3.624      ;
; 96.058 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 3.622      ;
; 96.065 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 3.615      ;
; 96.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.684      ;
; 96.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.684      ;
; 96.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.684      ;
; 96.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.684      ;
; 96.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.684      ;
; 96.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.684      ;
; 96.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.684      ;
; 96.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.684      ;
; 96.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.684      ;
; 96.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.684      ;
; 96.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.684      ;
; 96.248 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 3.684      ;
; 96.345 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.315     ; 3.335      ;
; 96.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.454      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.427      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.427      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.427      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.427      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.427      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.427      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.427      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.427      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.427      ;
; 96.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.427      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.284      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.275      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.284      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.275      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.284      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.275      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.284      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.275      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.284      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.275      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.284      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.275      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.284      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.275      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.284      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.275      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.284      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.275      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.284      ;
; 96.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 3.275      ;
; 96.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.271      ;
; 96.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.271      ;
; 96.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.271      ;
; 96.672 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.271      ;
; 96.702 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 3.241      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 499.275 ; for_ccd   ; for_ccd ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.061     ; 0.659      ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                         ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 1999.275 ; for_m     ; for_m   ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 2000.000     ; -0.061     ; 0.659      ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ccd_sh_clk'                                                               ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack       ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 1200499.298 ; for_sh    ; for_sh  ; ccd_sh_clk   ; ccd_sh_clk  ; 1200500.000  ; -0.038     ; 0.659      ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.360 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.577      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.580      ;
; 0.363 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.580      ;
; 0.372 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.590      ;
; 0.375 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.592      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.376 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.593      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.594      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.595      ;
; 0.378 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.595      ;
; 0.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.596      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.599      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.600      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.601      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.601      ;
; 0.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.601      ;
; 0.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.603      ;
; 0.393 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.304      ; 0.884      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.611      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.611      ;
; 0.397 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.614      ;
; 0.398 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.615      ;
; 0.400 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.900      ;
; 0.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.627      ;
; 0.410 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.628      ;
; 0.414 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.914      ;
; 0.416 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.924      ;
; 0.417 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.304      ; 0.908      ;
; 0.417 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.925      ;
; 0.418 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.926      ;
; 0.422 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.639      ;
; 0.422 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.639      ;
; 0.424 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.924      ;
; 0.424 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.641      ;
; 0.426 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.934      ;
; 0.432 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.304      ; 0.923      ;
; 0.432 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.932      ;
; 0.439 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.304      ; 0.930      ;
; 0.441 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.949      ;
; 0.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.659      ;
; 0.444 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.952      ;
; 0.464 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.972      ;
; 0.467 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.313      ; 0.967      ;
; 0.468 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.976      ;
; 0.473 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.312      ; 0.972      ;
; 0.482 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.321      ; 0.990      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.712      ;
; 0.500 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.717      ;
; 0.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.732      ;
; 0.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.732      ;
; 0.516 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.733      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.735      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 0.735      ;
; 0.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.737      ;
; 0.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.737      ;
; 0.520 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.051      ; 0.728      ;
; 0.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.738      ;
; 0.526 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.743      ;
; 0.527 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.744      ;
; 0.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.745      ;
; 0.530 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.748      ;
; 0.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.753      ;
; 0.537 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 0.755      ;
; 0.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.755      ;
; 0.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.760      ;
; 0.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.760      ;
; 0.544 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.312      ; 1.043      ;
; 0.545 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.762      ;
; 0.546 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.763      ;
; 0.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.768      ;
; 0.555 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.772      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.774      ;
; 0.557 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.774      ;
; 0.564 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 0.781      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.362 ; for_ccd   ; for_ccd ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                       ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.362 ; for_m     ; for_m   ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.580      ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ccd_sh_clk'                                                          ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.385 ; for_sh    ; for_sh  ; ccd_sh_clk   ; ccd_sh_clk  ; 0.000        ; 0.038      ; 0.580      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                                 ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.520 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.739      ;
; 0.522 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 0.000        ; 0.062      ; 0.741      ;
; 0.825 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.043      ;
; 0.827 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.045      ;
; 0.843 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.061      ;
; 0.843 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.061      ;
; 0.844 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.062      ;
; 0.872 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.090      ;
; 0.872 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.090      ;
; 0.873 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.091      ;
; 0.948 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 0.000        ; 0.062      ; 1.167      ;
; 0.976 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.194      ;
; 1.058 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.276      ;
; 1.064 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.282      ;
; 1.065 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.283      ;
; 1.067 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.285      ;
; 1.067 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.285      ;
; 1.068 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.286      ;
; 1.068 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.286      ;
; 1.068 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.286      ;
; 1.075 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.293      ;
; 1.087 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.305      ;
; 1.161 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.379      ;
; 1.162 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.380      ;
; 1.165 ; sh_generator:sh_generator_inst|counter[1]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.383      ;
; 1.167 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.385      ;
; 1.168 ; sh_generator:sh_generator_inst|counter[3]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.386      ;
; 1.168 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.386      ;
; 1.168 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.386      ;
; 1.169 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.387      ;
; 1.170 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.388      ;
; 1.170 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.388      ;
; 1.171 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.389      ;
; 1.171 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.389      ;
; 1.171 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.389      ;
; 1.171 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.389      ;
; 1.171 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.389      ;
; 1.172 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.390      ;
; 1.172 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.390      ;
; 1.172 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.390      ;
; 1.173 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 0.000        ; 0.062      ; 1.392      ;
; 1.178 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.396      ;
; 1.179 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.397      ;
; 1.242 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.460      ;
; 1.260 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.478      ;
; 1.275 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.493      ;
; 1.276 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 0.000        ; 0.062      ; 1.495      ;
; 1.277 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 0.000        ; 0.062      ; 1.496      ;
; 1.296 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.514      ;
; 1.296 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.514      ;
; 1.297 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.515      ;
; 1.297 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.515      ;
; 1.299 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.517      ;
; 1.302 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.520      ;
; 1.302 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.520      ;
; 1.303 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.521      ;
; 1.303 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.521      ;
; 1.303 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.521      ;
; 1.303 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.521      ;
; 1.304 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.522      ;
; 1.304 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.522      ;
; 1.305 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.523      ;
; 1.305 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.523      ;
; 1.305 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.523      ;
; 1.305 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.523      ;
; 1.306 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.524      ;
; 1.306 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.524      ;
; 1.306 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.524      ;
; 1.306 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.524      ;
; 1.306 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.524      ;
; 1.306 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.524      ;
; 1.306 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.524      ;
; 1.306 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.524      ;
; 1.307 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.525      ;
; 1.307 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.525      ;
; 1.307 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.525      ;
; 1.307 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.525      ;
; 1.307 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.525      ;
; 1.313 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.531      ;
; 1.313 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.531      ;
; 1.314 ; sh_generator:sh_generator_inst|counter[14]        ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.532      ;
; 1.314 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.532      ;
; 1.314 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.532      ;
; 1.345 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.563      ;
; 1.346 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.564      ;
; 1.353 ; sh_generator:sh_generator_inst|counter[13]        ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.571      ;
; 1.355 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 0.000        ; 0.062      ; 1.574      ;
; 1.356 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 0.000        ; 0.062      ; 1.575      ;
; 1.356 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.062      ; 1.575      ;
; 1.358 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 0.000        ; 0.062      ; 1.577      ;
; 1.360 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.062      ; 1.579      ;
; 1.363 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.581      ;
; 1.364 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.582      ;
; 1.387 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.605      ;
; 1.393 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.611      ;
; 1.394 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.612      ;
; 1.396 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.614      ;
; 1.396 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.614      ;
; 1.397 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.615      ;
; 1.397 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.061      ; 1.615      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.110 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 2.086      ;
; 97.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.266      ;
; 97.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.266      ;
; 97.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.266      ;
; 97.678 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.266      ;
; 97.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.964      ;
; 97.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.964      ;
; 97.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.964      ;
; 97.980 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.964      ;
; 98.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.935      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.893      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.893      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.893      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.893      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.893      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.893      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.893      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.893      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.893      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.893      ;
; 98.169 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 1.764      ;
; 98.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 1.717      ;
; 98.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.695      ;
; 98.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.683      ;
; 98.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.683      ;
; 98.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.683      ;
; 98.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 1.683      ;
; 98.268 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 1.676      ;
; 98.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.657      ;
; 98.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.657      ;
; 98.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.657      ;
; 98.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.657      ;
; 98.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.657      ;
; 98.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.657      ;
; 98.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.657      ;
; 98.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.657      ;
; 98.278 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.657      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.639      ;
; 98.296 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.639      ;
; 98.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.447      ;
; 98.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.447      ;
; 98.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.447      ;
; 98.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.447      ;
; 98.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.447      ;
; 98.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.447      ;
; 98.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.447      ;
; 98.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.447      ;
; 98.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.447      ;
; 98.488 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.447      ;
; 98.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.251      ;
; 98.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.251      ;
; 98.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.251      ;
; 98.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.251      ;
; 98.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.251      ;
; 98.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.251      ;
; 98.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.251      ;
; 98.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 1.251      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.905  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.122      ;
; 0.905  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.122      ;
; 0.905  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.122      ;
; 0.905  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.122      ;
; 0.905  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.122      ;
; 0.905  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.122      ;
; 0.905  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.122      ;
; 0.905  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.122      ;
; 1.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.290      ;
; 1.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.290      ;
; 1.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.290      ;
; 1.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.290      ;
; 1.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.290      ;
; 1.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.290      ;
; 1.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.290      ;
; 1.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.290      ;
; 1.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.290      ;
; 1.073  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.290      ;
; 1.301  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.518      ;
; 1.301  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.518      ;
; 1.301  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.518      ;
; 1.301  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.518      ;
; 1.301  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.518      ;
; 1.301  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.518      ;
; 1.301  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.518      ;
; 1.301  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.518      ;
; 1.301  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.518      ;
; 1.308  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.525      ;
; 1.308  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.525      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.538      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.538      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.538      ;
; 1.311  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.538      ;
; 1.317  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.052      ; 1.526      ;
; 1.324  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.551      ;
; 1.354  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.061      ; 1.572      ;
; 1.367  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.583      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.751      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.751      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.751      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.751      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.751      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.751      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.751      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.751      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.751      ;
; 1.525  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.751      ;
; 1.570  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.796      ;
; 1.588  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.815      ;
; 1.588  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.815      ;
; 1.588  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.815      ;
; 1.588  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 1.815      ;
; 1.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.031      ;
; 1.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.031      ;
; 1.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.031      ;
; 1.804  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.031      ;
; 51.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.322      ; 1.943      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.488  ; 9.718        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_address_reg0 ;
; 9.488  ; 9.718        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_datain_reg0  ;
; 9.488  ; 9.718        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_address_reg0 ;
; 9.488  ; 9.718        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_datain_reg0  ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[0]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[10]                                                                                                        ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[11]                                                                                                        ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[12]                                                                                                        ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[13]                                                                                                        ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[14]                                                                                                        ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[15]                                                                                                        ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[1]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[2]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[3]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[4]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[5]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[6]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[7]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[8]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[9]                                                                                                         ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|data_out                                                                                                           ;
; 9.594  ; 9.778        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|state.STATE_SH_LOW                                                                                                 ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                        ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                        ;
; 9.740  ; 9.740        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                              ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~input|o                                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[0]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[10]|clk                                                                                                                 ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[11]|clk                                                                                                                 ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[12]|clk                                                                                                                 ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[13]|clk                                                                                                                 ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[14]|clk                                                                                                                 ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[15]|clk                                                                                                                 ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[1]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[2]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[3]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[4]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[5]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[6]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[7]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[8]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[9]|clk                                                                                                                  ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|data_out|clk                                                                                                                    ;
; 9.755  ; 9.755        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|state.STATE_SH_LOW|clk                                                                                                          ;
; 9.756  ; 9.756        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk0                                                                   ;
; 9.756  ; 9.756        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9|clk0                                                                   ;
; 9.762  ; 9.762        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                    ;
; 9.762  ; 9.762        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                      ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0]                                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~input|i                                                                                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~input|i                                                                                                                                  ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[0]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[10]                                                                                                        ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[11]                                                                                                        ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[12]                                                                                                        ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[13]                                                                                                        ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[14]                                                                                                        ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[15]                                                                                                        ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[1]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[2]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[3]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[4]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[5]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[6]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[7]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[8]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[9]                                                                                                         ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|data_out                                                                                                           ;
; 10.005 ; 10.221       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|state.STATE_SH_LOW                                                                                                 ;
; 10.036 ; 10.266       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_datain_reg0  ;
; 10.036 ; 10.266       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_datain_reg0  ;
; 10.038 ; 10.268       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_address_reg0 ;
; 10.038 ; 10.268       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_address_reg0 ;
; 10.234 ; 10.234       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0]                                                                                      ;
; 10.237 ; 10.237       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                    ;
; 10.237 ; 10.237       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                      ;
; 10.243 ; 10.243       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk0                                                                   ;
; 10.243 ; 10.243       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9|clk0                                                                   ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[0]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[10]|clk                                                                                                                 ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[11]|clk                                                                                                                 ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[12]|clk                                                                                                                 ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[13]|clk                                                                                                                 ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[14]|clk                                                                                                                 ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[15]|clk                                                                                                                 ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[1]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[2]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[3]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[4]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[5]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[6]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[7]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[8]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[9]|clk                                                                                                                  ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|data_out|clk                                                                                                                    ;
; 10.244 ; 10.244       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|state.STATE_SH_LOW|clk                                                                                                          ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~input|o                                                                                                                                  ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                        ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                        ;
; 10.258 ; 10.258       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                           ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_datain_reg0                                      ;
; 49.532 ; 49.748       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ;
; 49.576 ; 49.760       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                          ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                          ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                          ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                          ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                      ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                      ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                 ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                 ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                 ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                 ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ;
; 49.577 ; 49.761       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                     ;
; 49.578 ; 49.762       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ;
; 49.578 ; 49.762       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                           ;
; 49.578 ; 49.762       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ;
; 49.578 ; 49.762       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ;
; 49.578 ; 49.762       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ;
; 49.578 ; 49.762       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ;
; 49.578 ; 49.762       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ;
; 49.579 ; 49.763       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                 ;
; 49.579 ; 49.763       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ;
; 49.579 ; 49.763       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ;
; 49.579 ; 49.763       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ;
; 49.579 ; 49.763       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                       ;
; 49.579 ; 49.763       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                       ;
; 49.579 ; 49.763       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                       ;
; 49.579 ; 49.763       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                       ;
; 49.579 ; 49.763       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                       ;
; 49.579 ; 49.763       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                    ;
; 49.579 ; 49.763       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                    ;
; 49.579 ; 49.763       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                    ;
; 49.579 ; 49.763       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                    ;
; 49.579 ; 49.763       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                    ;
; 49.579 ; 49.763       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                     ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                      ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                    ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                    ;
; 49.580 ; 49.764       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                 ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.756 ; 249.972      ; 0.216          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
; 249.843 ; 250.027      ; 0.184          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
; 249.988 ; 249.988      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 249.988 ; 249.988      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 249.995 ; 249.995      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd|clk                                                                      ;
; 250.004 ; 250.004      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd|clk                                                                      ;
; 250.011 ; 250.011      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 250.011 ; 250.011      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 498.000 ; 500.000      ; 2.000          ; Min Period       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ccd_sh_clk'                                               ;
+-------------+--------------+----------------+------------------+------------+------------+------------+
; Slack       ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target     ;
+-------------+--------------+----------------+------------------+------------+------------+------------+
; 499.765     ; 499.949      ; 0.184          ; Low Pulse Width  ; ccd_sh_clk ; Rise       ; for_sh     ;
; 499.927     ; 499.927      ; 0.000          ; Low Pulse Width  ; ccd_sh_clk ; Rise       ; for_sh|clk ;
; 1199999.830 ; 1200000.046  ; 0.216          ; High Pulse Width ; ccd_sh_clk ; Rise       ; for_sh     ;
; 1200000.070 ; 1200000.070  ; 0.000          ; High Pulse Width ; ccd_sh_clk ; Rise       ; for_sh|clk ;
; 1200498.000 ; 1200500.000  ; 2.000          ; Min Period       ; ccd_sh_clk ; Rise       ; for_sh     ;
+-------------+--------------+----------------+------------------+------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                  ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                           ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 999.757  ; 999.973      ; 0.216          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
; 999.841  ; 1000.025     ; 0.184          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
; 999.988  ; 999.988      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 999.988  ; 999.988      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 999.997  ; 999.997      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m|clk                                                                        ;
; 1000.003 ; 1000.003     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m|clk                                                                        ;
; 1000.011 ; 1000.011     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 1000.011 ; 1000.011     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 1998.000 ; 2000.000     ; 2.000          ; Min Period       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.535 ; 2.877 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.334 ; 6.514 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; 3.214 ; 3.780 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; 3.214 ; 3.780 ; Rise       ; clk50               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.818  ; 0.591  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.250 ; -1.479 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; -2.178 ; -2.733 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; -2.178 ; -2.733 ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.907 ; 11.903 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 6.981  ; 6.961  ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 6.981  ; 6.961  ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 3.008  ; 2.905  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 3.008  ; 2.905  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 3.011  ; 2.910  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 3.011  ; 2.910  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.747 ; 9.746 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 6.792 ; 6.768 ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 6.792 ; 6.768 ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 2.588 ; 2.484 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 2.588 ; 2.484 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 2.591 ; 2.490 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 2.591 ; 2.490 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                          ;
+-------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                 ; Note                                                          ;
+-------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
; 152.72 MHz  ; 152.72 MHz      ; altera_reserved_tck                                        ;                                                               ;
; 350.26 MHz  ; 250.0 MHz       ; clk50                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 1555.21 MHz ; 500.0 MHz       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin)                ;
; 1557.63 MHz ; 500.0 MHz       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin)                ;
; 1607.72 MHz ; 1.88 MHz        ; ccd_sh_clk                                                 ; limit due to low minimum pulse width violation (tcl)          ;
+-------------+-----------------+------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                       ;
+------------------------------------------------------------+-------------+---------------+
; Clock                                                      ; Slack       ; End Point TNS ;
+------------------------------------------------------------+-------------+---------------+
; clk50                                                      ; 17.145      ; 0.000         ;
; altera_reserved_tck                                        ; 46.726      ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 499.358     ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 1999.357    ; 0.000         ;
; ccd_sh_clk                                                 ; 1200499.378 ; 0.000         ;
+------------------------------------------------------------+-------------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                        ; 0.311 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.320 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.321 ; 0.000         ;
; ccd_sh_clk                                                 ; 0.341 ; 0.000         ;
; clk50                                                      ; 0.462 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 48.403 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.807 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; clk50                                                      ; 9.483   ; 0.000         ;
; altera_reserved_tck                                        ; 49.419  ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 249.751 ; 0.000         ;
; ccd_sh_clk                                                 ; 499.779 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 999.753 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                           ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.145 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.795      ;
; 17.159 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.781      ;
; 17.206 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.734      ;
; 17.259 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.681      ;
; 17.268 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.672      ;
; 17.301 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.639      ;
; 17.310 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.630      ;
; 17.324 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.616      ;
; 17.343 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.597      ;
; 17.348 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.592      ;
; 17.357 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.583      ;
; 17.363 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.577      ;
; 17.366 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.574      ;
; 17.400 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.540      ;
; 17.414 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.526      ;
; 17.415 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.525      ;
; 17.424 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.516      ;
; 17.437 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.503      ;
; 17.440 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.500      ;
; 17.441 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.499      ;
; 17.455 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.485      ;
; 17.461 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.479      ;
; 17.463 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.477      ;
; 17.463 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.477      ;
; 17.470 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.470      ;
; 17.471 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.469      ;
; 17.489 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.451      ;
; 17.503 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.437      ;
; 17.504 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.436      ;
; 17.518 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.422      ;
; 17.520 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.420      ;
; 17.532 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.408      ;
; 17.532 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.408      ;
; 17.538 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.402      ;
; 17.546 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.394      ;
; 17.550 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.390      ;
; 17.551 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.389      ;
; 17.552 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.388      ;
; 17.558 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.382      ;
; 17.561 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.379      ;
; 17.565 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.375      ;
; 17.565 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.375      ;
; 17.568 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.372      ;
; 17.569 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.371      ;
; 17.579 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.361      ;
; 17.585 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.355      ;
; 17.586 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.354      ;
; 17.590 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.350      ;
; 17.593 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.347      ;
; 17.599 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.341      ;
; 17.599 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.341      ;
; 17.603 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.337      ;
; 17.604 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.336      ;
; 17.608 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.332      ;
; 17.621 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.319      ;
; 17.626 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.314      ;
; 17.632 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.308      ;
; 17.633 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.307      ;
; 17.639 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.301      ;
; 17.643 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.297      ;
; 17.643 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.297      ;
; 17.650 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.290      ;
; 17.654 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.286      ;
; 17.655 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.285      ;
; 17.658 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.282      ;
; 17.661 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.279      ;
; 17.661 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.279      ;
; 17.665 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.275      ;
; 17.666 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.274      ;
; 17.674 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.266      ;
; 17.674 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.266      ;
; 17.675 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.265      ;
; 17.679 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.261      ;
; 17.681 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.259      ;
; 17.688 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.252      ;
; 17.692 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.248      ;
; 17.699 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.241      ;
; 17.699 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.241      ;
; 17.699 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.241      ;
; 17.704 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.236      ;
; 17.706 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.234      ;
; 17.707 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.233      ;
; 17.711 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.229      ;
; 17.721 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.219      ;
; 17.722 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.218      ;
; 17.723 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.217      ;
; 17.724 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.216      ;
; 17.724 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.216      ;
; 17.725 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.215      ;
; 17.732 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.208      ;
; 17.734 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.206      ;
; 17.735 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.205      ;
; 17.739 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.201      ;
; 17.742 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.198      ;
; 17.744 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.196      ;
; 17.757 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.183      ;
; 17.763 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.177      ;
; 17.763 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.177      ;
; 17.764 ; sh_generator:sh_generator_inst|counter[11] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.176      ;
; 17.767 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.055     ; 2.173      ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.726 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.254      ; 3.523      ;
; 47.238 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 3.008      ;
; 47.386 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 2.871      ;
; 47.507 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.740      ;
; 47.524 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 2.733      ;
; 47.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 2.728      ;
; 47.768 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 2.489      ;
; 47.771 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 2.486      ;
; 47.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 2.307      ;
; 47.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.268      ;
; 48.047 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 2.210      ;
; 48.129 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 2.128      ;
; 48.161 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 2.096      ;
; 48.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.264      ; 1.895      ;
; 48.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 1.766      ;
; 48.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.615      ;
; 49.003 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.261      ; 1.253      ;
; 95.984 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.270     ; 3.741      ;
; 96.200 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 3.515      ;
; 96.201 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.270     ; 3.524      ;
; 96.203 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 3.512      ;
; 96.231 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.270     ; 3.494      ;
; 96.241 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 3.474      ;
; 96.243 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 3.472      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.686      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.686      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.686      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.686      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.686      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.686      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.686      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.686      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.686      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.686      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.686      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 3.686      ;
; 96.320 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 3.395      ;
; 96.456 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 3.259      ;
; 96.458 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 3.257      ;
; 96.463 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 3.252      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.351      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.351      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.351      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.351      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.351      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.351      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.351      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.351      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.351      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.351      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.351      ;
; 96.586 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.351      ;
; 96.712 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.280     ; 3.003      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.136      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.136      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.136      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.136      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.136      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.136      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.136      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.136      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.136      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.136      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.136      ;
; 96.802 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 3.136      ;
; 96.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.078      ;
; 96.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.078      ;
; 96.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.078      ;
; 96.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.078      ;
; 96.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.078      ;
; 96.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.078      ;
; 96.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.078      ;
; 96.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.078      ;
; 96.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.078      ;
; 96.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.078      ;
; 96.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.966      ;
; 96.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.966      ;
; 96.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.966      ;
; 96.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.966      ;
; 96.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.966      ;
; 96.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.966      ;
; 96.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.966      ;
; 96.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.966      ;
; 96.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.966      ;
; 96.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.966      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.936      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.936      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.936      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.936      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.936      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.936      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.936      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.936      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.936      ;
; 97.014 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.936      ;
; 97.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.934      ;
; 97.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.934      ;
; 97.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.934      ;
; 97.015 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.934      ;
; 97.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.909      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 499.358 ; for_ccd   ; for_ccd ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.054     ; 0.583      ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 1999.357 ; for_m     ; for_m   ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 2000.000     ; -0.055     ; 0.583      ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ccd_sh_clk'                                                                ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack       ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 1200499.378 ; for_sh    ; for_sh  ; ccd_sh_clk   ; ccd_sh_clk  ; 1200500.000  ; -0.034     ; 0.583      ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.519      ;
; 0.330 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.529      ;
; 0.335 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.535      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.539      ;
; 0.339 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.340 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.540      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.546      ;
; 0.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.555      ;
; 0.356 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.555      ;
; 0.359 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.359 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.558      ;
; 0.362 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.561      ;
; 0.371 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.570      ;
; 0.373 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.573      ;
; 0.375 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.575      ;
; 0.376 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.268      ; 0.813      ;
; 0.381 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.581      ;
; 0.390 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.837      ;
; 0.396 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.285      ; 0.850      ;
; 0.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.597      ;
; 0.398 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.285      ; 0.852      ;
; 0.399 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.285      ; 0.853      ;
; 0.400 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.268      ; 0.837      ;
; 0.404 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.851      ;
; 0.407 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.285      ; 0.861      ;
; 0.411 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.268      ; 0.848      ;
; 0.413 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.860      ;
; 0.418 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.865      ;
; 0.420 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.268      ; 0.857      ;
; 0.421 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.285      ; 0.875      ;
; 0.426 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.285      ; 0.880      ;
; 0.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.637      ;
; 0.444 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.285      ; 0.898      ;
; 0.448 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.285      ; 0.902      ;
; 0.449 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.648      ;
; 0.451 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.278      ; 0.898      ;
; 0.454 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.275      ; 0.898      ;
; 0.461 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.285      ; 0.915      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.664      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.666      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.667      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.670      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.670      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.672      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.672      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.673      ;
; 0.474 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.663      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.676      ;
; 0.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.677      ;
; 0.481 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.680      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.685      ;
; 0.485 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.684      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.685      ;
; 0.488 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.687      ;
; 0.489 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.688      ;
; 0.489 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.689      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.692      ;
; 0.495 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.695      ;
; 0.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.698      ;
; 0.505 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.704      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.706      ;
; 0.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 0.708      ;
; 0.512 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 0.712      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.320 ; for_m     ; for_m   ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.519      ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.321 ; for_ccd   ; for_ccd ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ccd_sh_clk'                                                           ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.341 ; for_sh    ; for_sh  ; ccd_sh_clk   ; ccd_sh_clk  ; 0.000        ; 0.034      ; 0.519      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.462 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.661      ;
; 0.463 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.662      ;
; 0.753 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.952      ;
; 0.754 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.953      ;
; 0.766 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.965      ;
; 0.767 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.966      ;
; 0.768 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.967      ;
; 0.791 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.990      ;
; 0.792 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.991      ;
; 0.793 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 0.992      ;
; 0.853 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.052      ;
; 0.893 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.092      ;
; 0.959 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.158      ;
; 0.964 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.163      ;
; 0.965 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.164      ;
; 0.967 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.166      ;
; 0.967 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.166      ;
; 0.968 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.167      ;
; 0.968 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.167      ;
; 0.968 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.167      ;
; 0.980 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.179      ;
; 0.992 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.191      ;
; 1.049 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.248      ;
; 1.051 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.250      ;
; 1.054 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.253      ;
; 1.055 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.254      ;
; 1.056 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.255      ;
; 1.057 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.256      ;
; 1.057 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.256      ;
; 1.057 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.256      ;
; 1.058 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.257      ;
; 1.058 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.257      ;
; 1.058 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.257      ;
; 1.059 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.258      ;
; 1.059 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.258      ;
; 1.060 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.259      ;
; 1.060 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.259      ;
; 1.060 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.259      ;
; 1.068 ; sh_generator:sh_generator_inst|counter[1]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.267      ;
; 1.070 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.269      ;
; 1.072 ; sh_generator:sh_generator_inst|counter[3]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.271      ;
; 1.072 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.271      ;
; 1.073 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.272      ;
; 1.125 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.324      ;
; 1.144 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.343      ;
; 1.163 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.362      ;
; 1.165 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.364      ;
; 1.169 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.368      ;
; 1.171 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.370      ;
; 1.171 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.370      ;
; 1.171 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.370      ;
; 1.172 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.371      ;
; 1.176 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.375      ;
; 1.176 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.375      ;
; 1.176 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.375      ;
; 1.177 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.376      ;
; 1.177 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.376      ;
; 1.177 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.376      ;
; 1.177 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.376      ;
; 1.178 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.377      ;
; 1.179 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.378      ;
; 1.179 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.378      ;
; 1.179 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.378      ;
; 1.179 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.378      ;
; 1.179 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.378      ;
; 1.179 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.378      ;
; 1.180 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.379      ;
; 1.180 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.379      ;
; 1.180 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.379      ;
; 1.180 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.379      ;
; 1.180 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.379      ;
; 1.180 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.379      ;
; 1.180 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.379      ;
; 1.180 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.379      ;
; 1.180 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.379      ;
; 1.181 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.380      ;
; 1.181 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.380      ;
; 1.181 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.380      ;
; 1.192 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.391      ;
; 1.192 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.391      ;
; 1.192 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.391      ;
; 1.193 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.392      ;
; 1.199 ; sh_generator:sh_generator_inst|counter[14]        ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.398      ;
; 1.215 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.414      ;
; 1.217 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.416      ;
; 1.234 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.433      ;
; 1.236 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.435      ;
; 1.239 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.438      ;
; 1.239 ; sh_generator:sh_generator_inst|counter[13]        ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.438      ;
; 1.240 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.439      ;
; 1.240 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.439      ;
; 1.241 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.440      ;
; 1.243 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.442      ;
; 1.262 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.461      ;
; 1.266 ; sh_generator:sh_generator_inst|counter[13]        ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.465      ;
; 1.267 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.466      ;
; 1.268 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.467      ;
; 1.270 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.469      ;
; 1.270 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.469      ;
; 1.271 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.055      ; 1.470      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.262      ; 1.854      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.028      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.028      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.028      ;
; 97.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.028      ;
; 98.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.760      ;
; 98.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.760      ;
; 98.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.760      ;
; 98.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.760      ;
; 98.215 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.735      ;
; 98.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.689      ;
; 98.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.689      ;
; 98.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.689      ;
; 98.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.689      ;
; 98.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.689      ;
; 98.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.689      ;
; 98.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.689      ;
; 98.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.689      ;
; 98.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.689      ;
; 98.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.689      ;
; 98.359 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.580      ;
; 98.399 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.540      ;
; 98.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.507      ;
; 98.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.507      ;
; 98.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.507      ;
; 98.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.507      ;
; 98.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.507      ;
; 98.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.503      ;
; 98.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.483      ;
; 98.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.483      ;
; 98.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.483      ;
; 98.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.483      ;
; 98.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.483      ;
; 98.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.483      ;
; 98.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.483      ;
; 98.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.483      ;
; 98.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.483      ;
; 98.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.462      ;
; 98.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.462      ;
; 98.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.285      ;
; 98.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.285      ;
; 98.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.285      ;
; 98.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.285      ;
; 98.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.285      ;
; 98.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.285      ;
; 98.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.285      ;
; 98.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.285      ;
; 98.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.285      ;
; 98.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 1.285      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.124      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.124      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.124      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.124      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.124      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.124      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.124      ;
; 98.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 1.124      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.807  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.006      ;
; 0.807  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.006      ;
; 0.807  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.006      ;
; 0.807  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.006      ;
; 0.807  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.006      ;
; 0.807  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.006      ;
; 0.807  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.006      ;
; 0.807  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.006      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 0.970  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.170      ;
; 1.180  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.390      ;
; 1.180  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.390      ;
; 1.180  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.390      ;
; 1.180  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.390      ;
; 1.181  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.380      ;
; 1.181  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.380      ;
; 1.181  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.380      ;
; 1.181  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.380      ;
; 1.181  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.380      ;
; 1.181  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.380      ;
; 1.181  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.380      ;
; 1.181  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.380      ;
; 1.181  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.380      ;
; 1.187  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.187  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.386      ;
; 1.195  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.405      ;
; 1.206  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.396      ;
; 1.228  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.056      ; 1.428      ;
; 1.248  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.055      ; 1.447      ;
; 1.385  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.594      ;
; 1.385  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.594      ;
; 1.385  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.594      ;
; 1.385  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.594      ;
; 1.385  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.594      ;
; 1.385  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.594      ;
; 1.385  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.594      ;
; 1.385  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.594      ;
; 1.385  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.594      ;
; 1.385  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.594      ;
; 1.420  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 1.629      ;
; 1.437  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.647      ;
; 1.437  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.647      ;
; 1.437  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.647      ;
; 1.437  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.647      ;
; 1.626  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.836      ;
; 1.626  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.836      ;
; 1.626  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.836      ;
; 1.626  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 1.836      ;
; 51.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.376      ; 1.770      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.483  ; 9.713        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_address_reg0 ;
; 9.484  ; 9.714        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_address_reg0 ;
; 9.485  ; 9.715        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_datain_reg0  ;
; 9.486  ; 9.716        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_datain_reg0  ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[0]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[10]                                                                                                        ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[11]                                                                                                        ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[12]                                                                                                        ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[13]                                                                                                        ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[14]                                                                                                        ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[15]                                                                                                        ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[1]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[2]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[3]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[4]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[5]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[6]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[7]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[8]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[9]                                                                                                         ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|data_out                                                                                                           ;
; 9.589  ; 9.773        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|state.STATE_SH_LOW                                                                                                 ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                        ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                        ;
; 9.713  ; 9.713        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                              ;
; 9.745  ; 9.745        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~input|o                                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[0]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[10]|clk                                                                                                                 ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[11]|clk                                                                                                                 ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[12]|clk                                                                                                                 ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[13]|clk                                                                                                                 ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[14]|clk                                                                                                                 ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[15]|clk                                                                                                                 ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[1]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[2]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[3]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[4]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[5]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[6]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[7]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[8]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[9]|clk                                                                                                                  ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|data_out|clk                                                                                                                    ;
; 9.749  ; 9.749        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|state.STATE_SH_LOW|clk                                                                                                          ;
; 9.750  ; 9.750        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9|clk0                                                                   ;
; 9.751  ; 9.751        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk0                                                                   ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                    ;
; 9.754  ; 9.754        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                      ;
; 9.766  ; 9.766        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0]                                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~input|i                                                                                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~input|i                                                                                                                                  ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[0]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[10]                                                                                                        ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[11]                                                                                                        ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[12]                                                                                                        ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[13]                                                                                                        ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[14]                                                                                                        ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[15]                                                                                                        ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[1]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[2]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[3]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[4]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[5]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[6]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[7]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[8]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[9]                                                                                                         ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|data_out                                                                                                           ;
; 10.010 ; 10.226       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|state.STATE_SH_LOW                                                                                                 ;
; 10.051 ; 10.281       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_datain_reg0  ;
; 10.051 ; 10.281       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_datain_reg0  ;
; 10.053 ; 10.283       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_address_reg0 ;
; 10.053 ; 10.283       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_address_reg0 ;
; 10.233 ; 10.233       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0]                                                                                      ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                    ;
; 10.245 ; 10.245       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                      ;
; 10.249 ; 10.249       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk0                                                                   ;
; 10.249 ; 10.249       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9|clk0                                                                   ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[0]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[10]|clk                                                                                                                 ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[11]|clk                                                                                                                 ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[12]|clk                                                                                                                 ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[13]|clk                                                                                                                 ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[14]|clk                                                                                                                 ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[15]|clk                                                                                                                 ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[1]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[2]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[3]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[4]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[5]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[6]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[7]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[8]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[9]|clk                                                                                                                  ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|data_out|clk                                                                                                                    ;
; 10.250 ; 10.250       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|state.STATE_SH_LOW|clk                                                                                                          ;
; 10.255 ; 10.255       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~input|o                                                                                                                                  ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                        ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                        ;
; 10.286 ; 10.286       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.419 ; 49.649       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ;
; 49.421 ; 49.651       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                           ;
; 49.423 ; 49.653       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_datain_reg0                                      ;
; 49.476 ; 49.692       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 49.515 ; 49.699       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                     ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                          ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                           ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ;
; 49.516 ; 49.700       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                      ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                    ;
; 49.517 ; 49.701       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.751 ; 249.967      ; 0.216          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
; 249.848 ; 250.032      ; 0.184          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
; 249.986 ; 249.986      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 249.986 ; 249.986      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 249.991 ; 249.991      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd|clk                                                                      ;
; 250.008 ; 250.008      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd|clk                                                                      ;
; 250.013 ; 250.013      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 250.013 ; 250.013      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 498.000 ; 500.000      ; 2.000          ; Min Period       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ccd_sh_clk'                                                ;
+-------------+--------------+----------------+------------------+------------+------------+------------+
; Slack       ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target     ;
+-------------+--------------+----------------+------------------+------------+------------+------------+
; 499.779     ; 499.963      ; 0.184          ; Low Pulse Width  ; ccd_sh_clk ; Rise       ; for_sh     ;
; 499.939     ; 499.939      ; 0.000          ; Low Pulse Width  ; ccd_sh_clk ; Rise       ; for_sh|clk ;
; 1199999.819 ; 1200000.035  ; 0.216          ; High Pulse Width ; ccd_sh_clk ; Rise       ; for_sh     ;
; 1200000.059 ; 1200000.059  ; 0.000          ; High Pulse Width ; ccd_sh_clk ; Rise       ; for_sh|clk ;
; 1200498.000 ; 1200500.000  ; 2.000          ; Min Period       ; ccd_sh_clk ; Rise       ; for_sh     ;
+-------------+--------------+----------------+------------------+------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                   ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                           ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 999.753  ; 999.969      ; 0.216          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
; 999.846  ; 1000.030     ; 0.184          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
; 999.986  ; 999.986      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 999.986  ; 999.986      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 999.993  ; 999.993      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m|clk                                                                        ;
; 1000.006 ; 1000.006     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m|clk                                                                        ;
; 1000.013 ; 1000.013     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 1000.013 ; 1000.013     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 1998.000 ; 2000.000     ; 2.000          ; Min Period       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.545 ; 2.912 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.308 ; 6.490 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; 2.804 ; 3.280 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; 2.804 ; 3.280 ; Rise       ; clk50               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.611  ; 0.363  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.477 ; -1.701 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; -1.888 ; -2.372 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; -1.888 ; -2.372 ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.515 ; 11.472 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 6.580  ; 6.491  ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 6.580  ; 6.491  ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 3.051  ; 2.924  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 3.051  ; 2.924  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 3.052  ; 2.927  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 3.052  ; 2.927  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.372 ; 9.333 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 6.410 ; 6.320 ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 6.410 ; 6.320 ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 2.681 ; 2.554 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 2.681 ; 2.554 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 2.680 ; 2.556 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 2.680 ; 2.556 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                       ;
+------------------------------------------------------------+-------------+---------------+
; Clock                                                      ; Slack       ; End Point TNS ;
+------------------------------------------------------------+-------------+---------------+
; clk50                                                      ; 18.202      ; 0.000         ;
; altera_reserved_tck                                        ; 48.196      ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 499.593     ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 1999.593    ; 0.000         ;
; ccd_sh_clk                                                 ; 1200499.606 ; 0.000         ;
+------------------------------------------------------------+-------------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                  ;
+------------------------------------------------------------+-------+---------------+
; Clock                                                      ; Slack ; End Point TNS ;
+------------------------------------------------------------+-------+---------------+
; altera_reserved_tck                                        ; 0.187 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.195 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.195 ; 0.000         ;
; ccd_sh_clk                                                 ; 0.208 ; 0.000         ;
; clk50                                                      ; 0.281 ; 0.000         ;
+------------------------------------------------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 49.229 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.505 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+------------------------------------------------------------+---------+---------------+
; Clock                                                      ; Slack   ; End Point TNS ;
+------------------------------------------------------------+---------+---------------+
; clk50                                                      ; 9.202   ; 0.000         ;
; altera_reserved_tck                                        ; 49.284  ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 249.785 ; 0.000         ;
; ccd_sh_clk                                                 ; 499.777 ; 0.000         ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 999.785 ; 0.000         ;
+------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                           ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                  ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.202 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.750      ;
; 18.231 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.721      ;
; 18.239 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.713      ;
; 18.239 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.713      ;
; 18.281 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.671      ;
; 18.283 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.669      ;
; 18.291 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.661      ;
; 18.293 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.659      ;
; 18.305 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.647      ;
; 18.305 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.647      ;
; 18.306 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.646      ;
; 18.314 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.638      ;
; 18.318 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.634      ;
; 18.349 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.603      ;
; 18.357 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.595      ;
; 18.357 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.595      ;
; 18.359 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.593      ;
; 18.361 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.591      ;
; 18.369 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.583      ;
; 18.372 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.580      ;
; 18.380 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.572      ;
; 18.384 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.568      ;
; 18.394 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.558      ;
; 18.396 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.556      ;
; 18.396 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.556      ;
; 18.398 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.554      ;
; 18.413 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.539      ;
; 18.415 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.537      ;
; 18.420 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.532      ;
; 18.421 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.531      ;
; 18.423 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.529      ;
; 18.433 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.519      ;
; 18.438 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.514      ;
; 18.438 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.514      ;
; 18.441 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.511      ;
; 18.446 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.506      ;
; 18.448 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.504      ;
; 18.450 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.502      ;
; 18.451 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.501      ;
; 18.452 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.500      ;
; 18.452 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.500      ;
; 18.462 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.490      ;
; 18.464 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.488      ;
; 18.467 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.485      ;
; 18.469 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.483      ;
; 18.473 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.479      ;
; 18.477 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.475      ;
; 18.483 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.469      ;
; 18.483 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.469      ;
; 18.487 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.465      ;
; 18.490 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.462      ;
; 18.495 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.457      ;
; 18.496 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.456      ;
; 18.499 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.453      ;
; 18.499 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.453      ;
; 18.503 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.449      ;
; 18.503 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.449      ;
; 18.507 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.445      ;
; 18.507 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.445      ;
; 18.512 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.440      ;
; 18.517 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.435      ;
; 18.520 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.432      ;
; 18.521 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.431      ;
; 18.526 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.426      ;
; 18.528 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.424      ;
; 18.529 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.423      ;
; 18.530 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.422      ;
; 18.531 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.421      ;
; 18.532 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.420      ;
; 18.533 ; sh_generator:sh_generator_inst|counter[3]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.419      ;
; 18.535 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.417      ;
; 18.539 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.413      ;
; 18.539 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.413      ;
; 18.541 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.411      ;
; 18.541 ; sh_generator:sh_generator_inst|counter[14] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.411      ;
; 18.543 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.409      ;
; 18.543 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.409      ;
; 18.551 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.401      ;
; 18.555 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.397      ;
; 18.556 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.396      ;
; 18.557 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.395      ;
; 18.557 ; sh_generator:sh_generator_inst|counter[9]  ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.395      ;
; 18.558 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.394      ;
; 18.562 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.390      ;
; 18.565 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.387      ;
; 18.569 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.383      ;
; 18.569 ; sh_generator:sh_generator_inst|counter[7]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.383      ;
; 18.573 ; sh_generator:sh_generator_inst|counter[6]  ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.379      ;
; 18.575 ; sh_generator:sh_generator_inst|counter[11] ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.377      ;
; 18.575 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.377      ;
; 18.577 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.375      ;
; 18.578 ; sh_generator:sh_generator_inst|counter[0]  ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.374      ;
; 18.579 ; sh_generator:sh_generator_inst|counter[4]  ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.373      ;
; 18.584 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.368      ;
; 18.589 ; sh_generator:sh_generator_inst|counter[2]  ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.363      ;
; 18.590 ; sh_generator:sh_generator_inst|counter[1]  ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.362      ;
; 18.595 ; sh_generator:sh_generator_inst|counter[10] ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.357      ;
; 18.595 ; sh_generator:sh_generator_inst|counter[8]  ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.357      ;
; 18.597 ; sh_generator:sh_generator_inst|counter[5]  ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.355      ;
; 18.597 ; sh_generator:sh_generator_inst|counter[12] ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 20.000       ; -0.035     ; 1.355      ;
+--------+--------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.196 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 2.233      ;
; 48.534 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.893      ;
; 48.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.797      ;
; 48.703 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.726      ;
; 48.719 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.716      ;
; 48.721 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.714      ;
; 48.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.563      ;
; 48.880 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.555      ;
; 48.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.456      ;
; 48.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.439      ;
; 49.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.369      ;
; 49.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.336      ;
; 49.120 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.315      ;
; 49.286 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.151      ;
; 49.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.442      ; 1.096      ;
; 49.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.030      ;
; 49.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 0.805      ;
; 97.647 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 2.167      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.290      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.290      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.290      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.290      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.290      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.290      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.290      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.290      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.290      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.290      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.290      ;
; 97.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.290      ;
; 97.797 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 2.017      ;
; 97.803 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 2.005      ;
; 97.810 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.173     ; 2.004      ;
; 97.811 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 1.997      ;
; 97.831 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 1.977      ;
; 97.834 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 1.974      ;
; 97.893 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 1.915      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.005      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.005      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.005      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.005      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.005      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.005      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.005      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.005      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.005      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.005      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.005      ;
; 97.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.005      ;
; 97.970 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 1.838      ;
; 97.971 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 1.837      ;
; 97.972 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.179     ; 1.836      ;
; 97.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.974      ;
; 97.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.974      ;
; 97.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.974      ;
; 97.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.974      ;
; 97.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.974      ;
; 97.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.974      ;
; 97.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.974      ;
; 97.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.974      ;
; 97.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.974      ;
; 97.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.974      ;
; 97.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.974      ;
; 97.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.974      ;
; 98.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.954      ;
; 98.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.954      ;
; 98.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.954      ;
; 98.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.954      ;
; 98.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.954      ;
; 98.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.954      ;
; 98.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.954      ;
; 98.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.954      ;
; 98.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.954      ;
; 98.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.954      ;
; 98.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.892      ;
; 98.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.892      ;
; 98.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.892      ;
; 98.066 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.892      ;
; 98.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.877      ;
; 98.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.877      ;
; 98.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.877      ;
; 98.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.877      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.868      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.868      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.868      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.868      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.868      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.868      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.868      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.868      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.868      ;
; 98.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.868      ;
; 98.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.869      ;
; 98.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.869      ;
; 98.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.869      ;
; 98.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.869      ;
; 98.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.869      ;
; 98.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.869      ;
; 98.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.869      ;
; 98.090 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.869      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 499.593 ; for_ccd   ; for_ccd ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; -0.035     ; 0.359      ;
+---------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                          ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 1999.593 ; for_m     ; for_m   ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 2000.000     ; -0.035     ; 0.359      ;
+----------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ccd_sh_clk'                                                                ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack       ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 1200499.606 ; for_sh    ; for_sh  ; ccd_sh_clk   ; ccd_sh_clk  ; 1200500.000  ; -0.022     ; 0.359      ;
+-------------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.317      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.171      ; 0.481      ;
; 0.206 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.325      ;
; 0.208 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.328      ;
; 0.213 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.333      ;
; 0.214 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.495      ;
; 0.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.338      ;
; 0.220 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.171      ; 0.495      ;
; 0.220 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.506      ;
; 0.220 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.506      ;
; 0.221 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.502      ;
; 0.223 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.342      ;
; 0.224 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.510      ;
; 0.225 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.511      ;
; 0.226 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.507      ;
; 0.227 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.171      ; 0.502      ;
; 0.227 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.508      ;
; 0.227 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.346      ;
; 0.228 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.347      ;
; 0.231 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.171      ; 0.506      ;
; 0.234 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.353      ;
; 0.234 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.520      ;
; 0.235 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.521      ;
; 0.245 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.177      ; 0.526      ;
; 0.245 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.531      ;
; 0.249 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.535      ;
; 0.251 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.531      ;
; 0.256 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.182      ; 0.542      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.381      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.381      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.265 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.380      ;
; 0.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.391      ;
; 0.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.392      ;
; 0.274 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.394      ;
; 0.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.395      ;
; 0.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.404      ;
; 0.284 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.403      ;
; 0.284 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.403      ;
; 0.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.404      ;
; 0.289 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_datain_reg0                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.176      ; 0.569      ;
; 0.291 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.410      ;
; 0.294 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.413      ;
; 0.295 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.414      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.195 ; for_ccd   ; for_ccd ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                        ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.195 ; for_m     ; for_m   ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.314      ;
+-------+-----------+---------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ccd_sh_clk'                                                           ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.208 ; for_sh    ; for_sh  ; ccd_sh_clk   ; ccd_sh_clk  ; 0.000        ; 0.022      ; 0.314      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                                  ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                         ; To Node                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.281 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.400      ;
; 0.281 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.400      ;
; 0.445 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.564      ;
; 0.446 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.565      ;
; 0.453 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.572      ;
; 0.453 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.572      ;
; 0.472 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.591      ;
; 0.472 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.591      ;
; 0.473 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.592      ;
; 0.504 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.623      ;
; 0.516 ; sh_generator:sh_generator_inst|state.STATE_SH_LOW ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.635      ;
; 0.562 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.681      ;
; 0.562 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.681      ;
; 0.566 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.685      ;
; 0.566 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.685      ;
; 0.567 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.686      ;
; 0.569 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.688      ;
; 0.569 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.688      ;
; 0.570 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.689      ;
; 0.570 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.689      ;
; 0.570 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.689      ;
; 0.605 ; sh_generator:sh_generator_inst|counter[1]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.724      ;
; 0.607 ; sh_generator:sh_generator_inst|counter[3]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.726      ;
; 0.615 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.734      ;
; 0.618 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.737      ;
; 0.619 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.738      ;
; 0.619 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.738      ;
; 0.620 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.739      ;
; 0.621 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.740      ;
; 0.622 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.741      ;
; 0.622 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.741      ;
; 0.622 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.741      ;
; 0.622 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.741      ;
; 0.623 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.742      ;
; 0.623 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.742      ;
; 0.623 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.742      ;
; 0.623 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.742      ;
; 0.625 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.744      ;
; 0.625 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.744      ;
; 0.626 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.745      ;
; 0.626 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.745      ;
; 0.626 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.745      ;
; 0.664 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.783      ;
; 0.670 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.789      ;
; 0.674 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.793      ;
; 0.674 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.793      ;
; 0.677 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|data_out           ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.796      ;
; 0.679 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.798      ;
; 0.690 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.809      ;
; 0.695 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.814      ;
; 0.695 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.814      ;
; 0.695 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.814      ;
; 0.696 ; sh_generator:sh_generator_inst|counter[14]        ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.815      ;
; 0.696 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.815      ;
; 0.699 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.818      ;
; 0.699 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.818      ;
; 0.699 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.818      ;
; 0.699 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.818      ;
; 0.699 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.818      ;
; 0.699 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.818      ;
; 0.700 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.819      ;
; 0.700 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.819      ;
; 0.700 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.819      ;
; 0.700 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.819      ;
; 0.700 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.819      ;
; 0.701 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.820      ;
; 0.702 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.821      ;
; 0.702 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.821      ;
; 0.702 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.821      ;
; 0.702 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.821      ;
; 0.702 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.821      ;
; 0.703 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.822      ;
; 0.703 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.822      ;
; 0.703 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.822      ;
; 0.703 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.822      ;
; 0.703 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.822      ;
; 0.703 ; sh_generator:sh_generator_inst|counter[5]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.822      ;
; 0.703 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.822      ;
; 0.703 ; sh_generator:sh_generator_inst|counter[15]        ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.822      ;
; 0.703 ; sh_generator:sh_generator_inst|counter[6]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.822      ;
; 0.704 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[15]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.823      ;
; 0.704 ; sh_generator:sh_generator_inst|counter[0]         ; sh_generator:sh_generator_inst|counter[5]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.823      ;
; 0.712 ; sh_generator:sh_generator_inst|counter[13]        ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.831      ;
; 0.717 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.836      ;
; 0.720 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[1]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.839      ;
; 0.723 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[2]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[8]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.842      ;
; 0.723 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[12]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.842      ;
; 0.724 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[9]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.843      ;
; 0.725 ; sh_generator:sh_generator_inst|counter[4]         ; sh_generator:sh_generator_inst|counter[10]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.844      ;
; 0.727 ; sh_generator:sh_generator_inst|counter[11]        ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.846      ;
; 0.730 ; sh_generator:sh_generator_inst|counter[7]         ; sh_generator:sh_generator_inst|counter[3]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.849      ;
; 0.733 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[4]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.852      ;
; 0.737 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[11]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.856      ;
; 0.737 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[13]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.856      ;
; 0.738 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[14]        ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.857      ;
; 0.740 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[7]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.859      ;
; 0.740 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[6]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.859      ;
; 0.741 ; sh_generator:sh_generator_inst|counter[8]         ; sh_generator:sh_generator_inst|counter[0]         ; clk50        ; clk50       ; 0.000        ; 0.035      ; 0.860      ;
+-------+---------------------------------------------------+---------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 1.206      ;
; 98.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.293      ;
; 98.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.293      ;
; 98.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.293      ;
; 98.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.293      ;
; 98.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.125      ;
; 98.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.125      ;
; 98.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.125      ;
; 98.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.125      ;
; 98.838 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 1.120      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.093      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.093      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.093      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.093      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.093      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.093      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.093      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.093      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.093      ;
; 98.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 1.093      ;
; 98.922 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.028      ;
; 98.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.000      ;
; 98.970 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 0.977      ;
; 98.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.972      ;
; 98.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.972      ;
; 98.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.972      ;
; 98.987 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.028     ; 0.972      ;
; 98.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.029     ; 0.969      ;
; 99.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.941      ;
; 99.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.941      ;
; 99.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.941      ;
; 99.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.941      ;
; 99.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.941      ;
; 99.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.941      ;
; 99.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.941      ;
; 99.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.941      ;
; 99.010 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.941      ;
; 99.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.934      ;
; 99.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.934      ;
; 99.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.819      ;
; 99.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.819      ;
; 99.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.819      ;
; 99.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.819      ;
; 99.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.819      ;
; 99.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.819      ;
; 99.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.819      ;
; 99.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.819      ;
; 99.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.819      ;
; 99.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.819      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.698      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.698      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.698      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.698      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.698      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.698      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.698      ;
; 99.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.698      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.625      ;
; 0.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.625      ;
; 0.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.625      ;
; 0.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.625      ;
; 0.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.625      ;
; 0.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.625      ;
; 0.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.625      ;
; 0.505  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.625      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.579  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.699      ;
; 0.710  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.829      ;
; 0.710  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.829      ;
; 0.710  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.829      ;
; 0.710  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.829      ;
; 0.710  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.829      ;
; 0.710  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.829      ;
; 0.710  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.829      ;
; 0.710  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.829      ;
; 0.710  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.829      ;
; 0.713  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.832      ;
; 0.713  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.832      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.850      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.850      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.850      ;
; 0.723  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.850      ;
; 0.727  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.842      ;
; 0.728  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.855      ;
; 0.740  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.861      ;
; 0.758  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.876      ;
; 0.832  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.958      ;
; 0.832  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.958      ;
; 0.832  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.958      ;
; 0.832  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.958      ;
; 0.832  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.958      ;
; 0.832  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.958      ;
; 0.832  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.958      ;
; 0.832  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.958      ;
; 0.832  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.958      ;
; 0.832  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.958      ;
; 0.861  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.987      ;
; 0.863  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.990      ;
; 0.863  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.990      ;
; 0.863  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.990      ;
; 0.863  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.990      ;
; 0.986  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.113      ;
; 0.986  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.113      ;
; 0.986  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.113      ;
; 0.986  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                      ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 1.113      ;
; 50.433 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                              ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.525      ; 1.062      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk50'                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.202  ; 9.432        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_address_reg0 ;
; 9.202  ; 9.432        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_address_reg0 ;
; 9.204  ; 9.434        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_datain_reg0  ;
; 9.204  ; 9.434        ; 0.230          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_datain_reg0  ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[10]                                                                                                        ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[12]                                                                                                        ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[2]                                                                                                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[8]                                                                                                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[9]                                                                                                         ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|data_out                                                                                                           ;
; 9.267  ; 9.451        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|state.STATE_SH_LOW                                                                                                 ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[0]                                                                                                         ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[11]                                                                                                        ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[13]                                                                                                        ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[14]                                                                                                        ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[15]                                                                                                        ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[1]                                                                                                         ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[3]                                                                                                         ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[4]                                                                                                         ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[5]                                                                                                         ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[6]                                                                                                         ;
; 9.268  ; 9.452        ; 0.184          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[7]                                                                                                         ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                        ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                        ;
; 9.425  ; 9.425        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                              ;
; 9.441  ; 9.441        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~input|o                                                                                                                                  ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk0                                                                   ;
; 9.446  ; 9.446        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9|clk0                                                                   ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[0]|clk                                                                                                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[10]|clk                                                                                                                 ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[11]|clk                                                                                                                 ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[12]|clk                                                                                                                 ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[13]|clk                                                                                                                 ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[14]|clk                                                                                                                 ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[15]|clk                                                                                                                 ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[1]|clk                                                                                                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[2]|clk                                                                                                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[3]|clk                                                                                                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[4]|clk                                                                                                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[5]|clk                                                                                                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[6]|clk                                                                                                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[7]|clk                                                                                                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[8]|clk                                                                                                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|counter[9]|clk                                                                                                                  ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|data_out|clk                                                                                                                    ;
; 9.447  ; 9.447        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; sh_generator_inst|state.STATE_SH_LOW|clk                                                                                                          ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0]                                                                                      ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                    ;
; 9.455  ; 9.455        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~input|i                                                                                                                                  ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; CLOCK_50~input|i                                                                                                                                  ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[0]                                                                                                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[10]                                                                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[11]                                                                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[12]                                                                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[13]                                                                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[14]                                                                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[15]                                                                                                        ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[1]                                                                                                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[2]                                                                                                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[3]                                                                                                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[4]                                                                                                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[5]                                                                                                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[6]                                                                                                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[7]                                                                                                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[8]                                                                                                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|counter[9]                                                                                                         ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|data_out                                                                                                           ;
; 10.331 ; 10.547       ; 0.216          ; High Pulse Width ; clk50 ; Rise       ; sh_generator:sh_generator_inst|state.STATE_SH_LOW                                                                                                 ;
; 10.332 ; 10.562       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_address_reg0 ;
; 10.332 ; 10.562       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~porta_datain_reg0  ;
; 10.333 ; 10.563       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_address_reg0 ;
; 10.333 ; 10.563       ; 0.230          ; High Pulse Width ; clk50 ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~porta_datain_reg0  ;
; 10.544 ; 10.544       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|inclk[0]                                                                                                                    ;
; 10.544 ; 10.544       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~inputclkctrl|outclk                                                                                                                      ;
; 10.548 ; 10.548       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|inclk[0]                                                                                      ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a0|clk0                                                                   ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[0]|clk                                                                                                                  ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[11]|clk                                                                                                                 ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[13]|clk                                                                                                                 ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[14]|clk                                                                                                                 ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[15]|clk                                                                                                                 ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[1]|clk                                                                                                                  ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[3]|clk                                                                                                                  ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[4]|clk                                                                                                                  ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[5]|clk                                                                                                                  ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[6]|clk                                                                                                                  ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[7]|clk                                                                                                                  ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; part_mem_inst|altsyncram_component|auto_generated|altsyncram1|ram_block3a9|clk0                                                                   ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[10]|clk                                                                                                                 ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[12]|clk                                                                                                                 ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[2]|clk                                                                                                                  ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[8]|clk                                                                                                                  ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|counter[9]|clk                                                                                                                  ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|data_out|clk                                                                                                                    ;
; 10.553 ; 10.553       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; sh_generator_inst|state.STATE_SH_LOW|clk                                                                                                          ;
; 10.559 ; 10.559       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; CLOCK_50~input|o                                                                                                                                  ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                        ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                        ;
; 10.573 ; 10.573       ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|observablevcoout                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_address_reg0                                     ;
; 49.284 ; 49.514       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_we_reg                                           ;
; 49.286 ; 49.516       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a0~portb_datain_reg0                                      ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_address_reg0                                     ;
; 49.287 ; 49.517       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_we_reg                                           ;
; 49.289 ; 49.519       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|altsyncram_jba2:altsyncram1|ram_block3a9~portb_datain_reg0                                      ;
; 49.301 ; 49.517       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                     ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|bypass_reg_out                                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[0]                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[1]                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[2]                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ir_loaded_address_reg[3]                                              ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|is_in_use_reg                                                         ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[8]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[9]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[10]                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                  ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[8]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[9]                                                   ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[0]                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[1]                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                        ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                          ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                      ;
; 49.343 ; 49.527       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                     ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; part_mem:part_mem_inst|altsyncram:altsyncram_component|altsyncram_72k1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3] ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                         ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                           ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                 ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                      ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                    ;
; 49.344 ; 49.528       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                    ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                           ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                           ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                           ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                           ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                          ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                     ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                      ;
; 49.345 ; 49.529       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                 ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                      ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                  ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                           ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 249.785 ; 250.001      ; 0.216          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
; 249.812 ; 249.996      ; 0.184          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
; 249.992 ; 249.992      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd|clk                                                                      ;
; 249.999 ; 249.999      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 249.999 ; 249.999      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 250.001 ; 250.001      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 250.001 ; 250.001      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 250.007 ; 250.007      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd|clk                                                                      ;
; 498.000 ; 500.000      ; 2.000          ; Min Period       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; for_ccd                                                                          ;
+---------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ccd_sh_clk'                                                ;
+-------------+--------------+----------------+------------------+------------+------------+------------+
; Slack       ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target     ;
+-------------+--------------+----------------+------------------+------------+------------+------------+
; 499.777     ; 499.961      ; 0.184          ; Low Pulse Width  ; ccd_sh_clk ; Rise       ; for_sh     ;
; 499.957     ; 499.957      ; 0.000          ; Low Pulse Width  ; ccd_sh_clk ; Rise       ; for_sh|clk ;
; 1199999.818 ; 1200000.034  ; 0.216          ; High Pulse Width ; ccd_sh_clk ; Rise       ; for_sh     ;
; 1200000.040 ; 1200000.040  ; 0.000          ; High Pulse Width ; ccd_sh_clk ; Rise       ; for_sh|clk ;
; 1200498.000 ; 1200500.000  ; 2.000          ; Min Period       ; ccd_sh_clk ; Rise       ; for_sh     ;
+-------------+--------------+----------------+------------------+------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                   ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                                           ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+
; 999.785  ; 1000.001     ; 0.216          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
; 999.812  ; 999.996      ; 0.184          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
; 999.992  ; 999.992      ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m|clk                                                                        ;
; 999.999  ; 999.999      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 999.999  ; 999.999      ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 1000.001 ; 1000.001     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|inclk[0] ;
; 1000.001 ; 1000.001     ; 0.000          ; Low Pulse Width  ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl|outclk   ;
; 1000.007 ; 1000.007     ; 0.000          ; High Pulse Width ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m|clk                                                                        ;
; 1998.000 ; 2000.000     ; 2.000          ; Min Period       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; for_m                                                                            ;
+----------+--------------+----------------+------------------+------------------------------------------------------------+------------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.978 ; 1.485 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 2.589 ; 3.050 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; 1.801 ; 2.673 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; 1.801 ; 2.673 ; Rise       ; clk50               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.772  ; 0.303  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.095 ; -0.606 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; -1.218 ; -2.065 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; -1.218 ; -2.065 ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.383 ; 7.232 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 4.138 ; 4.164 ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 4.138 ; 4.164 ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 1.845 ; 1.803 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 1.845 ; 1.803 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 1.846 ; 1.804 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 1.846 ; 1.804 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.243 ; 6.091 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 4.029 ; 4.051 ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 4.029 ; 4.051 ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 1.596 ; 1.552 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 1.596 ; 1.552 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 1.596 ; 1.553 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 1.596 ; 1.553 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                          ;
+-------------------------------------------------------------+-------------+-------+----------+---------+---------------------+
; Clock                                                       ; Setup       ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------+-------------+-------+----------+---------+---------------------+
; Worst-case Slack                                            ; 16.795      ; 0.187 ; 48.110   ; 0.505   ; 9.202               ;
;  altera_reserved_tck                                        ; 46.257      ; 0.187 ; 48.110   ; 0.505   ; 49.284              ;
;  ccd_sh_clk                                                 ; 1200499.298 ; 0.208 ; N/A      ; N/A     ; 499.765             ;
;  clk50                                                      ; 16.795      ; 0.281 ; N/A      ; N/A     ; 9.202               ;
;  clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 499.275     ; 0.195 ; N/A      ; N/A     ; 249.751             ;
;  clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 1999.275    ; 0.195 ; N/A      ; N/A     ; 999.753             ;
; Design-wide TNS                                             ; 0.0         ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                        ; 0.000       ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  ccd_sh_clk                                                 ; 0.000       ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk50                                                      ; 0.000       ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000       ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000       ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------------+-------------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.545 ; 2.912 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 6.334 ; 6.514 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; 3.214 ; 3.780 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; 3.214 ; 3.780 ; Rise       ; clk50               ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.818  ; 0.591  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.095 ; -0.606 ; Rise       ; altera_reserved_tck ;
; SW[*]               ; clk50               ; -1.218 ; -2.065 ; Rise       ; clk50               ;
;  SW[0]              ; clk50               ; -1.218 ; -2.065 ; Rise       ; clk50               ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                 ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.907 ; 11.903 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 6.981  ; 6.961  ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 6.981  ; 6.961  ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 3.051  ; 2.924  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 3.051  ; 2.924  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 3.052  ; 2.927  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 3.052  ; 2.927  ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+--------+--------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                            ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.243 ; 6.091 ; Fall       ; altera_reserved_tck                                        ;
; GPIO1_CLKOUT[*]     ; clk50               ; 4.029 ; 4.051 ; Rise       ; ccd_sh_clk                                                 ;
;  GPIO1_CLKOUT[0]    ; clk50               ; 4.029 ; 4.051 ; Rise       ; ccd_sh_clk                                                 ;
; GPIO0_CLKOUT[*]     ; clk50               ; 1.596 ; 1.552 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  GPIO0_CLKOUT[0]    ; clk50               ; 1.596 ; 1.552 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ;
; GPIO0_CLKOUT[*]     ; clk50               ; 1.596 ; 1.553 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  GPIO0_CLKOUT[1]    ; clk50               ; 1.596 ; 1.553 ; Rise       ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ;
+---------------------+---------------------+-------+-------+------------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; GPIO0_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO1_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO0_D[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50_2              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_CLKIN[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO0_CLKIN[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_CLKIN[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO1_CLKIN[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO0_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO1_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO1_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; GPIO0_D[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.08e-06 V                   ; 3.13 V              ; -0.0523 V           ; 0.237 V                              ; 0.168 V                              ; 6.67e-10 s                  ; 6.11e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 3.08e-06 V                  ; 3.13 V             ; -0.0523 V          ; 0.237 V                             ; 0.168 V                             ; 6.67e-10 s                 ; 6.11e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.08e-06 V                   ; 3.1 V               ; 9.08e-06 V          ; 0.109 V                              ; 0.153 V                              ; 1.19e-09 s                  ; 3.37e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.08e-06 V                  ; 3.1 V              ; 9.08e-06 V         ; 0.109 V                             ; 0.153 V                             ; 1.19e-09 s                 ; 3.37e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.0402 V           ; 0.146 V                              ; 0.156 V                              ; 4.62e-10 s                  ; 4.36e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.0402 V          ; 0.146 V                             ; 0.156 V                             ; 4.62e-10 s                 ; 4.36e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; GPIO0_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO1_CLKOUT[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO1_CLKOUT[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; GPIO0_D[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.9e-07 V                    ; 3.59 V              ; -0.0873 V           ; 0.332 V                              ; 0.189 V                              ; 4.6e-10 s                   ; 4.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.9e-07 V                   ; 3.59 V             ; -0.0873 V          ; 0.332 V                             ; 0.189 V                             ; 4.6e-10 s                  ; 4.2e-10 s                  ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.66e-07 V                   ; 3.51 V              ; -0.00919 V          ; 0.247 V                              ; 0.285 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.66e-07 V                  ; 3.51 V             ; -0.00919 V         ; 0.247 V                             ; 0.285 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.52e-08 V                   ; 3.58 V              ; -0.064 V            ; 0.234 V                              ; 0.085 V                              ; 2.93e-10 s                  ; 3.07e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.52e-08 V                  ; 3.58 V             ; -0.064 V           ; 0.234 V                             ; 0.085 V                             ; 2.93e-10 s                 ; 3.07e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                     ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                        ; altera_reserved_tck                                        ; 1355     ; 0        ; 34       ; 0        ;
; ccd_sh_clk                                                 ; ccd_sh_clk                                                 ; 1        ; 0        ; 0        ; 0        ;
; clk50                                                      ; clk50                                                      ; 436      ; 0        ; 0        ; 0        ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                      ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                 ; To Clock                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                        ; altera_reserved_tck                                        ; 1355     ; 0        ; 34       ; 0        ;
; ccd_sh_clk                                                 ; ccd_sh_clk                                                 ; 1        ; 0        ; 0        ; 0        ;
; clk50                                                      ; clk50                                                      ; 436      ; 0        ; 0        ; 0        ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] ; 1        ; 0        ; 0        ; 0        ;
; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] ; 1        ; 0        ; 0        ; 0        ;
+------------------------------------------------------------+------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 56       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 56       ; 0        ; 1        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 65    ; 65   ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Sun Dec 01 23:39:18 2013
Info: Command: quartus_sta de0_debounce_cnt -c de0_debounce_cnt
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'de0_debounce_cnt.out.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock clk50_virtual is never referenced in any input or output delay assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 16.795
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.795         0.000 clk50 
    Info (332119):    46.257         0.000 altera_reserved_tck 
    Info (332119):   499.275         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1999.275         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 1200499.298         0.000 ccd_sh_clk 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.359         0.000 altera_reserved_tck 
    Info (332119):     0.362         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.362         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.385         0.000 ccd_sh_clk 
    Info (332119):     0.520         0.000 clk50 
Info (332146): Worst-case recovery slack is 48.110
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.110         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.905
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.905         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.488
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.488         0.000 clk50 
    Info (332119):    49.483         0.000 altera_reserved_tck 
    Info (332119):   249.756         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.765         0.000 ccd_sh_clk 
    Info (332119):   999.757         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock clk50_virtual is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 17.145
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    17.145         0.000 clk50 
    Info (332119):    46.726         0.000 altera_reserved_tck 
    Info (332119):   499.358         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1999.357         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 1200499.378         0.000 ccd_sh_clk 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.311         0.000 altera_reserved_tck 
    Info (332119):     0.320         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.321         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.341         0.000 ccd_sh_clk 
    Info (332119):     0.462         0.000 clk50 
Info (332146): Worst-case recovery slack is 48.403
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    48.403         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.807
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.807         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.483
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.483         0.000 clk50 
    Info (332119):    49.419         0.000 altera_reserved_tck 
    Info (332119):   249.751         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.779         0.000 ccd_sh_clk 
    Info (332119):   999.753         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332061): Virtual clock clk50_virtual is never referenced in any input or output delay assignment.
Info (332146): Worst-case setup slack is 18.202
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.202         0.000 clk50 
    Info (332119):    48.196         0.000 altera_reserved_tck 
    Info (332119):   499.593         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  1999.593         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119): 1200499.606         0.000 ccd_sh_clk 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.187         0.000 altera_reserved_tck 
    Info (332119):     0.195         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.195         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.208         0.000 ccd_sh_clk 
    Info (332119):     0.281         0.000 clk50 
Info (332146): Worst-case recovery slack is 49.229
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    49.229         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.505
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.505         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.202
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.202         0.000 clk50 
    Info (332119):    49.284         0.000 altera_reserved_tck 
    Info (332119):   249.785         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   499.777         0.000 ccd_sh_clk 
    Info (332119):   999.785         0.000 clock_ccd_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 483 megabytes
    Info: Processing ended: Sun Dec 01 23:39:22 2013
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


