

================================================================
== Vivado HLS Report for 'Conv_Accel_wrapped_conv_hw'
================================================================
* Date:           Sat Jun 17 17:05:36 2017

* Version:        2015.3 (Build 1368829 on Mon Sep 28 20:31:51 PM 2015)
* Project:        Lab7_HLS_Stream
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.55|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  3460201|  3460201|  3460201|  3460201|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+---------+---------+---------+
        |                                              |                                   |      Latency      |      Interval     | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |   min   |   max   |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+---------+---------+---------+
        |grp_Conv_Accel_conv_hw_24_3_10_5_20_s_fu_474  |Conv_Accel_conv_hw_24_3_10_5_20_s  |  3453702|  3453702|  3453702|  3453702|   none  |
        +----------------------------------------------+-----------------------------------+---------+---------+---------+---------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1729|  1729|         3|          1|          1|  1728|    yes   |
        |- Loop 2  |   751|   751|         3|          1|          1|   750|    yes   |
        |- Loop 3  |    10|    10|         1|          1|          1|    10|    yes   |
        |- Loop 4  |  4002|  4002|         4|          1|          1|  4000|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|    375|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     700|   1166|
|Memory           |       14|      -|      64|      5|
|Multiplexer      |        -|      -|       -|    196|
|Register         |        -|      -|     322|      1|
+-----------------+---------+-------+--------+-------+
|Total            |       14|      6|    1086|   1743|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+-------+-----+------+
    |                   Instance                   |               Module              | BRAM_18K| DSP48E|  FF |  LUT |
    +----------------------------------------------+-----------------------------------+---------+-------+-----+------+
    |grp_Conv_Accel_conv_hw_24_3_10_5_20_s_fu_474  |Conv_Accel_conv_hw_24_3_10_5_20_s  |        0|      5|  700|  1166|
    +----------------------------------------------+-----------------------------------+---------+-------+-----+------+
    |Total                                         |                                   |        0|      5|  700|  1166|
    +----------------------------------------------+-----------------------------------+---------+-------+-----+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |                 Module                 | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------------------------+---------+----+----+------+-----+------+-------------+
    |bias_U         |Conv_Accel_wrapped_conv_hw_bias         |        0|  64|   5|    10|   32|     1|          320|
    |feature_map_U  |Conv_Accel_wrapped_conv_hw_feature_map  |        8|   0|   0|  4000|   32|     1|       128000|
    |filter_U       |Conv_Accel_wrapped_conv_hw_filter       |        2|   0|   0|   750|   32|     1|        24000|
    |image_U        |Conv_Accel_wrapped_conv_hw_image        |        4|   0|   0|  1728|   32|     1|        55296|
    +---------------+----------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                                        |       14|  64|   5|  6488|  128|     4|       207616|
    +---------------+----------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |tmp_7_fu_1060_p2                      |     *    |      1|  0|   0|           4|           9|
    |ch_1_fu_522_p2                        |     +    |      0|  0|   2|           1|           2|
    |ch_2_fu_775_p2                        |     +    |      0|  0|   2|           1|           2|
    |filt_1_fu_971_p2                      |     +    |      0|  0|   4|           4|           1|
    |filt_2_fu_691_p2                      |     +    |      0|  0|   4|           1|           4|
    |filt_3_fu_1019_p2                     |     +    |      0|  0|   4|           4|           1|
    |i_1_fu_589_p2                         |     +    |      0|  0|   5|           1|           5|
    |i_2_fu_878_p2                         |     +    |      0|  0|   3|           1|           3|
    |i_3_fu_1096_p2                        |     +    |      0|  0|   5|           5|           1|
    |indvar_flatten22_op_fu_823_p2         |     +    |      0|  0|   6|           1|           6|
    |indvar_flatten36_op_fu_837_p2         |     +    |      0|  0|   7|           1|           7|
    |indvar_flatten66_op_fu_1005_p2        |     +    |      0|  0|  10|          10|           1|
    |indvar_flatten_next1_fu_496_p2        |     +    |      0|  0|  11|          11|           1|
    |indvar_flatten_next4_fu_685_p2        |     +    |      0|  0|  10|          10|           1|
    |indvar_flatten_next6_fu_993_p2        |     +    |      0|  0|  12|          12|           1|
    |indvar_flatten_op_fu_508_p2           |     +    |      0|  0|  10|           1|          10|
    |j_1_fu_616_p2                         |     +    |      0|  0|   5|           1|           5|
    |j_2_fu_950_p2                         |     +    |      0|  0|   3|           1|           3|
    |j_3_fu_1133_p2                        |     +    |      0|  0|   5|           5|           1|
    |tmp1_fu_1194_p2                       |     +    |      0|  0|   6|          12|          12|
    |tmp_13_fu_668_p2                      |     +    |      0|  0|   6|          12|          12|
    |tmp_15_fu_1199_p2                     |     +    |      0|  0|   6|          12|          12|
    |tmp_19_fu_817_p2                      |     +    |      0|  0|   8|           8|           8|
    |tmp_21_fu_872_p2                      |     +    |      0|  0|   6|          64|          64|
    |tmp_24_fu_912_p2                      |     +    |      0|  0|   6|          64|          64|
    |tmp_27_fu_934_p2                      |     +    |      0|  0|   6|          11|          11|
    |tmp_28_fu_944_p2                      |     +    |      0|  0|   6|          11|          11|
    |tmp_31_fu_1090_p2                     |     +    |      0|  0|   6|           9|           9|
    |tmp_33_fu_1127_p2                     |     +    |      0|  0|   6|           9|           9|
    |tmp_35_fu_1175_p2                     |     +    |      0|  0|   6|          13|          13|
    |tmp_36_fu_1208_p2                     |     +    |      0|  0|   6|          13|          13|
    |tmp_6_fu_628_p2                       |     +    |      0|  0|   9|           9|           9|
    |tmp_fu_1181_p2                        |     +    |      0|  0|   9|           9|           9|
    |tmp_11_fu_654_p2                      |     -    |      0|  0|   6|          12|          12|
    |tmp_17_fu_765_p2                      |     -    |      0|  0|   7|           7|           7|
    |tmp_3_fu_583_p2                       |     -    |      0|  0|   8|           8|           8|
    |ch1_mid2_fu_805_p3                    |  Select  |      0|  0|   2|           1|           2|
    |ch1_mid_fu_703_p3                     |  Select  |      0|  0|   2|           1|           1|
    |ch_mid2_fu_552_p3                     |  Select  |      0|  0|   2|           1|           2|
    |filt5_mid2_fu_1049_p3                 |  Select  |      0|  0|   4|           1|           4|
    |filt_mid2_fu_741_p3                   |  Select  |      0|  0|   4|           1|           4|
    |i2_mid2_fu_901_p3                     |  Select  |      0|  0|   3|           1|           3|
    |i2_mid_fu_851_p3                      |  Select  |      0|  0|   3|           1|           1|
    |i6_mid2_fu_1115_p3                    |  Select  |      0|  0|   5|           1|           5|
    |i6_mid_fu_1025_p3                     |  Select  |      0|  0|   5|           1|           1|
    |i_mid2_fu_608_p3                      |  Select  |      0|  0|   5|           1|           5|
    |i_mid_fu_528_p3                       |  Select  |      0|  0|   5|           1|           1|
    |indvar_flatten_next2_fu_829_p3        |  Select  |      0|  0|   6|           1|           1|
    |indvar_flatten_next3_fu_843_p3        |  Select  |      0|  0|   7|           1|           1|
    |indvar_flatten_next5_fu_1011_p3       |  Select  |      0|  0|  10|           1|           1|
    |indvar_flatten_next_fu_514_p3         |  Select  |      0|  0|  10|           1|           1|
    |j3_mid2_fu_893_p3                     |  Select  |      0|  0|   3|           1|           1|
    |j7_mid2_fu_1107_p3                    |  Select  |      0|  0|   5|           1|           1|
    |j_mid2_fu_600_p3                      |  Select  |      0|  0|   5|           1|           1|
    |ap_sig_bdd_100                        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_123                        |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_209                        |    and   |      0|  0|   1|           1|           1|
    |exitcond4_mid1_fu_799_p2              |    and   |      0|  0|   1|           1|           1|
    |exitcond4_mid_fu_723_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond8_mid_fu_546_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten24_mid_fu_735_p2      |    and   |      0|  0|   1|           1|           1|
    |exitcond_mid_fu_1043_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_717_p2                   |   icmp   |      0|  0|   2|           3|           3|
    |exitcond2_fu_1037_p2                  |   icmp   |      0|  0|   2|           5|           5|
    |exitcond3_fu_965_p2                   |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_flatten1_fu_490_p2           |   icmp   |      0|  0|   4|          11|          10|
    |exitcond_flatten2_fu_697_p2           |   icmp   |      0|  0|   3|           7|           7|
    |exitcond_flatten3_fu_729_p2           |   icmp   |      0|  0|   3|           6|           5|
    |exitcond_flatten4_fu_679_p2           |   icmp   |      0|  0|   4|          10|          10|
    |exitcond_flatten5_fu_999_p2           |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_flatten6_fu_987_p2           |   icmp   |      0|  0|   5|          12|           8|
    |exitcond_flatten_fu_502_p2            |   icmp   |      0|  0|   4|          10|          10|
    |exitcond_fu_540_p2                    |   icmp   |      0|  0|   2|           5|           5|
    |last_assign_fu_1219_p2                |   icmp   |      0|  0|   5|          12|           8|
    |not_exitcond_flatten24_mid_fu_793_p2  |    or    |      0|  0|   1|           1|           1|
    |tmp_18_fu_781_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp_22_fu_884_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp_23_fu_888_p2                      |    or    |      0|  0|   1|           1|           1|
    |tmp_32_fu_1102_p2                     |    or    |      0|  0|   1|           1|           1|
    |tmp_5_fu_595_p2                       |    or    |      0|  0|   1|           1|           1|
    |exitcond_flatten24_not_fu_787_p2      |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten1_fu_711_p2       |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten2_fu_1032_p2      |    xor   |      0|  0|   2|           1|           2|
    |not_exitcond_flatten_fu_535_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                 |          |      1|  0| 375|         489|         489|
    +--------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |   4|          9|    1|          9|
    |ap_reg_ppiten_pp0_it2                |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it2                |   1|          2|    1|          2|
    |ap_reg_ppiten_pp3_it3                |   1|          2|    1|          2|
    |ap_sig_ioackin_OUTPUT_STREAM_TREADY  |   1|          2|    1|          2|
    |bias_address0                        |   4|          3|    4|         12|
    |bias_ce0                             |   1|          3|    1|          3|
    |ch1_phi_fu_363_p4                    |   2|          2|    2|          4|
    |ch1_reg_359                          |   2|          2|    2|          4|
    |ch_phi_fu_283_p4                     |   2|          2|    2|          4|
    |ch_reg_279                           |   2|          2|    2|          4|
    |feature_map_address0                 |  12|          3|   12|         36|
    |feature_map_ce0                      |   1|          3|    1|          3|
    |feature_map_we0                      |   1|          2|    1|          2|
    |filt4_reg_405                        |   4|          2|    4|          8|
    |filt5_phi_fu_431_p4                  |   4|          2|    4|          8|
    |filt5_reg_427                        |   4|          2|    4|          8|
    |filt_phi_fu_341_p4                   |   4|          2|    4|          8|
    |filt_reg_337                         |   4|          2|    4|          8|
    |filter_address0                      |  10|          3|   10|         30|
    |filter_ce0                           |   1|          3|    1|          3|
    |i2_phi_fu_385_p4                     |   3|          2|    3|          6|
    |i2_reg_381                           |   3|          2|    3|          6|
    |i6_phi_fu_454_p4                     |   5|          2|    5|         10|
    |i6_reg_450                           |   5|          2|    5|         10|
    |i_phi_fu_306_p4                      |   5|          2|    5|         10|
    |i_reg_302                            |   5|          2|    5|         10|
    |image_address0                       |  11|          3|   11|         33|
    |image_ce0                            |   1|          3|    1|          3|
    |indvar_flatten1_reg_268              |  11|          2|   11|         22|
    |indvar_flatten2_reg_326              |  10|          2|   10|         20|
    |indvar_flatten3_reg_348              |   7|          2|    7|         14|
    |indvar_flatten4_reg_370              |   6|          2|    6|         12|
    |indvar_flatten5_reg_416              |  12|          2|   12|         24|
    |indvar_flatten6_reg_439              |  10|          2|   10|         20|
    |indvar_flatten_reg_291               |  10|          2|   10|         20|
    |j3_phi_fu_397_p4                     |   3|          2|    3|          6|
    |j3_reg_393                           |   3|          2|    3|          6|
    |j7_phi_fu_466_p4                     |   5|          2|    5|         10|
    |j7_reg_462                           |   5|          2|    5|         10|
    |j_phi_fu_318_p4                      |   5|          2|    5|         10|
    |j_reg_314                            |   5|          2|    5|         10|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 196|         99|  193|        434|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |                                Name                                | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                           |   8|   0|    8|          0|
    |ap_reg_ioackin_OUTPUT_STREAM_TREADY                                 |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it0                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it1                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it2                                               |   1|   0|    1|          0|
    |ap_reg_ppiten_pp3_it3                                               |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_flatten1_reg_1230_pp0_it1                     |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_flatten4_reg_1278_pp1_it1                     |   1|   0|    1|          0|
    |ap_reg_ppstg_reg_486_pp0_it1                                        |  32|   0|   32|          0|
    |ap_reg_ppstg_reg_486_pp1_it1                                        |  32|   0|   32|          0|
    |ch1_mid2_reg_1313                                                   |   2|   0|    2|          0|
    |ch1_reg_359                                                         |   2|   0|    2|          0|
    |ch_mid2_reg_1252                                                    |   2|   0|    2|          0|
    |ch_reg_279                                                          |   2|   0|    2|          0|
    |exitcond4_mid1_reg_1307                                             |   1|   0|    1|          0|
    |exitcond_flatten1_reg_1230                                          |   1|   0|    1|          0|
    |exitcond_flatten24_mid_reg_1292                                     |   1|   0|    1|          0|
    |exitcond_flatten2_reg_1287                                          |   1|   0|    1|          0|
    |exitcond_flatten4_reg_1278                                          |   1|   0|    1|          0|
    |exitcond_flatten5_reg_1366                                          |   1|   0|    1|          0|
    |exitcond_flatten6_reg_1357                                          |   1|   0|    1|          0|
    |exitcond_flatten_reg_1239                                           |   1|   0|    1|          0|
    |filt4_reg_405                                                       |   4|   0|    4|          0|
    |filt5_mid2_reg_1379                                                 |   4|   0|    4|          0|
    |filt5_reg_427                                                       |   4|   0|    4|          0|
    |filt_mid2_reg_1297                                                  |   4|   0|    4|          0|
    |filt_reg_337                                                        |   4|   0|    4|          0|
    |grp_Conv_Accel_conv_hw_24_3_10_5_20_s_fu_474_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |i2_mid2_reg_1334                                                    |   3|   0|    3|          0|
    |i2_reg_381                                                          |   3|   0|    3|          0|
    |i6_mid2_reg_1395                                                    |   5|   0|    5|          0|
    |i6_reg_450                                                          |   5|   0|    5|          0|
    |i_mid2_reg_1267                                                     |   5|   0|    5|          0|
    |i_reg_302                                                           |   5|   0|    5|          0|
    |indvar_flatten1_reg_268                                             |  11|   0|   11|          0|
    |indvar_flatten2_reg_326                                             |  10|   0|   10|          0|
    |indvar_flatten3_reg_348                                             |   7|   0|    7|          0|
    |indvar_flatten4_reg_370                                             |   6|   0|    6|          0|
    |indvar_flatten5_reg_416                                             |  12|   0|   12|          0|
    |indvar_flatten6_reg_439                                             |  10|   0|   10|          0|
    |indvar_flatten_reg_291                                              |  10|   0|   10|          0|
    |j3_reg_393                                                          |   3|   0|    3|          0|
    |j7_mid2_reg_1389                                                    |   5|   0|    5|          0|
    |j7_reg_462                                                          |   5|   0|    5|          0|
    |j_1_reg_1273                                                        |   5|   0|    5|          0|
    |j_3_reg_1408                                                        |   5|   0|    5|          0|
    |j_mid2_reg_1262                                                     |   5|   0|    5|          0|
    |j_reg_314                                                           |   5|   0|    5|          0|
    |last_assign_reg_1418                                                |   1|   0|    1|          0|
    |reg_486                                                             |  32|   0|   32|          0|
    |tmp_18_reg_1302                                                     |   1|   0|    1|          0|
    |tmp_19_reg_1318                                                     |   8|   0|    8|          0|
    |tmp_28_reg_1339                                                     |  11|   0|   11|          0|
    |tmp_33_reg_1402                                                     |   9|   0|    9|          0|
    |tmp_3_reg_1257                                                      |   5|   0|    8|          3|
    |tmp_7_reg_1384                                                      |   8|   0|   12|          4|
    |exitcond_flatten6_reg_1357                                          |   0|   1|    1|          0|
    +--------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                               | 322|   1|  330|          7|
    +--------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+----------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | Conv_Accel_wrapped_conv_hw | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | Conv_Accel_wrapped_conv_hw | return value |
|ap_start              |  in |    1| ap_ctrl_hs | Conv_Accel_wrapped_conv_hw | return value |
|ap_done               | out |    1| ap_ctrl_hs | Conv_Accel_wrapped_conv_hw | return value |
|ap_idle               | out |    1| ap_ctrl_hs | Conv_Accel_wrapped_conv_hw | return value |
|ap_ready              | out |    1| ap_ctrl_hs | Conv_Accel_wrapped_conv_hw | return value |
|INPUT_STREAM_TDATA    |  in |   32|    axis    |      in_stream_data_V      |    pointer   |
|INPUT_STREAM_TVALID   |  in |    1|    axis    |      in_stream_data_V      |    pointer   |
|INPUT_STREAM_TREADY   | out |    1|    axis    |      in_stream_dest_V      |    pointer   |
|INPUT_STREAM_TDEST    |  in |    5|    axis    |      in_stream_dest_V      |    pointer   |
|INPUT_STREAM_TKEEP    |  in |    4|    axis    |      in_stream_keep_V      |    pointer   |
|INPUT_STREAM_TSTRB    |  in |    4|    axis    |      in_stream_strb_V      |    pointer   |
|INPUT_STREAM_TUSER    |  in |    4|    axis    |      in_stream_user_V      |    pointer   |
|INPUT_STREAM_TLAST    |  in |    1|    axis    |      in_stream_last_V      |    pointer   |
|INPUT_STREAM_TID      |  in |    5|    axis    |       in_stream_id_V       |    pointer   |
|OUTPUT_STREAM_TDATA   | out |   32|    axis    |      out_stream_data_V     |    pointer   |
|OUTPUT_STREAM_TVALID  | out |    1|    axis    |      out_stream_dest_V     |    pointer   |
|OUTPUT_STREAM_TREADY  |  in |    1|    axis    |      out_stream_dest_V     |    pointer   |
|OUTPUT_STREAM_TDEST   | out |    5|    axis    |      out_stream_dest_V     |    pointer   |
|OUTPUT_STREAM_TKEEP   | out |    4|    axis    |      out_stream_keep_V     |    pointer   |
|OUTPUT_STREAM_TSTRB   | out |    4|    axis    |      out_stream_strb_V     |    pointer   |
|OUTPUT_STREAM_TUSER   | out |    4|    axis    |      out_stream_user_V     |    pointer   |
|OUTPUT_STREAM_TLAST   | out |    1|    axis    |      out_stream_last_V     |    pointer   |
|OUTPUT_STREAM_TID     | out |    5|    axis    |       out_stream_id_V      |    pointer   |
+----------------------+-----+-----+------------+----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 15
* Pipeline: 4
  Pipeline-0: II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1: II = 1, D = 3, States = { 5 6 7 }
  Pipeline-2: II = 1, D = 1, States = { 8 }
  Pipeline-3: II = 1, D = 4, States = { 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond_flatten1)
	3  / (!exitcond_flatten1)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	8  / (exitcond_flatten4)
	6  / (!exitcond_flatten4)
6 --> 
	7  / true
7 --> 
	5  / true
8 --> 
	9  / (exitcond3)
	8  / (!exitcond3)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	15  / (exitcond_flatten6)
	12  / (!exitcond_flatten6)
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	11  / true
15 --> 
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: stg_16 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: stg_17 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecInterface(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, [5 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2)

ST_1: image [1/1] 2.71ns
:2  %image = alloca [1728 x float], align 4

ST_1: filter [1/1] 2.71ns
:3  %filter = alloca [750 x float], align 4

ST_1: bias [1/1] 2.39ns
:4  %bias = alloca [10 x float], align 16

ST_1: feature_map [1/1] 2.71ns
:5  %feature_map = alloca [4000 x float], align 4

ST_1: stg_22 [1/1] 1.57ns
:6  br label %.preheader17


 <State 2>: 3.68ns
ST_2: indvar_flatten1 [1/1] 0.00ns
.preheader17:0  %indvar_flatten1 = phi i11 [ 0, %0 ], [ %indvar_flatten_next1, %.preheader18.preheader ]

ST_2: ch [1/1] 0.00ns
.preheader17:1  %ch = phi i2 [ 0, %0 ], [ %ch_mid2, %.preheader18.preheader ]

ST_2: indvar_flatten [1/1] 0.00ns
.preheader17:2  %indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %.preheader18.preheader ]

ST_2: i [1/1] 0.00ns
.preheader17:3  %i = phi i5 [ 0, %0 ], [ %i_mid2, %.preheader18.preheader ]

ST_2: j [1/1] 0.00ns
.preheader17:4  %j = phi i5 [ 0, %0 ], [ %j_1, %.preheader18.preheader ]

ST_2: exitcond_flatten1 [1/1] 2.11ns
.preheader17:5  %exitcond_flatten1 = icmp eq i11 %indvar_flatten1, -320

ST_2: indvar_flatten_next1 [1/1] 1.84ns
.preheader17:6  %indvar_flatten_next1 = add i11 %indvar_flatten1, 1

ST_2: stg_30 [1/1] 1.57ns
.preheader17:7  br i1 %exitcond_flatten1, label %.preheader13, label %.preheader18.preheader

ST_2: exitcond_flatten [1/1] 2.07ns
.preheader18.preheader:2  %exitcond_flatten = icmp eq i10 %indvar_flatten, -448

ST_2: empty_3 [1/1] 0.00ns
.preheader18.preheader:26  %empty_3 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)

ST_2: in_stream_data_V_val [1/1] 0.00ns
.preheader18.preheader:27  %in_stream_data_V_val = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_3, 0

ST_2: indvar_flatten_op [1/1] 1.84ns
.preheader18.preheader:36  %indvar_flatten_op = add i10 1, %indvar_flatten

ST_2: indvar_flatten_next [1/1] 1.37ns
.preheader18.preheader:37  %indvar_flatten_next = select i1 %exitcond_flatten, i10 1, i10 %indvar_flatten_op


 <State 3>: 7.74ns
ST_3: ch_1 [1/1] 0.80ns
.preheader18.preheader:0  %ch_1 = add i2 1, %ch

ST_3: i_mid [1/1] 1.37ns
.preheader18.preheader:3  %i_mid = select i1 %exitcond_flatten, i5 0, i5 %i

ST_3: not_exitcond_flatten [1/1] 1.37ns
.preheader18.preheader:4  %not_exitcond_flatten = xor i1 %exitcond_flatten, true

ST_3: exitcond [1/1] 1.91ns
.preheader18.preheader:5  %exitcond = icmp eq i5 %j, -8

ST_3: exitcond8_mid [1/1] 1.37ns
.preheader18.preheader:6  %exitcond8_mid = and i1 %exitcond, %not_exitcond_flatten

ST_3: ch_mid2 [1/1] 1.37ns
.preheader18.preheader:7  %ch_mid2 = select i1 %exitcond_flatten, i2 %ch_1, i2 %ch

ST_3: tmp_1 [1/1] 0.00ns
.preheader18.preheader:8  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %ch_mid2, i5 0)

ST_3: p_shl1_cast [1/1] 0.00ns
.preheader18.preheader:9  %p_shl1_cast = zext i7 %tmp_1 to i8

ST_3: tmp_8 [1/1] 0.00ns
.preheader18.preheader:10  %tmp_8 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %ch_mid2, i3 0)

ST_3: p_shl2_cast [1/1] 0.00ns
.preheader18.preheader:11  %p_shl2_cast = zext i5 %tmp_8 to i8

ST_3: tmp_3 [1/1] 1.72ns
.preheader18.preheader:12  %tmp_3 = sub i8 %p_shl1_cast, %p_shl2_cast

ST_3: i_1 [1/1] 1.72ns
.preheader18.preheader:14  %i_1 = add i5 1, %i_mid

ST_3: tmp_5 [1/1] 1.37ns
.preheader18.preheader:15  %tmp_5 = or i1 %exitcond8_mid, %exitcond_flatten

ST_3: j_mid2 [1/1] 1.37ns
.preheader18.preheader:16  %j_mid2 = select i1 %tmp_5, i5 0, i5 %j

ST_3: i_mid2 [1/1] 1.37ns
.preheader18.preheader:17  %i_mid2 = select i1 %exitcond8_mid, i5 %i_1, i5 %i_mid

ST_3: j_1 [1/1] 1.72ns
.preheader18.preheader:35  %j_1 = add i5 1, %j_mid2


 <State 4>: 7.17ns
ST_4: empty [1/1] 0.00ns
.preheader18.preheader:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1728, i64 1728, i64 1728)

ST_4: tmp_17_cast [1/1] 0.00ns
.preheader18.preheader:13  %tmp_17_cast = sext i8 %tmp_3 to i9

ST_4: tmp_6_cast [1/1] 0.00ns
.preheader18.preheader:18  %tmp_6_cast = zext i5 %i_mid2 to i9

ST_4: tmp_6 [1/1] 1.72ns
.preheader18.preheader:19  %tmp_6 = add i9 %tmp_6_cast, %tmp_17_cast

ST_4: tmp_9 [1/1] 0.00ns
.preheader18.preheader:20  %tmp_9 = trunc i9 %tmp_6 to i7

ST_4: p_shl_cast [1/1] 0.00ns
.preheader18.preheader:21  %p_shl_cast = call i12 @_ssdm_op_BitConcatenate.i12.i7.i5(i7 %tmp_9, i5 0)

ST_4: p_shl3_cast [1/1] 0.00ns
.preheader18.preheader:22  %p_shl3_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %tmp_6, i3 0)

ST_4: tmp_11 [1/1] 1.37ns
.preheader18.preheader:23  %tmp_11 = sub i12 %p_shl_cast, %p_shl3_cast

ST_4: tmp_4 [1/1] 0.00ns
.preheader18.preheader:24  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)

ST_4: stg_61 [1/1] 0.00ns
.preheader18.preheader:25  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_4: ret_1 [1/1] 0.00ns
.preheader18.preheader:28  %ret_1 = bitcast i32 %in_stream_data_V_val to float

ST_4: tmp_5_cast [1/1] 0.00ns
.preheader18.preheader:29  %tmp_5_cast = zext i5 %j_mid2 to i12

ST_4: tmp_13 [1/1] 1.37ns
.preheader18.preheader:30  %tmp_13 = add i12 %tmp_5_cast, %tmp_11

ST_4: tmp_23_cast [1/1] 0.00ns
.preheader18.preheader:31  %tmp_23_cast = zext i12 %tmp_13 to i64

ST_4: image_addr [1/1] 0.00ns
.preheader18.preheader:32  %image_addr = getelementptr [1728 x float]* %image, i64 0, i64 %tmp_23_cast

ST_4: stg_67 [1/1] 2.71ns
.preheader18.preheader:33  store float %ret_1, float* %image_addr, align 4

ST_4: empty_4 [1/1] 0.00ns
.preheader18.preheader:34  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp_4)

ST_4: stg_69 [1/1] 0.00ns
.preheader18.preheader:38  br label %.preheader17


 <State 5>: 7.80ns
ST_5: indvar_flatten2 [1/1] 0.00ns
.preheader13:0  %indvar_flatten2 = phi i10 [ %indvar_flatten_next4, %.preheader16 ], [ 0, %.preheader17 ]

ST_5: filt [1/1] 0.00ns
.preheader13:1  %filt = phi i4 [ %filt_mid2, %.preheader16 ], [ 0, %.preheader17 ]

ST_5: indvar_flatten3 [1/1] 0.00ns
.preheader13:2  %indvar_flatten3 = phi i7 [ %indvar_flatten_next3, %.preheader16 ], [ 0, %.preheader17 ]

ST_5: ch1 [1/1] 0.00ns
.preheader13:3  %ch1 = phi i2 [ %ch1_mid2, %.preheader16 ], [ 0, %.preheader17 ]

ST_5: indvar_flatten4 [1/1] 0.00ns
.preheader13:4  %indvar_flatten4 = phi i6 [ %indvar_flatten_next2, %.preheader16 ], [ 0, %.preheader17 ]

ST_5: i2 [1/1] 0.00ns
.preheader13:5  %i2 = phi i3 [ %i2_mid2, %.preheader16 ], [ 0, %.preheader17 ]

ST_5: j3 [1/1] 0.00ns
.preheader13:6  %j3 = phi i3 [ %j_2, %.preheader16 ], [ 0, %.preheader17 ]

ST_5: exitcond_flatten4 [1/1] 2.07ns
.preheader13:7  %exitcond_flatten4 = icmp eq i10 %indvar_flatten2, -274

ST_5: indvar_flatten_next4 [1/1] 1.84ns
.preheader13:8  %indvar_flatten_next4 = add i10 %indvar_flatten2, 1

ST_5: stg_79 [1/1] 1.57ns
.preheader13:9  br i1 %exitcond_flatten4, label %.preheader12, label %.preheader16

ST_5: filt_2 [1/1] 0.80ns
.preheader16:0  %filt_2 = add i4 1, %filt

ST_5: exitcond_flatten2 [1/1] 1.97ns
.preheader16:2  %exitcond_flatten2 = icmp eq i7 %indvar_flatten3, -53

ST_5: ch1_mid [1/1] 1.37ns
.preheader16:3  %ch1_mid = select i1 %exitcond_flatten2, i2 0, i2 %ch1

ST_5: not_exitcond_flatten1 [1/1] 1.37ns
.preheader16:4  %not_exitcond_flatten1 = xor i1 %exitcond_flatten2, true

ST_5: exitcond1 [1/1] 1.62ns
.preheader16:5  %exitcond1 = icmp eq i3 %j3, -3

ST_5: exitcond4_mid [1/1] 1.37ns
.preheader16:6  %exitcond4_mid = and i1 %exitcond1, %not_exitcond_flatten1

ST_5: exitcond_flatten3 [1/1] 1.94ns
.preheader16:7  %exitcond_flatten3 = icmp eq i6 %indvar_flatten4, 25

ST_5: exitcond_flatten24_mid [1/1] 1.37ns
.preheader16:8  %exitcond_flatten24_mid = and i1 %exitcond_flatten3, %not_exitcond_flatten1

ST_5: filt_mid2 [1/1] 1.37ns
.preheader16:9  %filt_mid2 = select i1 %exitcond_flatten2, i4 %filt_2, i4 %filt

ST_5: tmp_3_cast [1/1] 0.00ns
.preheader16:10  %tmp_3_cast = zext i4 %filt_mid2 to i7

ST_5: tmp_16 [1/1] 0.00ns
.preheader16:11  %tmp_16 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %filt_mid2, i2 0)

ST_5: p_shl4_cast [1/1] 0.00ns
.preheader16:12  %p_shl4_cast = zext i6 %tmp_16 to i7

ST_5: tmp_17 [1/1] 1.72ns
.preheader16:13  %tmp_17 = sub i7 %p_shl4_cast, %tmp_3_cast

ST_5: tmp_25_cast [1/1] 0.00ns
.preheader16:14  %tmp_25_cast = sext i7 %tmp_17 to i8

ST_5: ch_2 [1/1] 0.80ns
.preheader16:15  %ch_2 = add i2 1, %ch1_mid

ST_5: tmp_18 [1/1] 1.37ns
.preheader16:16  %tmp_18 = or i1 %exitcond_flatten24_mid, %exitcond_flatten2

ST_5: exitcond_flatten24_not [1/1] 1.37ns
.preheader16:18  %exitcond_flatten24_not = xor i1 %exitcond_flatten3, true

ST_5: not_exitcond_flatten24_mid [1/1] 1.37ns
.preheader16:19  %not_exitcond_flatten24_mid = or i1 %exitcond_flatten2, %exitcond_flatten24_not

ST_5: exitcond4_mid1 [1/1] 1.37ns
.preheader16:20  %exitcond4_mid1 = and i1 %exitcond4_mid, %not_exitcond_flatten24_mid

ST_5: ch1_mid2 [1/1] 1.37ns
.preheader16:21  %ch1_mid2 = select i1 %exitcond_flatten24_mid, i2 %ch_2, i2 %ch1_mid

ST_5: tmp_9_cast [1/1] 0.00ns
.preheader16:22  %tmp_9_cast = zext i2 %ch1_mid2 to i8

ST_5: tmp_19 [1/1] 1.72ns
.preheader16:23  %tmp_19 = add i8 %tmp_9_cast, %tmp_25_cast

ST_5: empty_6 [1/1] 0.00ns
.preheader16:41  %empty_6 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)

ST_5: in_stream_data_V_val1 [1/1] 0.00ns
.preheader16:42  %in_stream_data_V_val1 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_6, 0

ST_5: indvar_flatten22_op [1/1] 1.72ns
.preheader16:51  %indvar_flatten22_op = add i6 1, %indvar_flatten4

ST_5: indvar_flatten_next2 [1/1] 1.37ns
.preheader16:52  %indvar_flatten_next2 = select i1 %tmp_18, i6 1, i6 %indvar_flatten22_op

ST_5: indvar_flatten36_op [1/1] 1.72ns
.preheader16:53  %indvar_flatten36_op = add i7 1, %indvar_flatten3

ST_5: indvar_flatten_next3 [1/1] 1.37ns
.preheader16:54  %indvar_flatten_next3 = select i1 %exitcond_flatten2, i7 1, i7 %indvar_flatten36_op


 <State 6>: 7.65ns
ST_6: i2_mid [1/1] 1.37ns
.preheader16:17  %i2_mid = select i1 %tmp_18, i3 0, i3 %i2

ST_6: tmp_27_cast [1/1] 0.00ns
.preheader16:24  %tmp_27_cast = sext i8 %tmp_19 to i64

ST_6: tmp_20 [1/1] 0.00ns
.preheader16:25  %tmp_20 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_19, i2 0)

ST_6: p_shl7 [1/1] 0.00ns
.preheader16:26  %p_shl7 = sext i10 %tmp_20 to i64

ST_6: tmp_21 [1/1] 1.37ns
.preheader16:27  %tmp_21 = add i64 %p_shl7, %tmp_27_cast

ST_6: i_2 [1/1] 0.80ns
.preheader16:28  %i_2 = add i3 1, %i2_mid

ST_6: tmp_22 [1/1] 1.37ns
.preheader16:29  %tmp_22 = or i1 %exitcond4_mid1, %exitcond_flatten24_mid

ST_6: tmp_23 [1/1] 1.37ns
.preheader16:30  %tmp_23 = or i1 %tmp_22, %exitcond_flatten2

ST_6: j3_mid2 [1/1] 1.37ns
.preheader16:31  %j3_mid2 = select i1 %tmp_23, i3 0, i3 %j3

ST_6: i2_mid2 [1/1] 1.37ns
.preheader16:32  %i2_mid2 = select i1 %exitcond4_mid1, i3 %i_2, i3 %i2_mid

ST_6: tmp_10 [1/1] 0.00ns
.preheader16:33  %tmp_10 = zext i3 %i2_mid2 to i64

ST_6: tmp_24 [1/1] 1.37ns
.preheader16:34  %tmp_24 = add i64 %tmp_10, %tmp_21

ST_6: tmp_25 [1/1] 0.00ns
.preheader16:35  %tmp_25 = trunc i64 %tmp_24 to i11

ST_6: tmp_26 [1/1] 0.00ns
.preheader16:36  %tmp_26 = trunc i64 %tmp_24 to i9

ST_6: p_shl8_cast [1/1] 0.00ns
.preheader16:37  %p_shl8_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_26, i2 0)

ST_6: tmp_27 [1/1] 1.37ns
.preheader16:38  %tmp_27 = add i11 %p_shl8_cast, %tmp_25

ST_6: tmp_13_cast [1/1] 0.00ns
.preheader16:44  %tmp_13_cast = zext i3 %j3_mid2 to i11

ST_6: tmp_28 [1/1] 1.37ns
.preheader16:45  %tmp_28 = add i11 %tmp_13_cast, %tmp_27

ST_6: j_2 [1/1] 0.80ns
.preheader16:50  %j_2 = add i3 1, %j3_mid2


 <State 7>: 2.71ns
ST_7: empty_5 [1/1] 0.00ns
.preheader16:1  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 750, i64 750, i64 750)

ST_7: tmp_12 [1/1] 0.00ns
.preheader16:39  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

ST_7: stg_129 [1/1] 0.00ns
.preheader16:40  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_7: ret_2 [1/1] 0.00ns
.preheader16:43  %ret_2 = bitcast i32 %in_stream_data_V_val1 to float

ST_7: tmp_34_cast [1/1] 0.00ns
.preheader16:46  %tmp_34_cast = zext i11 %tmp_28 to i64

ST_7: filter_addr [1/1] 0.00ns
.preheader16:47  %filter_addr = getelementptr [750 x float]* %filter, i64 0, i64 %tmp_34_cast

ST_7: stg_133 [1/1] 2.71ns
.preheader16:48  store float %ret_2, float* %filter_addr, align 4

ST_7: empty_7 [1/1] 0.00ns
.preheader16:49  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_12)

ST_7: stg_135 [1/1] 0.00ns
.preheader16:55  br label %.preheader13


 <State 8>: 2.39ns
ST_8: filt4 [1/1] 0.00ns
.preheader12:0  %filt4 = phi i4 [ %filt_1, %1 ], [ 0, %.preheader13 ]

ST_8: exitcond3 [1/1] 1.88ns
.preheader12:1  %exitcond3 = icmp eq i4 %filt4, -6

ST_8: filt_1 [1/1] 0.80ns
.preheader12:2  %filt_1 = add i4 %filt4, 1

ST_8: stg_139 [1/1] 0.00ns
.preheader12:3  br i1 %exitcond3, label %2, label %1

ST_8: empty_8 [1/1] 0.00ns
:0  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

ST_8: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_8: stg_142 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_8: empty_9 [1/1] 0.00ns
:3  %empty_9 = call { i32, i4, i4, i4, i1, i5, i5 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %in_stream_data_V, i4* %in_stream_keep_V, i4* %in_stream_strb_V, i4* %in_stream_user_V, i1* %in_stream_last_V, i5* %in_stream_id_V, i5* %in_stream_dest_V)

ST_8: in_stream_data_V_val2 [1/1] 0.00ns
:4  %in_stream_data_V_val2 = extractvalue { i32, i4, i4, i4, i1, i5, i5 } %empty_9, 0

ST_8: ret [1/1] 0.00ns
:5  %ret = bitcast i32 %in_stream_data_V_val2 to float

ST_8: tmp_s [1/1] 0.00ns
:6  %tmp_s = zext i4 %filt4 to i64

ST_8: bias_addr [1/1] 0.00ns
:7  %bias_addr = getelementptr inbounds [10 x float]* %bias, i64 0, i64 %tmp_s

ST_8: stg_148 [1/1] 2.39ns
:8  store float %ret, float* %bias_addr, align 4

ST_8: empty_10 [1/1] 0.00ns
:9  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_2)

ST_8: stg_150 [1/1] 0.00ns
:10  br label %.preheader12


 <State 9>: 0.00ns
ST_9: stg_151 [2/2] 0.00ns
:0  call fastcc void @"Conv_Accel_conv_hw<24, 3, 10, 5, 20>"([1728 x float]* %image, [750 x float]* %filter, [10 x float]* %bias, [4000 x float]* %feature_map)


 <State 10>: 1.57ns
ST_10: stg_152 [1/2] 0.00ns
:0  call fastcc void @"Conv_Accel_conv_hw<24, 3, 10, 5, 20>"([1728 x float]* %image, [750 x float]* %filter, [10 x float]* %bias, [4000 x float]* %feature_map)

ST_10: stg_153 [1/1] 1.57ns
:1  br label %.preheader


 <State 11>: 3.51ns
ST_11: indvar_flatten5 [1/1] 0.00ns
.preheader:0  %indvar_flatten5 = phi i12 [ 0, %2 ], [ %indvar_flatten_next6, %.preheader11.preheader ]

ST_11: filt5 [1/1] 0.00ns
.preheader:1  %filt5 = phi i4 [ 0, %2 ], [ %filt5_mid2, %.preheader11.preheader ]

ST_11: indvar_flatten6 [1/1] 0.00ns
.preheader:2  %indvar_flatten6 = phi i10 [ 0, %2 ], [ %indvar_flatten_next5, %.preheader11.preheader ]

ST_11: i6 [1/1] 0.00ns
.preheader:3  %i6 = phi i5 [ 0, %2 ], [ %i6_mid2, %.preheader11.preheader ]

ST_11: j7 [1/1] 0.00ns
.preheader:4  %j7 = phi i5 [ 0, %2 ], [ %j_3, %.preheader11.preheader ]

ST_11: exitcond_flatten6 [1/1] 2.14ns
.preheader:5  %exitcond_flatten6 = icmp eq i12 %indvar_flatten5, -96

ST_11: indvar_flatten_next6 [1/1] 1.84ns
.preheader:6  %indvar_flatten_next6 = add i12 %indvar_flatten5, 1

ST_11: stg_161 [1/1] 0.00ns
.preheader:7  br i1 %exitcond_flatten6, label %3, label %.preheader11.preheader

ST_11: exitcond_flatten5 [1/1] 2.07ns
.preheader11.preheader:2  %exitcond_flatten5 = icmp eq i10 %indvar_flatten6, 400

ST_11: indvar_flatten66_op [1/1] 1.84ns
.preheader11.preheader:45  %indvar_flatten66_op = add i10 %indvar_flatten6, 1

ST_11: indvar_flatten_next5 [1/1] 1.37ns
.preheader11.preheader:46  %indvar_flatten_next5 = select i1 %exitcond_flatten5, i10 1, i10 %indvar_flatten66_op


 <State 12>: 8.55ns
ST_12: filt_3 [1/1] 0.80ns
.preheader11.preheader:0  %filt_3 = add i4 %filt5, 1

ST_12: i6_mid [1/1] 1.37ns
.preheader11.preheader:3  %i6_mid = select i1 %exitcond_flatten5, i5 0, i5 %i6

ST_12: not_exitcond_flatten2 [1/1] 1.37ns
.preheader11.preheader:4  %not_exitcond_flatten2 = xor i1 %exitcond_flatten5, true

ST_12: exitcond2 [1/1] 1.91ns
.preheader11.preheader:5  %exitcond2 = icmp eq i5 %j7, -12

ST_12: exitcond_mid [1/1] 1.37ns
.preheader11.preheader:6  %exitcond_mid = and i1 %exitcond2, %not_exitcond_flatten2

ST_12: filt5_mid2 [1/1] 1.37ns
.preheader11.preheader:7  %filt5_mid2 = select i1 %exitcond_flatten5, i4 %filt_3, i4 %filt5

ST_12: filt5_cast8 [1/1] 0.00ns
.preheader11.preheader:8  %filt5_cast8 = zext i4 %filt5_mid2 to i12

ST_12: tmp_7 [1/1] 6.38ns
.preheader11.preheader:9  %tmp_7 = mul i12 %filt5_cast8, 400

ST_12: tmp_29 [1/1] 0.00ns
.preheader11.preheader:10  %tmp_29 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %filt5_mid2, i4 0)

ST_12: p_shl9_cast [1/1] 0.00ns
.preheader11.preheader:11  %p_shl9_cast = zext i8 %tmp_29 to i9

ST_12: tmp_30 [1/1] 0.00ns
.preheader11.preheader:12  %tmp_30 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %filt5_mid2, i2 0)

ST_12: p_shl10_cast [1/1] 0.00ns
.preheader11.preheader:13  %p_shl10_cast = zext i6 %tmp_30 to i9

ST_12: tmp_31 [1/1] 1.37ns
.preheader11.preheader:14  %tmp_31 = add i9 %p_shl9_cast, %p_shl10_cast

ST_12: i_3 [1/1] 1.72ns
.preheader11.preheader:15  %i_3 = add i5 %i6_mid, 1

ST_12: tmp_32 [1/1] 1.37ns
.preheader11.preheader:16  %tmp_32 = or i1 %exitcond_mid, %exitcond_flatten5

ST_12: j7_mid2 [1/1] 1.37ns
.preheader11.preheader:17  %j7_mid2 = select i1 %tmp_32, i5 0, i5 %j7

ST_12: i6_mid2 [1/1] 1.37ns
.preheader11.preheader:18  %i6_mid2 = select i1 %exitcond_mid, i5 %i_3, i5 %i6_mid

ST_12: tmp_11_cast [1/1] 0.00ns
.preheader11.preheader:22  %tmp_11_cast = zext i5 %i6_mid2 to i9

ST_12: tmp_33 [1/1] 1.37ns
.preheader11.preheader:23  %tmp_33 = add i9 %tmp_11_cast, %tmp_31

ST_12: j_3 [1/1] 1.72ns
.preheader11.preheader:44  %j_3 = add i5 %j7_mid2, 1


 <State 13>: 6.17ns
ST_13: p_shl5 [1/1] 0.00ns
.preheader11.preheader:19  %p_shl5 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i6_mid2, i4 0)

ST_13: p_shl6 [1/1] 0.00ns
.preheader11.preheader:20  %p_shl6 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i6_mid2, i2 0)

ST_13: p_shl6_cast [1/1] 0.00ns
.preheader11.preheader:21  %p_shl6_cast = zext i7 %p_shl6 to i9

ST_13: p_shl11_cast [1/1] 0.00ns
.preheader11.preheader:24  %p_shl11_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %tmp_33, i4 0)

ST_13: tmp_34 [1/1] 0.00ns
.preheader11.preheader:25  %tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_33, i2 0)

ST_13: p_shl12_cast [1/1] 0.00ns
.preheader11.preheader:26  %p_shl12_cast = zext i11 %tmp_34 to i13

ST_13: tmp_35 [1/1] 1.73ns
.preheader11.preheader:27  %tmp_35 = add i13 %p_shl11_cast, %p_shl12_cast

ST_13: tmp [1/1] 1.84ns
.preheader11.preheader:28  %tmp = add i9 %p_shl5, %p_shl6_cast

ST_13: tmp_cast [1/1] 0.00ns
.preheader11.preheader:29  %tmp_cast = zext i9 %tmp to i12

ST_13: j7_cast3 [1/1] 0.00ns
.preheader11.preheader:30  %j7_cast3 = zext i5 %j7_mid2 to i12

ST_13: tmp1 [1/1] 1.37ns
.preheader11.preheader:33  %tmp1 = add i12 %tmp_7, %j7_cast3

ST_13: tmp_15 [1/1] 1.37ns
.preheader11.preheader:34  %tmp_15 = add i12 %tmp1, %tmp_cast

ST_13: tmp_16_cast [1/1] 0.00ns
.preheader11.preheader:35  %tmp_16_cast = zext i5 %j7_mid2 to i13

ST_13: tmp_36 [1/1] 1.73ns
.preheader11.preheader:36  %tmp_36 = add i13 %tmp_16_cast, %tmp_35

ST_13: tmp_44_cast [1/1] 0.00ns
.preheader11.preheader:37  %tmp_44_cast = zext i13 %tmp_36 to i64

ST_13: feature_map_addr [1/1] 0.00ns
.preheader11.preheader:38  %feature_map_addr = getelementptr [4000 x float]* %feature_map, i64 0, i64 %tmp_44_cast

ST_13: last_assign [1/1] 2.14ns
.preheader11.preheader:39  %last_assign = icmp eq i12 %tmp_15, -97

ST_13: feature_map_load [2/2] 2.71ns
.preheader11.preheader:40  %feature_map_load = load float* %feature_map_addr, align 4


 <State 14>: 2.71ns
ST_14: empty_11 [1/1] 0.00ns
.preheader11.preheader:1  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4000, i64 4000, i64 4000)

ST_14: tmp_14 [1/1] 0.00ns
.preheader11.preheader:31  %tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

ST_14: stg_205 [1/1] 0.00ns
.preheader11.preheader:32  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

ST_14: feature_map_load [1/2] 2.71ns
.preheader11.preheader:40  %feature_map_load = load float* %feature_map_addr, align 4

ST_14: val_assign [1/1] 0.00ns
.preheader11.preheader:41  %val_assign = bitcast float %feature_map_load to i32

ST_14: stg_208 [1/1] 0.00ns
.preheader11.preheader:42  call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P(i32* %out_stream_data_V, i4* %out_stream_keep_V, i4* %out_stream_strb_V, i4* %out_stream_user_V, i1* %out_stream_last_V, i5* %out_stream_id_V, i5* %out_stream_dest_V, i32 %val_assign, i4 -1, i4 -1, i4 0, i1 %last_assign, i5 0, i5 0)

ST_14: empty_12 [1/1] 0.00ns
.preheader11.preheader:43  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_14)

ST_14: stg_210 [1/1] 0.00ns
.preheader11.preheader:47  br label %.preheader


 <State 15>: 0.00ns
ST_15: stg_211 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2320b37ec0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2320b37d10; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2320b38580; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2320b39660; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2320b37fe0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2320b38cd0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x2320b395d0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2320b38610; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2320b37bf0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2320b39780; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2320b39810; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2320b38100; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2320b38730; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x2320b384f0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_16                     (specinterface    ) [ 0000000000000000]
stg_17                     (specinterface    ) [ 0000000000000000]
image                      (alloca           ) [ 0011111111100000]
filter                     (alloca           ) [ 0011111111100000]
bias                       (alloca           ) [ 0011111111100000]
feature_map                (alloca           ) [ 0011111111111110]
stg_22                     (br               ) [ 0111100000000000]
indvar_flatten1            (phi              ) [ 0010000000000000]
ch                         (phi              ) [ 0011000000000000]
indvar_flatten             (phi              ) [ 0010000000000000]
i                          (phi              ) [ 0011000000000000]
j                          (phi              ) [ 0011000000000000]
exitcond_flatten1          (icmp             ) [ 0011111100000000]
indvar_flatten_next1       (add              ) [ 0111100000000000]
stg_30                     (br               ) [ 0011111100000000]
exitcond_flatten           (icmp             ) [ 0011000000000000]
empty_3                    (read             ) [ 0000000000000000]
in_stream_data_V_val       (extractvalue     ) [ 0011100000000000]
indvar_flatten_op          (add              ) [ 0000000000000000]
indvar_flatten_next        (select           ) [ 0111100000000000]
ch_1                       (add              ) [ 0000000000000000]
i_mid                      (select           ) [ 0000000000000000]
not_exitcond_flatten       (xor              ) [ 0000000000000000]
exitcond                   (icmp             ) [ 0000000000000000]
exitcond8_mid              (and              ) [ 0000000000000000]
ch_mid2                    (select           ) [ 0110100000000000]
tmp_1                      (bitconcatenate   ) [ 0000000000000000]
p_shl1_cast                (zext             ) [ 0000000000000000]
tmp_8                      (bitconcatenate   ) [ 0000000000000000]
p_shl2_cast                (zext             ) [ 0000000000000000]
tmp_3                      (sub              ) [ 0010100000000000]
i_1                        (add              ) [ 0000000000000000]
tmp_5                      (or               ) [ 0000000000000000]
j_mid2                     (select           ) [ 0010100000000000]
i_mid2                     (select           ) [ 0110100000000000]
j_1                        (add              ) [ 0110100000000000]
empty                      (speclooptripcount) [ 0000000000000000]
tmp_17_cast                (sext             ) [ 0000000000000000]
tmp_6_cast                 (zext             ) [ 0000000000000000]
tmp_6                      (add              ) [ 0000000000000000]
tmp_9                      (trunc            ) [ 0000000000000000]
p_shl_cast                 (bitconcatenate   ) [ 0000000000000000]
p_shl3_cast                (bitconcatenate   ) [ 0000000000000000]
tmp_11                     (sub              ) [ 0000000000000000]
tmp_4                      (specregionbegin  ) [ 0000000000000000]
stg_61                     (specpipeline     ) [ 0000000000000000]
ret_1                      (bitcast          ) [ 0000000000000000]
tmp_5_cast                 (zext             ) [ 0000000000000000]
tmp_13                     (add              ) [ 0000000000000000]
tmp_23_cast                (zext             ) [ 0000000000000000]
image_addr                 (getelementptr    ) [ 0000000000000000]
stg_67                     (store            ) [ 0000000000000000]
empty_4                    (specregionend    ) [ 0000000000000000]
stg_69                     (br               ) [ 0111100000000000]
indvar_flatten2            (phi              ) [ 0000010000000000]
filt                       (phi              ) [ 0000010000000000]
indvar_flatten3            (phi              ) [ 0000010000000000]
ch1                        (phi              ) [ 0000010000000000]
indvar_flatten4            (phi              ) [ 0000010000000000]
i2                         (phi              ) [ 0000011000000000]
j3                         (phi              ) [ 0000011000000000]
exitcond_flatten4          (icmp             ) [ 0000011110000000]
indvar_flatten_next4       (add              ) [ 0010011100000000]
stg_79                     (br               ) [ 0000011110000000]
filt_2                     (add              ) [ 0000000000000000]
exitcond_flatten2          (icmp             ) [ 0000011000000000]
ch1_mid                    (select           ) [ 0000000000000000]
not_exitcond_flatten1      (xor              ) [ 0000000000000000]
exitcond1                  (icmp             ) [ 0000000000000000]
exitcond4_mid              (and              ) [ 0000000000000000]
exitcond_flatten3          (icmp             ) [ 0000000000000000]
exitcond_flatten24_mid     (and              ) [ 0000011000000000]
filt_mid2                  (select           ) [ 0010011100000000]
tmp_3_cast                 (zext             ) [ 0000000000000000]
tmp_16                     (bitconcatenate   ) [ 0000000000000000]
p_shl4_cast                (zext             ) [ 0000000000000000]
tmp_17                     (sub              ) [ 0000000000000000]
tmp_25_cast                (sext             ) [ 0000000000000000]
ch_2                       (add              ) [ 0000000000000000]
tmp_18                     (or               ) [ 0000011000000000]
exitcond_flatten24_not     (xor              ) [ 0000000000000000]
not_exitcond_flatten24_mid (or               ) [ 0000000000000000]
exitcond4_mid1             (and              ) [ 0000011000000000]
ch1_mid2                   (select           ) [ 0010011100000000]
tmp_9_cast                 (zext             ) [ 0000000000000000]
tmp_19                     (add              ) [ 0000011000000000]
empty_6                    (read             ) [ 0000000000000000]
in_stream_data_V_val1      (extractvalue     ) [ 0000011100000000]
indvar_flatten22_op        (add              ) [ 0000000000000000]
indvar_flatten_next2       (select           ) [ 0010011100000000]
indvar_flatten36_op        (add              ) [ 0000000000000000]
indvar_flatten_next3       (select           ) [ 0010011100000000]
i2_mid                     (select           ) [ 0000000000000000]
tmp_27_cast                (sext             ) [ 0000000000000000]
tmp_20                     (bitconcatenate   ) [ 0000000000000000]
p_shl7                     (sext             ) [ 0000000000000000]
tmp_21                     (add              ) [ 0000000000000000]
i_2                        (add              ) [ 0000000000000000]
tmp_22                     (or               ) [ 0000000000000000]
tmp_23                     (or               ) [ 0000000000000000]
j3_mid2                    (select           ) [ 0000000000000000]
i2_mid2                    (select           ) [ 0010010100000000]
tmp_10                     (zext             ) [ 0000000000000000]
tmp_24                     (add              ) [ 0000000000000000]
tmp_25                     (trunc            ) [ 0000000000000000]
tmp_26                     (trunc            ) [ 0000000000000000]
p_shl8_cast                (bitconcatenate   ) [ 0000000000000000]
tmp_27                     (add              ) [ 0000000000000000]
tmp_13_cast                (zext             ) [ 0000000000000000]
tmp_28                     (add              ) [ 0000010100000000]
j_2                        (add              ) [ 0010010100000000]
empty_5                    (speclooptripcount) [ 0000000000000000]
tmp_12                     (specregionbegin  ) [ 0000000000000000]
stg_129                    (specpipeline     ) [ 0000000000000000]
ret_2                      (bitcast          ) [ 0000000000000000]
tmp_34_cast                (zext             ) [ 0000000000000000]
filter_addr                (getelementptr    ) [ 0000000000000000]
stg_133                    (store            ) [ 0000000000000000]
empty_7                    (specregionend    ) [ 0000000000000000]
stg_135                    (br               ) [ 0010011100000000]
filt4                      (phi              ) [ 0000000010000000]
exitcond3                  (icmp             ) [ 0000000010000000]
filt_1                     (add              ) [ 0000010010000000]
stg_139                    (br               ) [ 0000000000000000]
empty_8                    (speclooptripcount) [ 0000000000000000]
tmp_2                      (specregionbegin  ) [ 0000000000000000]
stg_142                    (specpipeline     ) [ 0000000000000000]
empty_9                    (read             ) [ 0000000000000000]
in_stream_data_V_val2      (extractvalue     ) [ 0000000000000000]
ret                        (bitcast          ) [ 0000000000000000]
tmp_s                      (zext             ) [ 0000000000000000]
bias_addr                  (getelementptr    ) [ 0000000000000000]
stg_148                    (store            ) [ 0000000000000000]
empty_10                   (specregionend    ) [ 0000000000000000]
stg_150                    (br               ) [ 0000010010000000]
stg_152                    (call             ) [ 0000000000000000]
stg_153                    (br               ) [ 0000000000111110]
indvar_flatten5            (phi              ) [ 0000000000010000]
filt5                      (phi              ) [ 0000000000011000]
indvar_flatten6            (phi              ) [ 0000000000010000]
i6                         (phi              ) [ 0000000000011000]
j7                         (phi              ) [ 0000000000011000]
exitcond_flatten6          (icmp             ) [ 0000000000011110]
indvar_flatten_next6       (add              ) [ 0000000000111110]
stg_161                    (br               ) [ 0000000000000000]
exitcond_flatten5          (icmp             ) [ 0000000000011000]
indvar_flatten66_op        (add              ) [ 0000000000000000]
indvar_flatten_next5       (select           ) [ 0000000000111110]
filt_3                     (add              ) [ 0000000000000000]
i6_mid                     (select           ) [ 0000000000000000]
not_exitcond_flatten2      (xor              ) [ 0000000000000000]
exitcond2                  (icmp             ) [ 0000000000000000]
exitcond_mid               (and              ) [ 0000000000000000]
filt5_mid2                 (select           ) [ 0000000000110110]
filt5_cast8                (zext             ) [ 0000000000000000]
tmp_7                      (mul              ) [ 0000000000010100]
tmp_29                     (bitconcatenate   ) [ 0000000000000000]
p_shl9_cast                (zext             ) [ 0000000000000000]
tmp_30                     (bitconcatenate   ) [ 0000000000000000]
p_shl10_cast               (zext             ) [ 0000000000000000]
tmp_31                     (add              ) [ 0000000000000000]
i_3                        (add              ) [ 0000000000000000]
tmp_32                     (or               ) [ 0000000000000000]
j7_mid2                    (select           ) [ 0000000000010100]
i6_mid2                    (select           ) [ 0000000000110110]
tmp_11_cast                (zext             ) [ 0000000000000000]
tmp_33                     (add              ) [ 0000000000010100]
j_3                        (add              ) [ 0000000000110110]
p_shl5                     (bitconcatenate   ) [ 0000000000000000]
p_shl6                     (bitconcatenate   ) [ 0000000000000000]
p_shl6_cast                (zext             ) [ 0000000000000000]
p_shl11_cast               (bitconcatenate   ) [ 0000000000000000]
tmp_34                     (bitconcatenate   ) [ 0000000000000000]
p_shl12_cast               (zext             ) [ 0000000000000000]
tmp_35                     (add              ) [ 0000000000000000]
tmp                        (add              ) [ 0000000000000000]
tmp_cast                   (zext             ) [ 0000000000000000]
j7_cast3                   (zext             ) [ 0000000000000000]
tmp1                       (add              ) [ 0000000000000000]
tmp_15                     (add              ) [ 0000000000000000]
tmp_16_cast                (zext             ) [ 0000000000000000]
tmp_36                     (add              ) [ 0000000000000000]
tmp_44_cast                (zext             ) [ 0000000000000000]
feature_map_addr           (getelementptr    ) [ 0000000000010010]
last_assign                (icmp             ) [ 0000000000010010]
empty_11                   (speclooptripcount) [ 0000000000000000]
tmp_14                     (specregionbegin  ) [ 0000000000000000]
stg_205                    (specpipeline     ) [ 0000000000000000]
feature_map_load           (load             ) [ 0000000000000000]
val_assign                 (bitcast          ) [ 0000000000000000]
stg_208                    (write            ) [ 0000000000000000]
empty_12                   (specregionend    ) [ 0000000000000000]
stg_210                    (br               ) [ 0000000000111110]
stg_211                    (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i7.i5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_Accel_conv_hw<24, 3, 10, 5, 20>"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i4P.i1P.i5P.i5P"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1004" name="image_alloca_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="image/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="filter_alloca_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filter/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="bias_alloca_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bias/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="feature_map_alloca_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="feature_map/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="55" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="0" index="3" bw="4" slack="0"/>
<pin id="181" dir="0" index="4" bw="4" slack="0"/>
<pin id="182" dir="0" index="5" bw="1" slack="0"/>
<pin id="183" dir="0" index="6" bw="5" slack="0"/>
<pin id="184" dir="0" index="7" bw="5" slack="0"/>
<pin id="185" dir="1" index="8" bw="55" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_3/2 empty_6/5 empty_9/8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="stg_208_write_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="0" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="0" index="3" bw="4" slack="0"/>
<pin id="199" dir="0" index="4" bw="4" slack="0"/>
<pin id="200" dir="0" index="5" bw="1" slack="0"/>
<pin id="201" dir="0" index="6" bw="5" slack="0"/>
<pin id="202" dir="0" index="7" bw="5" slack="0"/>
<pin id="203" dir="0" index="8" bw="32" slack="0"/>
<pin id="204" dir="0" index="9" bw="1" slack="0"/>
<pin id="205" dir="0" index="10" bw="1" slack="0"/>
<pin id="206" dir="0" index="11" bw="1" slack="0"/>
<pin id="207" dir="0" index="12" bw="1" slack="1"/>
<pin id="208" dir="0" index="13" bw="1" slack="0"/>
<pin id="209" dir="0" index="14" bw="1" slack="0"/>
<pin id="210" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_208/14 "/>
</bind>
</comp>

<comp id="224" class="1004" name="image_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="12" slack="0"/>
<pin id="228" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="image_addr/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="stg_67_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_67/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="filter_addr_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="11" slack="0"/>
<pin id="239" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filter_addr/7 "/>
</bind>
</comp>

<comp id="241" class="1004" name="stg_133_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="32" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_133/7 "/>
</bind>
</comp>

<comp id="246" class="1004" name="bias_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="4" slack="0"/>
<pin id="250" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="stg_148_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_148/8 "/>
</bind>
</comp>

<comp id="257" class="1004" name="feature_map_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="13" slack="0"/>
<pin id="261" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feature_map_addr/13 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="12" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="266" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feature_map_load/13 "/>
</bind>
</comp>

<comp id="268" class="1005" name="indvar_flatten1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="1"/>
<pin id="270" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten1 (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="indvar_flatten1_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="1"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="11" slack="0"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten1/2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="ch_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="2" slack="1"/>
<pin id="281" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="ch_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="2" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch/2 "/>
</bind>
</comp>

<comp id="291" class="1005" name="indvar_flatten_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="1"/>
<pin id="293" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="295" class="1004" name="indvar_flatten_phi_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="1"/>
<pin id="297" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="10" slack="0"/>
<pin id="299" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="302" class="1005" name="i_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="5" slack="1"/>
<pin id="304" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="306" class="1004" name="i_phi_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="1"/>
<pin id="308" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="5" slack="1"/>
<pin id="310" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="314" class="1005" name="j_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="1"/>
<pin id="316" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="j_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="5" slack="1"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="326" class="1005" name="indvar_flatten2_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="1"/>
<pin id="328" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten2 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="indvar_flatten2_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten2/5 "/>
</bind>
</comp>

<comp id="337" class="1005" name="filt_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="1"/>
<pin id="339" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filt (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="filt_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="1" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filt/5 "/>
</bind>
</comp>

<comp id="348" class="1005" name="indvar_flatten3_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="1"/>
<pin id="350" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten3 (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="indvar_flatten3_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="0"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="1" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten3/5 "/>
</bind>
</comp>

<comp id="359" class="1005" name="ch1_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="1"/>
<pin id="361" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch1 (phireg) "/>
</bind>
</comp>

<comp id="363" class="1004" name="ch1_phi_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="0"/>
<pin id="365" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="2" bw="1" slack="1"/>
<pin id="367" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch1/5 "/>
</bind>
</comp>

<comp id="370" class="1005" name="indvar_flatten4_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="1"/>
<pin id="372" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten4 (phireg) "/>
</bind>
</comp>

<comp id="374" class="1004" name="indvar_flatten4_phi_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="6" slack="0"/>
<pin id="376" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="377" dir="0" index="2" bw="1" slack="1"/>
<pin id="378" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="379" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten4/5 "/>
</bind>
</comp>

<comp id="381" class="1005" name="i2_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="3" slack="1"/>
<pin id="383" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="385" class="1004" name="i2_phi_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="1"/>
<pin id="387" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="388" dir="0" index="2" bw="1" slack="1"/>
<pin id="389" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="390" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/5 "/>
</bind>
</comp>

<comp id="393" class="1005" name="j3_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="3" slack="1"/>
<pin id="395" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j3 (phireg) "/>
</bind>
</comp>

<comp id="397" class="1004" name="j3_phi_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="1"/>
<pin id="399" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="2" bw="1" slack="1"/>
<pin id="401" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="402" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j3/5 "/>
</bind>
</comp>

<comp id="405" class="1005" name="filt4_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="1"/>
<pin id="407" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filt4 (phireg) "/>
</bind>
</comp>

<comp id="409" class="1004" name="filt4_phi_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="4" slack="0"/>
<pin id="411" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="412" dir="0" index="2" bw="1" slack="1"/>
<pin id="413" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="414" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filt4/8 "/>
</bind>
</comp>

<comp id="416" class="1005" name="indvar_flatten5_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="12" slack="1"/>
<pin id="418" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten5 (phireg) "/>
</bind>
</comp>

<comp id="420" class="1004" name="indvar_flatten5_phi_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="12" slack="0"/>
<pin id="424" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten5/11 "/>
</bind>
</comp>

<comp id="427" class="1005" name="filt5_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="1"/>
<pin id="429" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filt5 (phireg) "/>
</bind>
</comp>

<comp id="431" class="1004" name="filt5_phi_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="1"/>
<pin id="433" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="2" bw="4" slack="1"/>
<pin id="435" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="filt5/11 "/>
</bind>
</comp>

<comp id="439" class="1005" name="indvar_flatten6_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="1"/>
<pin id="441" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten6 (phireg) "/>
</bind>
</comp>

<comp id="443" class="1004" name="indvar_flatten6_phi_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="1"/>
<pin id="445" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="2" bw="10" slack="0"/>
<pin id="447" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="448" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten6/11 "/>
</bind>
</comp>

<comp id="450" class="1005" name="i6_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="5" slack="1"/>
<pin id="452" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="454" class="1004" name="i6_phi_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="457" dir="0" index="2" bw="5" slack="1"/>
<pin id="458" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/11 "/>
</bind>
</comp>

<comp id="462" class="1005" name="j7_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="1"/>
<pin id="464" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j7 (phireg) "/>
</bind>
</comp>

<comp id="466" class="1004" name="j7_phi_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="1"/>
<pin id="468" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="469" dir="0" index="2" bw="5" slack="1"/>
<pin id="470" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="471" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j7/11 "/>
</bind>
</comp>

<comp id="474" class="1004" name="grp_Conv_Accel_conv_hw_24_3_10_5_20_s_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="0" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="477" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="478" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="479" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="480" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_151/9 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="55" slack="0"/>
<pin id="484" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="in_stream_data_V_val/2 in_stream_data_V_val1/5 in_stream_data_V_val2/8 "/>
</bind>
</comp>

<comp id="486" class="1005" name="reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="2"/>
<pin id="488" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_stream_data_V_val in_stream_data_V_val1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="exitcond_flatten1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="11" slack="0"/>
<pin id="492" dir="0" index="1" bw="11" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten1/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="indvar_flatten_next1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="0" index="1" bw="1" slack="0"/>
<pin id="499" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next1/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="exitcond_flatten_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="10" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="indvar_flatten_op_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="10" slack="0"/>
<pin id="511" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_op/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="indvar_flatten_next_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="10" slack="0"/>
<pin id="517" dir="0" index="2" bw="10" slack="0"/>
<pin id="518" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="ch_1_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="2" slack="1"/>
<pin id="525" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_1/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="i_mid_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="1" slack="1"/>
<pin id="530" dir="0" index="1" bw="5" slack="0"/>
<pin id="531" dir="0" index="2" bw="5" slack="1"/>
<pin id="532" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid/3 "/>
</bind>
</comp>

<comp id="535" class="1004" name="not_exitcond_flatten_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="exitcond_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="1"/>
<pin id="542" dir="0" index="1" bw="5" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="exitcond8_mid_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond8_mid/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="ch_mid2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="1" slack="1"/>
<pin id="554" dir="0" index="1" bw="2" slack="0"/>
<pin id="555" dir="0" index="2" bw="2" slack="1"/>
<pin id="556" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ch_mid2/3 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp_1_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="7" slack="0"/>
<pin id="561" dir="0" index="1" bw="2" slack="0"/>
<pin id="562" dir="0" index="2" bw="1" slack="0"/>
<pin id="563" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_shl1_cast_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="7" slack="0"/>
<pin id="569" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_8_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="5" slack="0"/>
<pin id="573" dir="0" index="1" bw="2" slack="0"/>
<pin id="574" dir="0" index="2" bw="1" slack="0"/>
<pin id="575" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="579" class="1004" name="p_shl2_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="5" slack="0"/>
<pin id="581" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_3_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="7" slack="0"/>
<pin id="585" dir="0" index="1" bw="5" slack="0"/>
<pin id="586" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="i_1_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="5" slack="0"/>
<pin id="592" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="tmp_5_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="0"/>
<pin id="597" dir="0" index="1" bw="1" slack="1"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="j_mid2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="5" slack="0"/>
<pin id="603" dir="0" index="2" bw="5" slack="1"/>
<pin id="604" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/3 "/>
</bind>
</comp>

<comp id="608" class="1004" name="i_mid2_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="1" slack="0"/>
<pin id="610" dir="0" index="1" bw="5" slack="0"/>
<pin id="611" dir="0" index="2" bw="5" slack="0"/>
<pin id="612" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid2/3 "/>
</bind>
</comp>

<comp id="616" class="1004" name="j_1_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="1" slack="0"/>
<pin id="618" dir="0" index="1" bw="5" slack="0"/>
<pin id="619" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="tmp_17_cast_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="1"/>
<pin id="624" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17_cast/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_6_cast_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="1"/>
<pin id="627" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/4 "/>
</bind>
</comp>

<comp id="628" class="1004" name="tmp_6_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="5" slack="0"/>
<pin id="630" dir="0" index="1" bw="8" slack="0"/>
<pin id="631" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="634" class="1004" name="tmp_9_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="9" slack="0"/>
<pin id="636" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="638" class="1004" name="p_shl_cast_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="12" slack="0"/>
<pin id="640" dir="0" index="1" bw="7" slack="0"/>
<pin id="641" dir="0" index="2" bw="1" slack="0"/>
<pin id="642" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="p_shl3_cast_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="12" slack="0"/>
<pin id="648" dir="0" index="1" bw="9" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_11_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="12" slack="0"/>
<pin id="656" dir="0" index="1" bw="12" slack="0"/>
<pin id="657" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="ret_1_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="2"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_1/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="tmp_5_cast_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="5" slack="1"/>
<pin id="667" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="tmp_13_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="5" slack="0"/>
<pin id="670" dir="0" index="1" bw="12" slack="0"/>
<pin id="671" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="674" class="1004" name="tmp_23_cast_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="12" slack="0"/>
<pin id="676" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23_cast/4 "/>
</bind>
</comp>

<comp id="679" class="1004" name="exitcond_flatten4_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="0"/>
<pin id="681" dir="0" index="1" bw="10" slack="0"/>
<pin id="682" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten4/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="indvar_flatten_next4_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="10" slack="0"/>
<pin id="687" dir="0" index="1" bw="1" slack="0"/>
<pin id="688" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next4/5 "/>
</bind>
</comp>

<comp id="691" class="1004" name="filt_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="1" slack="0"/>
<pin id="693" dir="0" index="1" bw="4" slack="0"/>
<pin id="694" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filt_2/5 "/>
</bind>
</comp>

<comp id="697" class="1004" name="exitcond_flatten2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="7" slack="0"/>
<pin id="699" dir="0" index="1" bw="7" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten2/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="ch1_mid_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="1" slack="0"/>
<pin id="705" dir="0" index="1" bw="2" slack="0"/>
<pin id="706" dir="0" index="2" bw="2" slack="0"/>
<pin id="707" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ch1_mid/5 "/>
</bind>
</comp>

<comp id="711" class="1004" name="not_exitcond_flatten1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="1" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten1/5 "/>
</bind>
</comp>

<comp id="717" class="1004" name="exitcond1_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="3" slack="0"/>
<pin id="719" dir="0" index="1" bw="3" slack="0"/>
<pin id="720" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/5 "/>
</bind>
</comp>

<comp id="723" class="1004" name="exitcond4_mid_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond4_mid/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="exitcond_flatten3_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="6" slack="0"/>
<pin id="731" dir="0" index="1" bw="6" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten3/5 "/>
</bind>
</comp>

<comp id="735" class="1004" name="exitcond_flatten24_mid_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_flatten24_mid/5 "/>
</bind>
</comp>

<comp id="741" class="1004" name="filt_mid2_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="4" slack="0"/>
<pin id="744" dir="0" index="2" bw="4" slack="0"/>
<pin id="745" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="filt_mid2/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="tmp_3_cast_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="0"/>
<pin id="751" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_16_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="6" slack="0"/>
<pin id="755" dir="0" index="1" bw="4" slack="0"/>
<pin id="756" dir="0" index="2" bw="1" slack="0"/>
<pin id="757" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="761" class="1004" name="p_shl4_cast_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="6" slack="0"/>
<pin id="763" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/5 "/>
</bind>
</comp>

<comp id="765" class="1004" name="tmp_17_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="6" slack="0"/>
<pin id="767" dir="0" index="1" bw="4" slack="0"/>
<pin id="768" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_17/5 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_25_cast_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="7" slack="0"/>
<pin id="773" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_25_cast/5 "/>
</bind>
</comp>

<comp id="775" class="1004" name="ch_2_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="2" slack="0"/>
<pin id="778" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch_2/5 "/>
</bind>
</comp>

<comp id="781" class="1004" name="tmp_18_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="1" slack="0"/>
<pin id="784" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="787" class="1004" name="exitcond_flatten24_not_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="0"/>
<pin id="789" dir="0" index="1" bw="1" slack="0"/>
<pin id="790" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond_flatten24_not/5 "/>
</bind>
</comp>

<comp id="793" class="1004" name="not_exitcond_flatten24_mid_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="1" slack="0"/>
<pin id="795" dir="0" index="1" bw="1" slack="0"/>
<pin id="796" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="not_exitcond_flatten24_mid/5 "/>
</bind>
</comp>

<comp id="799" class="1004" name="exitcond4_mid1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="1" slack="0"/>
<pin id="801" dir="0" index="1" bw="1" slack="0"/>
<pin id="802" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond4_mid1/5 "/>
</bind>
</comp>

<comp id="805" class="1004" name="ch1_mid2_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="0" index="1" bw="2" slack="0"/>
<pin id="808" dir="0" index="2" bw="2" slack="0"/>
<pin id="809" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ch1_mid2/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_9_cast_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="2" slack="0"/>
<pin id="815" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9_cast/5 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_19_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="2" slack="0"/>
<pin id="819" dir="0" index="1" bw="7" slack="0"/>
<pin id="820" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="823" class="1004" name="indvar_flatten22_op_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="6" slack="0"/>
<pin id="826" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten22_op/5 "/>
</bind>
</comp>

<comp id="829" class="1004" name="indvar_flatten_next2_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="0"/>
<pin id="831" dir="0" index="1" bw="6" slack="0"/>
<pin id="832" dir="0" index="2" bw="6" slack="0"/>
<pin id="833" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next2/5 "/>
</bind>
</comp>

<comp id="837" class="1004" name="indvar_flatten36_op_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="7" slack="0"/>
<pin id="840" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten36_op/5 "/>
</bind>
</comp>

<comp id="843" class="1004" name="indvar_flatten_next3_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="7" slack="0"/>
<pin id="846" dir="0" index="2" bw="7" slack="0"/>
<pin id="847" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next3/5 "/>
</bind>
</comp>

<comp id="851" class="1004" name="i2_mid_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="1"/>
<pin id="853" dir="0" index="1" bw="3" slack="0"/>
<pin id="854" dir="0" index="2" bw="3" slack="1"/>
<pin id="855" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i2_mid/6 "/>
</bind>
</comp>

<comp id="858" class="1004" name="tmp_27_cast_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="8" slack="1"/>
<pin id="860" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_27_cast/6 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_20_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="10" slack="0"/>
<pin id="863" dir="0" index="1" bw="8" slack="1"/>
<pin id="864" dir="0" index="2" bw="1" slack="0"/>
<pin id="865" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="868" class="1004" name="p_shl7_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="10" slack="0"/>
<pin id="870" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl7/6 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_21_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="10" slack="0"/>
<pin id="874" dir="0" index="1" bw="8" slack="0"/>
<pin id="875" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="878" class="1004" name="i_2_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="0" index="1" bw="3" slack="0"/>
<pin id="881" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="884" class="1004" name="tmp_22_fu_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="1" slack="1"/>
<pin id="886" dir="0" index="1" bw="1" slack="1"/>
<pin id="887" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="888" class="1004" name="tmp_23_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="0" index="1" bw="1" slack="1"/>
<pin id="891" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_23/6 "/>
</bind>
</comp>

<comp id="893" class="1004" name="j3_mid2_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="3" slack="0"/>
<pin id="896" dir="0" index="2" bw="3" slack="1"/>
<pin id="897" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j3_mid2/6 "/>
</bind>
</comp>

<comp id="901" class="1004" name="i2_mid2_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="1" slack="1"/>
<pin id="903" dir="0" index="1" bw="3" slack="0"/>
<pin id="904" dir="0" index="2" bw="3" slack="0"/>
<pin id="905" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i2_mid2/6 "/>
</bind>
</comp>

<comp id="908" class="1004" name="tmp_10_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="3" slack="0"/>
<pin id="910" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_10/6 "/>
</bind>
</comp>

<comp id="912" class="1004" name="tmp_24_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="3" slack="0"/>
<pin id="914" dir="0" index="1" bw="11" slack="0"/>
<pin id="915" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="918" class="1004" name="tmp_25_fu_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="13" slack="0"/>
<pin id="920" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/6 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_26_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="13" slack="0"/>
<pin id="924" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_26/6 "/>
</bind>
</comp>

<comp id="926" class="1004" name="p_shl8_cast_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="11" slack="0"/>
<pin id="928" dir="0" index="1" bw="9" slack="0"/>
<pin id="929" dir="0" index="2" bw="1" slack="0"/>
<pin id="930" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/6 "/>
</bind>
</comp>

<comp id="934" class="1004" name="tmp_27_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="11" slack="0"/>
<pin id="936" dir="0" index="1" bw="11" slack="0"/>
<pin id="937" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/6 "/>
</bind>
</comp>

<comp id="940" class="1004" name="tmp_13_cast_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="3" slack="0"/>
<pin id="942" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/6 "/>
</bind>
</comp>

<comp id="944" class="1004" name="tmp_28_fu_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="3" slack="0"/>
<pin id="946" dir="0" index="1" bw="11" slack="0"/>
<pin id="947" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/6 "/>
</bind>
</comp>

<comp id="950" class="1004" name="j_2_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="1" slack="0"/>
<pin id="952" dir="0" index="1" bw="3" slack="0"/>
<pin id="953" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/6 "/>
</bind>
</comp>

<comp id="956" class="1004" name="ret_2_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="32" slack="2"/>
<pin id="958" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret_2/7 "/>
</bind>
</comp>

<comp id="961" class="1004" name="tmp_34_cast_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="11" slack="1"/>
<pin id="963" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34_cast/7 "/>
</bind>
</comp>

<comp id="965" class="1004" name="exitcond3_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="4" slack="0"/>
<pin id="967" dir="0" index="1" bw="4" slack="0"/>
<pin id="968" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/8 "/>
</bind>
</comp>

<comp id="971" class="1004" name="filt_1_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="4" slack="0"/>
<pin id="973" dir="0" index="1" bw="1" slack="0"/>
<pin id="974" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filt_1/8 "/>
</bind>
</comp>

<comp id="977" class="1004" name="ret_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="0"/>
<pin id="979" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ret/8 "/>
</bind>
</comp>

<comp id="982" class="1004" name="tmp_s_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="4" slack="0"/>
<pin id="984" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="987" class="1004" name="exitcond_flatten6_fu_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="12" slack="0"/>
<pin id="989" dir="0" index="1" bw="12" slack="0"/>
<pin id="990" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten6/11 "/>
</bind>
</comp>

<comp id="993" class="1004" name="indvar_flatten_next6_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="12" slack="0"/>
<pin id="995" dir="0" index="1" bw="1" slack="0"/>
<pin id="996" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next6/11 "/>
</bind>
</comp>

<comp id="999" class="1004" name="exitcond_flatten5_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="10" slack="0"/>
<pin id="1001" dir="0" index="1" bw="10" slack="0"/>
<pin id="1002" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten5/11 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="indvar_flatten66_op_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="10" slack="0"/>
<pin id="1007" dir="0" index="1" bw="1" slack="0"/>
<pin id="1008" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten66_op/11 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="indvar_flatten_next5_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="1" slack="0"/>
<pin id="1013" dir="0" index="1" bw="10" slack="0"/>
<pin id="1014" dir="0" index="2" bw="10" slack="0"/>
<pin id="1015" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="indvar_flatten_next5/11 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="filt_3_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="4" slack="1"/>
<pin id="1021" dir="0" index="1" bw="1" slack="0"/>
<pin id="1022" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="filt_3/12 "/>
</bind>
</comp>

<comp id="1025" class="1004" name="i6_mid_fu_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="1" slack="1"/>
<pin id="1027" dir="0" index="1" bw="5" slack="0"/>
<pin id="1028" dir="0" index="2" bw="5" slack="1"/>
<pin id="1029" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i6_mid/12 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="not_exitcond_flatten2_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="1" slack="1"/>
<pin id="1034" dir="0" index="1" bw="1" slack="0"/>
<pin id="1035" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_exitcond_flatten2/12 "/>
</bind>
</comp>

<comp id="1037" class="1004" name="exitcond2_fu_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="5" slack="1"/>
<pin id="1039" dir="0" index="1" bw="5" slack="0"/>
<pin id="1040" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/12 "/>
</bind>
</comp>

<comp id="1043" class="1004" name="exitcond_mid_fu_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="1" slack="0"/>
<pin id="1045" dir="0" index="1" bw="1" slack="0"/>
<pin id="1046" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="exitcond_mid/12 "/>
</bind>
</comp>

<comp id="1049" class="1004" name="filt5_mid2_fu_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="1" slack="1"/>
<pin id="1051" dir="0" index="1" bw="4" slack="0"/>
<pin id="1052" dir="0" index="2" bw="4" slack="1"/>
<pin id="1053" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="filt5_mid2/12 "/>
</bind>
</comp>

<comp id="1056" class="1004" name="filt5_cast8_fu_1056">
<pin_list>
<pin id="1057" dir="0" index="0" bw="4" slack="0"/>
<pin id="1058" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="filt5_cast8/12 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="tmp_7_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="4" slack="0"/>
<pin id="1062" dir="0" index="1" bw="10" slack="0"/>
<pin id="1063" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_7/12 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="tmp_29_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="8" slack="0"/>
<pin id="1068" dir="0" index="1" bw="4" slack="0"/>
<pin id="1069" dir="0" index="2" bw="1" slack="0"/>
<pin id="1070" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_29/12 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="p_shl9_cast_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="8" slack="0"/>
<pin id="1076" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/12 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="tmp_30_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="6" slack="0"/>
<pin id="1080" dir="0" index="1" bw="4" slack="0"/>
<pin id="1081" dir="0" index="2" bw="1" slack="0"/>
<pin id="1082" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_30/12 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="p_shl10_cast_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="6" slack="0"/>
<pin id="1088" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl10_cast/12 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="tmp_31_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="8" slack="0"/>
<pin id="1092" dir="0" index="1" bw="6" slack="0"/>
<pin id="1093" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/12 "/>
</bind>
</comp>

<comp id="1096" class="1004" name="i_3_fu_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="5" slack="0"/>
<pin id="1098" dir="0" index="1" bw="1" slack="0"/>
<pin id="1099" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/12 "/>
</bind>
</comp>

<comp id="1102" class="1004" name="tmp_32_fu_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="1" slack="0"/>
<pin id="1104" dir="0" index="1" bw="1" slack="1"/>
<pin id="1105" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_32/12 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="j7_mid2_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="1" slack="0"/>
<pin id="1109" dir="0" index="1" bw="5" slack="0"/>
<pin id="1110" dir="0" index="2" bw="5" slack="1"/>
<pin id="1111" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j7_mid2/12 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="i6_mid2_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="0"/>
<pin id="1117" dir="0" index="1" bw="5" slack="0"/>
<pin id="1118" dir="0" index="2" bw="5" slack="0"/>
<pin id="1119" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i6_mid2/12 "/>
</bind>
</comp>

<comp id="1123" class="1004" name="tmp_11_cast_fu_1123">
<pin_list>
<pin id="1124" dir="0" index="0" bw="5" slack="0"/>
<pin id="1125" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/12 "/>
</bind>
</comp>

<comp id="1127" class="1004" name="tmp_33_fu_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="5" slack="0"/>
<pin id="1129" dir="0" index="1" bw="9" slack="0"/>
<pin id="1130" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_33/12 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="j_3_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="5" slack="0"/>
<pin id="1135" dir="0" index="1" bw="1" slack="0"/>
<pin id="1136" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/12 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="p_shl5_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="9" slack="0"/>
<pin id="1141" dir="0" index="1" bw="5" slack="1"/>
<pin id="1142" dir="0" index="2" bw="1" slack="0"/>
<pin id="1143" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5/13 "/>
</bind>
</comp>

<comp id="1146" class="1004" name="p_shl6_fu_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="7" slack="0"/>
<pin id="1148" dir="0" index="1" bw="5" slack="1"/>
<pin id="1149" dir="0" index="2" bw="1" slack="0"/>
<pin id="1150" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6/13 "/>
</bind>
</comp>

<comp id="1153" class="1004" name="p_shl6_cast_fu_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="7" slack="0"/>
<pin id="1155" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/13 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="p_shl11_cast_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="13" slack="0"/>
<pin id="1159" dir="0" index="1" bw="9" slack="1"/>
<pin id="1160" dir="0" index="2" bw="1" slack="0"/>
<pin id="1161" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl11_cast/13 "/>
</bind>
</comp>

<comp id="1164" class="1004" name="tmp_34_fu_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="11" slack="0"/>
<pin id="1166" dir="0" index="1" bw="9" slack="1"/>
<pin id="1167" dir="0" index="2" bw="1" slack="0"/>
<pin id="1168" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_34/13 "/>
</bind>
</comp>

<comp id="1171" class="1004" name="p_shl12_cast_fu_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="11" slack="0"/>
<pin id="1173" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl12_cast/13 "/>
</bind>
</comp>

<comp id="1175" class="1004" name="tmp_35_fu_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="13" slack="0"/>
<pin id="1177" dir="0" index="1" bw="11" slack="0"/>
<pin id="1178" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/13 "/>
</bind>
</comp>

<comp id="1181" class="1004" name="tmp_fu_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="9" slack="0"/>
<pin id="1183" dir="0" index="1" bw="7" slack="0"/>
<pin id="1184" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="1187" class="1004" name="tmp_cast_fu_1187">
<pin_list>
<pin id="1188" dir="0" index="0" bw="9" slack="0"/>
<pin id="1189" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/13 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="j7_cast3_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="5" slack="1"/>
<pin id="1193" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j7_cast3/13 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="tmp1_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="12" slack="1"/>
<pin id="1196" dir="0" index="1" bw="5" slack="0"/>
<pin id="1197" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/13 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="tmp_15_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="12" slack="0"/>
<pin id="1201" dir="0" index="1" bw="9" slack="0"/>
<pin id="1202" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/13 "/>
</bind>
</comp>

<comp id="1205" class="1004" name="tmp_16_cast_fu_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="5" slack="1"/>
<pin id="1207" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/13 "/>
</bind>
</comp>

<comp id="1208" class="1004" name="tmp_36_fu_1208">
<pin_list>
<pin id="1209" dir="0" index="0" bw="5" slack="0"/>
<pin id="1210" dir="0" index="1" bw="13" slack="0"/>
<pin id="1211" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/13 "/>
</bind>
</comp>

<comp id="1214" class="1004" name="tmp_44_cast_fu_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="13" slack="0"/>
<pin id="1216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_44_cast/13 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="last_assign_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="12" slack="0"/>
<pin id="1221" dir="0" index="1" bw="12" slack="0"/>
<pin id="1222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="last_assign/13 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="val_assign_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="32" slack="0"/>
<pin id="1227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val_assign/14 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="exitcond_flatten1_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="1" slack="1"/>
<pin id="1232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten1 "/>
</bind>
</comp>

<comp id="1234" class="1005" name="indvar_flatten_next1_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="11" slack="0"/>
<pin id="1236" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next1 "/>
</bind>
</comp>

<comp id="1239" class="1005" name="exitcond_flatten_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="1" slack="1"/>
<pin id="1241" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="1247" class="1005" name="indvar_flatten_next_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="10" slack="0"/>
<pin id="1249" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="1252" class="1005" name="ch_mid2_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="2" slack="1"/>
<pin id="1254" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_mid2 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="tmp_3_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="8" slack="1"/>
<pin id="1259" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="j_mid2_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="5" slack="1"/>
<pin id="1264" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_mid2 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="i_mid2_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="5" slack="1"/>
<pin id="1269" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_mid2 "/>
</bind>
</comp>

<comp id="1273" class="1005" name="j_1_reg_1273">
<pin_list>
<pin id="1274" dir="0" index="0" bw="5" slack="1"/>
<pin id="1275" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="1278" class="1005" name="exitcond_flatten4_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="1" slack="1"/>
<pin id="1280" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten4 "/>
</bind>
</comp>

<comp id="1282" class="1005" name="indvar_flatten_next4_reg_1282">
<pin_list>
<pin id="1283" dir="0" index="0" bw="10" slack="0"/>
<pin id="1284" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next4 "/>
</bind>
</comp>

<comp id="1287" class="1005" name="exitcond_flatten2_reg_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="1" slack="1"/>
<pin id="1289" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten2 "/>
</bind>
</comp>

<comp id="1292" class="1005" name="exitcond_flatten24_mid_reg_1292">
<pin_list>
<pin id="1293" dir="0" index="0" bw="1" slack="1"/>
<pin id="1294" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten24_mid "/>
</bind>
</comp>

<comp id="1297" class="1005" name="filt_mid2_reg_1297">
<pin_list>
<pin id="1298" dir="0" index="0" bw="4" slack="0"/>
<pin id="1299" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="filt_mid2 "/>
</bind>
</comp>

<comp id="1302" class="1005" name="tmp_18_reg_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="1" slack="1"/>
<pin id="1304" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="1307" class="1005" name="exitcond4_mid1_reg_1307">
<pin_list>
<pin id="1308" dir="0" index="0" bw="1" slack="1"/>
<pin id="1309" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond4_mid1 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="ch1_mid2_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="2" slack="0"/>
<pin id="1315" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ch1_mid2 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="tmp_19_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="8" slack="1"/>
<pin id="1320" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="indvar_flatten_next2_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="6" slack="0"/>
<pin id="1326" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next2 "/>
</bind>
</comp>

<comp id="1329" class="1005" name="indvar_flatten_next3_reg_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="7" slack="0"/>
<pin id="1331" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next3 "/>
</bind>
</comp>

<comp id="1334" class="1005" name="i2_mid2_reg_1334">
<pin_list>
<pin id="1335" dir="0" index="0" bw="3" slack="1"/>
<pin id="1336" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i2_mid2 "/>
</bind>
</comp>

<comp id="1339" class="1005" name="tmp_28_reg_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="11" slack="1"/>
<pin id="1341" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="1344" class="1005" name="j_2_reg_1344">
<pin_list>
<pin id="1345" dir="0" index="0" bw="3" slack="1"/>
<pin id="1346" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="1352" class="1005" name="filt_1_reg_1352">
<pin_list>
<pin id="1353" dir="0" index="0" bw="4" slack="0"/>
<pin id="1354" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="filt_1 "/>
</bind>
</comp>

<comp id="1357" class="1005" name="exitcond_flatten6_reg_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="1" slack="1"/>
<pin id="1359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten6 "/>
</bind>
</comp>

<comp id="1361" class="1005" name="indvar_flatten_next6_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="12" slack="0"/>
<pin id="1363" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next6 "/>
</bind>
</comp>

<comp id="1366" class="1005" name="exitcond_flatten5_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="1" slack="1"/>
<pin id="1368" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="exitcond_flatten5 "/>
</bind>
</comp>

<comp id="1374" class="1005" name="indvar_flatten_next5_reg_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="10" slack="0"/>
<pin id="1376" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next5 "/>
</bind>
</comp>

<comp id="1379" class="1005" name="filt5_mid2_reg_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="4" slack="1"/>
<pin id="1381" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filt5_mid2 "/>
</bind>
</comp>

<comp id="1384" class="1005" name="tmp_7_reg_1384">
<pin_list>
<pin id="1385" dir="0" index="0" bw="12" slack="1"/>
<pin id="1386" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1389" class="1005" name="j7_mid2_reg_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="5" slack="1"/>
<pin id="1391" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j7_mid2 "/>
</bind>
</comp>

<comp id="1395" class="1005" name="i6_mid2_reg_1395">
<pin_list>
<pin id="1396" dir="0" index="0" bw="5" slack="1"/>
<pin id="1397" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i6_mid2 "/>
</bind>
</comp>

<comp id="1402" class="1005" name="tmp_33_reg_1402">
<pin_list>
<pin id="1403" dir="0" index="0" bw="9" slack="1"/>
<pin id="1404" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="j_3_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="5" slack="1"/>
<pin id="1410" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="feature_map_addr_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="12" slack="1"/>
<pin id="1415" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="feature_map_addr "/>
</bind>
</comp>

<comp id="1418" class="1005" name="last_assign_reg_1418">
<pin_list>
<pin id="1419" dir="0" index="0" bw="1" slack="1"/>
<pin id="1420" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="last_assign "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="163"><net_src comp="36" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="36" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="176" pin=5"/></net>

<net id="192"><net_src comp="10" pin="0"/><net_sink comp="176" pin=6"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="176" pin=7"/></net>

<net id="211"><net_src comp="156" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="213"><net_src comp="16" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="214"><net_src comp="18" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="215"><net_src comp="20" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="194" pin=5"/></net>

<net id="217"><net_src comp="24" pin="0"/><net_sink comp="194" pin=6"/></net>

<net id="218"><net_src comp="26" pin="0"/><net_sink comp="194" pin=7"/></net>

<net id="219"><net_src comp="158" pin="0"/><net_sink comp="194" pin=9"/></net>

<net id="220"><net_src comp="158" pin="0"/><net_sink comp="194" pin=10"/></net>

<net id="221"><net_src comp="90" pin="0"/><net_sink comp="194" pin=11"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="194" pin=13"/></net>

<net id="223"><net_src comp="44" pin="0"/><net_sink comp="194" pin=14"/></net>

<net id="229"><net_src comp="86" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="224" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="86" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="245"><net_src comp="235" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="86" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="86" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="257" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="40" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="283" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="294"><net_src comp="42" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="301"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="312"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="306" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="324"><net_src comp="314" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="318" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="90" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="351"><net_src comp="92" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="362"><net_src comp="40" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="369"><net_src comp="359" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="373"><net_src comp="94" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="380"><net_src comp="370" pin="1"/><net_sink comp="374" pin=2"/></net>

<net id="384"><net_src comp="66" pin="0"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="381" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="392"><net_src comp="385" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="396"><net_src comp="66" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="403"><net_src comp="393" pin="1"/><net_sink comp="397" pin=2"/></net>

<net id="404"><net_src comp="397" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="408"><net_src comp="90" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="419"><net_src comp="130" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="426"><net_src comp="416" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="430"><net_src comp="90" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="438"><net_src comp="431" pin="4"/><net_sink comp="427" pin=0"/></net>

<net id="442"><net_src comp="42" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="449"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="453"><net_src comp="44" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="450" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="454" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="465"><net_src comp="44" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="472"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="466" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="481"><net_src comp="128" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="485"><net_src comp="176" pin="8"/><net_sink comp="482" pin=0"/></net>

<net id="489"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="272" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="46" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="272" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="48" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="295" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="50" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="54" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="295" pin="4"/><net_sink comp="508" pin=1"/></net>

<net id="519"><net_src comp="502" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="54" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="508" pin="2"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="56" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="279" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="44" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="534"><net_src comp="302" pin="1"/><net_sink comp="528" pin=2"/></net>

<net id="539"><net_src comp="58" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="314" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="60" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="540" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="535" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="557"><net_src comp="522" pin="2"/><net_sink comp="552" pin=1"/></net>

<net id="558"><net_src comp="279" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="564"><net_src comp="62" pin="0"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="552" pin="3"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="44" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="570"><net_src comp="559" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="64" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="577"><net_src comp="552" pin="3"/><net_sink comp="571" pin=1"/></net>

<net id="578"><net_src comp="66" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="582"><net_src comp="571" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="567" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="68" pin="0"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="528" pin="3"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="546" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="605"><net_src comp="595" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="44" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="314" pin="1"/><net_sink comp="600" pin=2"/></net>

<net id="613"><net_src comp="546" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="589" pin="2"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="528" pin="3"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="68" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="621"><net_src comp="600" pin="3"/><net_sink comp="616" pin=1"/></net>

<net id="632"><net_src comp="625" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="633"><net_src comp="622" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="637"><net_src comp="628" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="643"><net_src comp="74" pin="0"/><net_sink comp="638" pin=0"/></net>

<net id="644"><net_src comp="634" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="645"><net_src comp="44" pin="0"/><net_sink comp="638" pin=2"/></net>

<net id="651"><net_src comp="76" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="628" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="66" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="638" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="646" pin="3"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="486" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="672"><net_src comp="665" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="654" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="677"><net_src comp="668" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="683"><net_src comp="330" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="96" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="330" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="54" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="98" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="341" pin="4"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="352" pin="4"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="100" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="708"><net_src comp="697" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="709"><net_src comp="40" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="710"><net_src comp="363" pin="4"/><net_sink comp="703" pin=2"/></net>

<net id="715"><net_src comp="697" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="58" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="721"><net_src comp="397" pin="4"/><net_sink comp="717" pin=0"/></net>

<net id="722"><net_src comp="102" pin="0"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="717" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="711" pin="2"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="374" pin="4"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="104" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="739"><net_src comp="729" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="740"><net_src comp="711" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="746"><net_src comp="697" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="691" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="748"><net_src comp="341" pin="4"/><net_sink comp="741" pin=2"/></net>

<net id="752"><net_src comp="741" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="758"><net_src comp="106" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="759"><net_src comp="741" pin="3"/><net_sink comp="753" pin=1"/></net>

<net id="760"><net_src comp="40" pin="0"/><net_sink comp="753" pin=2"/></net>

<net id="764"><net_src comp="753" pin="3"/><net_sink comp="761" pin=0"/></net>

<net id="769"><net_src comp="761" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="749" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="774"><net_src comp="765" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="779"><net_src comp="56" pin="0"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="703" pin="3"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="735" pin="2"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="697" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="791"><net_src comp="729" pin="2"/><net_sink comp="787" pin=0"/></net>

<net id="792"><net_src comp="58" pin="0"/><net_sink comp="787" pin=1"/></net>

<net id="797"><net_src comp="697" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="787" pin="2"/><net_sink comp="793" pin=1"/></net>

<net id="803"><net_src comp="723" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="804"><net_src comp="793" pin="2"/><net_sink comp="799" pin=1"/></net>

<net id="810"><net_src comp="735" pin="2"/><net_sink comp="805" pin=0"/></net>

<net id="811"><net_src comp="775" pin="2"/><net_sink comp="805" pin=1"/></net>

<net id="812"><net_src comp="703" pin="3"/><net_sink comp="805" pin=2"/></net>

<net id="816"><net_src comp="805" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="821"><net_src comp="813" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="771" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="827"><net_src comp="108" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="374" pin="4"/><net_sink comp="823" pin=1"/></net>

<net id="834"><net_src comp="781" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="835"><net_src comp="108" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="836"><net_src comp="823" pin="2"/><net_sink comp="829" pin=2"/></net>

<net id="841"><net_src comp="110" pin="0"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="352" pin="4"/><net_sink comp="837" pin=1"/></net>

<net id="848"><net_src comp="697" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="110" pin="0"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="837" pin="2"/><net_sink comp="843" pin=2"/></net>

<net id="856"><net_src comp="66" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="857"><net_src comp="381" pin="1"/><net_sink comp="851" pin=2"/></net>

<net id="866"><net_src comp="112" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="40" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="871"><net_src comp="861" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="876"><net_src comp="868" pin="1"/><net_sink comp="872" pin=0"/></net>

<net id="877"><net_src comp="858" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="882"><net_src comp="114" pin="0"/><net_sink comp="878" pin=0"/></net>

<net id="883"><net_src comp="851" pin="3"/><net_sink comp="878" pin=1"/></net>

<net id="892"><net_src comp="884" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="898"><net_src comp="888" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="899"><net_src comp="66" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="900"><net_src comp="393" pin="1"/><net_sink comp="893" pin=2"/></net>

<net id="906"><net_src comp="878" pin="2"/><net_sink comp="901" pin=1"/></net>

<net id="907"><net_src comp="851" pin="3"/><net_sink comp="901" pin=2"/></net>

<net id="911"><net_src comp="901" pin="3"/><net_sink comp="908" pin=0"/></net>

<net id="916"><net_src comp="908" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="917"><net_src comp="872" pin="2"/><net_sink comp="912" pin=1"/></net>

<net id="921"><net_src comp="912" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="912" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="931"><net_src comp="116" pin="0"/><net_sink comp="926" pin=0"/></net>

<net id="932"><net_src comp="922" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="933"><net_src comp="40" pin="0"/><net_sink comp="926" pin=2"/></net>

<net id="938"><net_src comp="926" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="939"><net_src comp="918" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="943"><net_src comp="893" pin="3"/><net_sink comp="940" pin=0"/></net>

<net id="948"><net_src comp="940" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="949"><net_src comp="934" pin="2"/><net_sink comp="944" pin=1"/></net>

<net id="954"><net_src comp="114" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="893" pin="3"/><net_sink comp="950" pin=1"/></net>

<net id="959"><net_src comp="486" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="964"><net_src comp="961" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="969"><net_src comp="409" pin="4"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="122" pin="0"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="409" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="98" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="980"><net_src comp="482" pin="1"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="985"><net_src comp="409" pin="4"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="991"><net_src comp="420" pin="4"/><net_sink comp="987" pin=0"/></net>

<net id="992"><net_src comp="132" pin="0"/><net_sink comp="987" pin=1"/></net>

<net id="997"><net_src comp="420" pin="4"/><net_sink comp="993" pin=0"/></net>

<net id="998"><net_src comp="134" pin="0"/><net_sink comp="993" pin=1"/></net>

<net id="1003"><net_src comp="443" pin="4"/><net_sink comp="999" pin=0"/></net>

<net id="1004"><net_src comp="136" pin="0"/><net_sink comp="999" pin=1"/></net>

<net id="1009"><net_src comp="443" pin="4"/><net_sink comp="1005" pin=0"/></net>

<net id="1010"><net_src comp="54" pin="0"/><net_sink comp="1005" pin=1"/></net>

<net id="1016"><net_src comp="999" pin="2"/><net_sink comp="1011" pin=0"/></net>

<net id="1017"><net_src comp="54" pin="0"/><net_sink comp="1011" pin=1"/></net>

<net id="1018"><net_src comp="1005" pin="2"/><net_sink comp="1011" pin=2"/></net>

<net id="1023"><net_src comp="427" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1024"><net_src comp="98" pin="0"/><net_sink comp="1019" pin=1"/></net>

<net id="1030"><net_src comp="44" pin="0"/><net_sink comp="1025" pin=1"/></net>

<net id="1031"><net_src comp="450" pin="1"/><net_sink comp="1025" pin=2"/></net>

<net id="1036"><net_src comp="58" pin="0"/><net_sink comp="1032" pin=1"/></net>

<net id="1041"><net_src comp="462" pin="1"/><net_sink comp="1037" pin=0"/></net>

<net id="1042"><net_src comp="138" pin="0"/><net_sink comp="1037" pin=1"/></net>

<net id="1047"><net_src comp="1037" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1048"><net_src comp="1032" pin="2"/><net_sink comp="1043" pin=1"/></net>

<net id="1054"><net_src comp="1019" pin="2"/><net_sink comp="1049" pin=1"/></net>

<net id="1055"><net_src comp="427" pin="1"/><net_sink comp="1049" pin=2"/></net>

<net id="1059"><net_src comp="1049" pin="3"/><net_sink comp="1056" pin=0"/></net>

<net id="1064"><net_src comp="1056" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="140" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1071"><net_src comp="142" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1072"><net_src comp="1049" pin="3"/><net_sink comp="1066" pin=1"/></net>

<net id="1073"><net_src comp="90" pin="0"/><net_sink comp="1066" pin=2"/></net>

<net id="1077"><net_src comp="1066" pin="3"/><net_sink comp="1074" pin=0"/></net>

<net id="1083"><net_src comp="106" pin="0"/><net_sink comp="1078" pin=0"/></net>

<net id="1084"><net_src comp="1049" pin="3"/><net_sink comp="1078" pin=1"/></net>

<net id="1085"><net_src comp="40" pin="0"/><net_sink comp="1078" pin=2"/></net>

<net id="1089"><net_src comp="1078" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1094"><net_src comp="1074" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1095"><net_src comp="1086" pin="1"/><net_sink comp="1090" pin=1"/></net>

<net id="1100"><net_src comp="1025" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1101"><net_src comp="68" pin="0"/><net_sink comp="1096" pin=1"/></net>

<net id="1106"><net_src comp="1043" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1112"><net_src comp="1102" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="44" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1114"><net_src comp="462" pin="1"/><net_sink comp="1107" pin=2"/></net>

<net id="1120"><net_src comp="1043" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1121"><net_src comp="1096" pin="2"/><net_sink comp="1115" pin=1"/></net>

<net id="1122"><net_src comp="1025" pin="3"/><net_sink comp="1115" pin=2"/></net>

<net id="1126"><net_src comp="1115" pin="3"/><net_sink comp="1123" pin=0"/></net>

<net id="1131"><net_src comp="1123" pin="1"/><net_sink comp="1127" pin=0"/></net>

<net id="1132"><net_src comp="1090" pin="2"/><net_sink comp="1127" pin=1"/></net>

<net id="1137"><net_src comp="1107" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1138"><net_src comp="68" pin="0"/><net_sink comp="1133" pin=1"/></net>

<net id="1144"><net_src comp="144" pin="0"/><net_sink comp="1139" pin=0"/></net>

<net id="1145"><net_src comp="90" pin="0"/><net_sink comp="1139" pin=2"/></net>

<net id="1151"><net_src comp="146" pin="0"/><net_sink comp="1146" pin=0"/></net>

<net id="1152"><net_src comp="40" pin="0"/><net_sink comp="1146" pin=2"/></net>

<net id="1156"><net_src comp="1146" pin="3"/><net_sink comp="1153" pin=0"/></net>

<net id="1162"><net_src comp="148" pin="0"/><net_sink comp="1157" pin=0"/></net>

<net id="1163"><net_src comp="90" pin="0"/><net_sink comp="1157" pin=2"/></net>

<net id="1169"><net_src comp="116" pin="0"/><net_sink comp="1164" pin=0"/></net>

<net id="1170"><net_src comp="40" pin="0"/><net_sink comp="1164" pin=2"/></net>

<net id="1174"><net_src comp="1164" pin="3"/><net_sink comp="1171" pin=0"/></net>

<net id="1179"><net_src comp="1157" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1180"><net_src comp="1171" pin="1"/><net_sink comp="1175" pin=1"/></net>

<net id="1185"><net_src comp="1139" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1186"><net_src comp="1153" pin="1"/><net_sink comp="1181" pin=1"/></net>

<net id="1190"><net_src comp="1181" pin="2"/><net_sink comp="1187" pin=0"/></net>

<net id="1198"><net_src comp="1191" pin="1"/><net_sink comp="1194" pin=1"/></net>

<net id="1203"><net_src comp="1194" pin="2"/><net_sink comp="1199" pin=0"/></net>

<net id="1204"><net_src comp="1187" pin="1"/><net_sink comp="1199" pin=1"/></net>

<net id="1212"><net_src comp="1205" pin="1"/><net_sink comp="1208" pin=0"/></net>

<net id="1213"><net_src comp="1175" pin="2"/><net_sink comp="1208" pin=1"/></net>

<net id="1217"><net_src comp="1208" pin="2"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="1223"><net_src comp="1199" pin="2"/><net_sink comp="1219" pin=0"/></net>

<net id="1224"><net_src comp="150" pin="0"/><net_sink comp="1219" pin=1"/></net>

<net id="1228"><net_src comp="263" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="194" pin=8"/></net>

<net id="1233"><net_src comp="490" pin="2"/><net_sink comp="1230" pin=0"/></net>

<net id="1237"><net_src comp="496" pin="2"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="1242"><net_src comp="502" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="1244"><net_src comp="1239" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="1245"><net_src comp="1239" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1246"><net_src comp="1239" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1250"><net_src comp="514" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1255"><net_src comp="552" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="1260"><net_src comp="583" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1265"><net_src comp="600" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1270"><net_src comp="608" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="1272"><net_src comp="1267" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="1276"><net_src comp="616" pin="2"/><net_sink comp="1273" pin=0"/></net>

<net id="1277"><net_src comp="1273" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="1281"><net_src comp="679" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1285"><net_src comp="685" pin="2"/><net_sink comp="1282" pin=0"/></net>

<net id="1286"><net_src comp="1282" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1290"><net_src comp="697" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1291"><net_src comp="1287" pin="1"/><net_sink comp="888" pin=1"/></net>

<net id="1295"><net_src comp="735" pin="2"/><net_sink comp="1292" pin=0"/></net>

<net id="1296"><net_src comp="1292" pin="1"/><net_sink comp="884" pin=1"/></net>

<net id="1300"><net_src comp="741" pin="3"/><net_sink comp="1297" pin=0"/></net>

<net id="1301"><net_src comp="1297" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1305"><net_src comp="781" pin="2"/><net_sink comp="1302" pin=0"/></net>

<net id="1306"><net_src comp="1302" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="1310"><net_src comp="799" pin="2"/><net_sink comp="1307" pin=0"/></net>

<net id="1311"><net_src comp="1307" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="1312"><net_src comp="1307" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1316"><net_src comp="805" pin="3"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="1321"><net_src comp="817" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="1327"><net_src comp="829" pin="3"/><net_sink comp="1324" pin=0"/></net>

<net id="1328"><net_src comp="1324" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="1332"><net_src comp="843" pin="3"/><net_sink comp="1329" pin=0"/></net>

<net id="1333"><net_src comp="1329" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1337"><net_src comp="901" pin="3"/><net_sink comp="1334" pin=0"/></net>

<net id="1338"><net_src comp="1334" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="1342"><net_src comp="944" pin="2"/><net_sink comp="1339" pin=0"/></net>

<net id="1343"><net_src comp="1339" pin="1"/><net_sink comp="961" pin=0"/></net>

<net id="1347"><net_src comp="950" pin="2"/><net_sink comp="1344" pin=0"/></net>

<net id="1348"><net_src comp="1344" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1355"><net_src comp="971" pin="2"/><net_sink comp="1352" pin=0"/></net>

<net id="1356"><net_src comp="1352" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="1360"><net_src comp="987" pin="2"/><net_sink comp="1357" pin=0"/></net>

<net id="1364"><net_src comp="993" pin="2"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="1369"><net_src comp="999" pin="2"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="1025" pin=0"/></net>

<net id="1371"><net_src comp="1366" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1372"><net_src comp="1366" pin="1"/><net_sink comp="1049" pin=0"/></net>

<net id="1373"><net_src comp="1366" pin="1"/><net_sink comp="1102" pin=1"/></net>

<net id="1377"><net_src comp="1011" pin="3"/><net_sink comp="1374" pin=0"/></net>

<net id="1378"><net_src comp="1374" pin="1"/><net_sink comp="443" pin=2"/></net>

<net id="1382"><net_src comp="1049" pin="3"/><net_sink comp="1379" pin=0"/></net>

<net id="1383"><net_src comp="1379" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="1387"><net_src comp="1060" pin="2"/><net_sink comp="1384" pin=0"/></net>

<net id="1388"><net_src comp="1384" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1392"><net_src comp="1107" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1393"><net_src comp="1389" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1394"><net_src comp="1389" pin="1"/><net_sink comp="1205" pin=0"/></net>

<net id="1398"><net_src comp="1115" pin="3"/><net_sink comp="1395" pin=0"/></net>

<net id="1399"><net_src comp="1395" pin="1"/><net_sink comp="454" pin=2"/></net>

<net id="1400"><net_src comp="1395" pin="1"/><net_sink comp="1139" pin=1"/></net>

<net id="1401"><net_src comp="1395" pin="1"/><net_sink comp="1146" pin=1"/></net>

<net id="1405"><net_src comp="1127" pin="2"/><net_sink comp="1402" pin=0"/></net>

<net id="1406"><net_src comp="1402" pin="1"/><net_sink comp="1157" pin=1"/></net>

<net id="1407"><net_src comp="1402" pin="1"/><net_sink comp="1164" pin=1"/></net>

<net id="1411"><net_src comp="1133" pin="2"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="1416"><net_src comp="257" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1421"><net_src comp="1219" pin="2"/><net_sink comp="1418" pin=0"/></net>

<net id="1422"><net_src comp="1418" pin="1"/><net_sink comp="194" pin=12"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_stream_data_V | {}
	Port: in_stream_keep_V | {}
	Port: in_stream_strb_V | {}
	Port: in_stream_user_V | {}
	Port: in_stream_last_V | {}
	Port: in_stream_id_V | {}
	Port: in_stream_dest_V | {}
	Port: out_stream_data_V | {14 }
	Port: out_stream_keep_V | {14 }
	Port: out_stream_strb_V | {14 }
	Port: out_stream_user_V | {14 }
	Port: out_stream_last_V | {14 }
	Port: out_stream_id_V | {14 }
	Port: out_stream_dest_V | {14 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten1 : 1
		indvar_flatten_next1 : 1
		stg_30 : 2
		exitcond_flatten : 1
		indvar_flatten_op : 1
		indvar_flatten_next : 2
	State 3
		exitcond8_mid : 1
		ch_mid2 : 1
		tmp_1 : 2
		p_shl1_cast : 3
		tmp_8 : 2
		p_shl2_cast : 3
		tmp_3 : 4
		i_1 : 1
		tmp_5 : 1
		j_mid2 : 1
		i_mid2 : 1
		j_1 : 2
	State 4
		tmp_6 : 1
		tmp_9 : 2
		p_shl_cast : 3
		p_shl3_cast : 2
		tmp_11 : 4
		tmp_13 : 5
		tmp_23_cast : 6
		image_addr : 7
		stg_67 : 8
		empty_4 : 1
	State 5
		exitcond_flatten4 : 1
		indvar_flatten_next4 : 1
		stg_79 : 2
		filt_2 : 1
		exitcond_flatten2 : 1
		ch1_mid : 2
		not_exitcond_flatten1 : 2
		exitcond1 : 1
		exitcond4_mid : 2
		exitcond_flatten3 : 1
		exitcond_flatten24_mid : 2
		filt_mid2 : 2
		tmp_3_cast : 3
		tmp_16 : 3
		p_shl4_cast : 4
		tmp_17 : 5
		tmp_25_cast : 6
		ch_2 : 3
		tmp_18 : 2
		exitcond_flatten24_not : 2
		not_exitcond_flatten24_mid : 2
		exitcond4_mid1 : 2
		ch1_mid2 : 2
		tmp_9_cast : 3
		tmp_19 : 7
		indvar_flatten22_op : 1
		indvar_flatten_next2 : 2
		indvar_flatten36_op : 1
		indvar_flatten_next3 : 2
	State 6
		p_shl7 : 1
		tmp_21 : 2
		i_2 : 1
		i2_mid2 : 2
		tmp_10 : 3
		tmp_24 : 4
		tmp_25 : 5
		tmp_26 : 5
		p_shl8_cast : 6
		tmp_27 : 7
		tmp_13_cast : 1
		tmp_28 : 8
		j_2 : 1
	State 7
		filter_addr : 1
		stg_133 : 2
		empty_7 : 1
	State 8
		exitcond3 : 1
		filt_1 : 1
		stg_139 : 2
		ret : 1
		tmp_s : 1
		bias_addr : 2
		stg_148 : 2
		empty_10 : 1
	State 9
	State 10
	State 11
		exitcond_flatten6 : 1
		indvar_flatten_next6 : 1
		stg_161 : 2
		exitcond_flatten5 : 1
		indvar_flatten66_op : 1
		indvar_flatten_next5 : 2
	State 12
		exitcond_mid : 1
		filt5_mid2 : 1
		filt5_cast8 : 2
		tmp_7 : 3
		tmp_29 : 2
		p_shl9_cast : 3
		tmp_30 : 2
		p_shl10_cast : 3
		tmp_31 : 4
		i_3 : 1
		tmp_32 : 1
		j7_mid2 : 1
		i6_mid2 : 1
		tmp_11_cast : 2
		tmp_33 : 5
		j_3 : 2
	State 13
		p_shl6_cast : 1
		p_shl12_cast : 1
		tmp_35 : 2
		tmp : 2
		tmp_cast : 3
		tmp1 : 1
		tmp_15 : 4
		tmp_36 : 3
		tmp_44_cast : 4
		feature_map_addr : 5
		last_assign : 5
		feature_map_load : 6
	State 14
		val_assign : 1
		stg_208 : 2
		empty_12 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit               |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_Conv_Accel_conv_hw_24_3_10_5_20_s_fu_474 |    5    |  12.568 |   778   |   1094  |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |          indvar_flatten_next1_fu_496         |    0    |    0    |    0    |    11   |
|          |           indvar_flatten_op_fu_508           |    0    |    0    |    0    |    10   |
|          |                  ch_1_fu_522                 |    0    |    0    |    0    |    2    |
|          |                  i_1_fu_589                  |    0    |    0    |    0    |    5    |
|          |                  j_1_fu_616                  |    0    |    0    |    0    |    5    |
|          |                 tmp_6_fu_628                 |    0    |    0    |    0    |    8    |
|          |                 tmp_13_fu_668                |    0    |    0    |    0    |   6.5   |
|          |          indvar_flatten_next4_fu_685         |    0    |    0    |    0    |    10   |
|          |                 filt_2_fu_691                |    0    |    0    |    0    |    4    |
|          |                  ch_2_fu_775                 |    0    |    0    |    0    |    2    |
|          |                 tmp_19_fu_817                |    0    |    0    |    0    |    7    |
|          |          indvar_flatten22_op_fu_823          |    0    |    0    |    0    |    6    |
|          |          indvar_flatten36_op_fu_837          |    0    |    0    |    0    |    7    |
|          |                 tmp_21_fu_872                |    0    |    0    |    0    |   6.5   |
|          |                  i_2_fu_878                  |    0    |    0    |    0    |    3    |
|    add   |                 tmp_24_fu_912                |    0    |    0    |    0    |   6.5   |
|          |                 tmp_27_fu_934                |    0    |    0    |    0    |   6.5   |
|          |                 tmp_28_fu_944                |    0    |    0    |    0    |   6.5   |
|          |                  j_2_fu_950                  |    0    |    0    |    0    |    3    |
|          |                 filt_1_fu_971                |    0    |    0    |    0    |    4    |
|          |          indvar_flatten_next6_fu_993         |    0    |    0    |    0    |    12   |
|          |          indvar_flatten66_op_fu_1005         |    0    |    0    |    0    |    10   |
|          |                filt_3_fu_1019                |    0    |    0    |    0    |    4    |
|          |                tmp_31_fu_1090                |    0    |    0    |    0    |   6.5   |
|          |                  i_3_fu_1096                 |    0    |    0    |    0    |    5    |
|          |                tmp_33_fu_1127                |    0    |    0    |    0    |   6.5   |
|          |                  j_3_fu_1133                 |    0    |    0    |    0    |    5    |
|          |                tmp_35_fu_1175                |    0    |    0    |    0    |   6.5   |
|          |                  tmp_fu_1181                 |    0    |    0    |    0    |    9    |
|          |                 tmp1_fu_1194                 |    0    |    0    |    0    |   6.5   |
|          |                tmp_15_fu_1199                |    0    |    0    |    0    |   6.5   |
|          |                tmp_36_fu_1208                |    0    |    0    |    0    |   6.5   |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |          indvar_flatten_next_fu_514          |    0    |    0    |    0    |    10   |
|          |                 i_mid_fu_528                 |    0    |    0    |    0    |    5    |
|          |                ch_mid2_fu_552                |    0    |    0    |    0    |    2    |
|          |                 j_mid2_fu_600                |    0    |    0    |    0    |    5    |
|          |                 i_mid2_fu_608                |    0    |    0    |    0    |    5    |
|          |                ch1_mid_fu_703                |    0    |    0    |    0    |    2    |
|          |               filt_mid2_fu_741               |    0    |    0    |    0    |    4    |
|          |                ch1_mid2_fu_805               |    0    |    0    |    0    |    2    |
|  select  |          indvar_flatten_next2_fu_829         |    0    |    0    |    0    |    6    |
|          |          indvar_flatten_next3_fu_843         |    0    |    0    |    0    |    7    |
|          |                 i2_mid_fu_851                |    0    |    0    |    0    |    3    |
|          |                j3_mid2_fu_893                |    0    |    0    |    0    |    3    |
|          |                i2_mid2_fu_901                |    0    |    0    |    0    |    3    |
|          |         indvar_flatten_next5_fu_1011         |    0    |    0    |    0    |    10   |
|          |                i6_mid_fu_1025                |    0    |    0    |    0    |    5    |
|          |              filt5_mid2_fu_1049              |    0    |    0    |    0    |    4    |
|          |                j7_mid2_fu_1107               |    0    |    0    |    0    |    5    |
|          |                i6_mid2_fu_1115               |    0    |    0    |    0    |    5    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |           exitcond_flatten1_fu_490           |    0    |    0    |    0    |    4    |
|          |            exitcond_flatten_fu_502           |    0    |    0    |    0    |    4    |
|          |                exitcond_fu_540               |    0    |    0    |    0    |    2    |
|          |           exitcond_flatten4_fu_679           |    0    |    0    |    0    |    4    |
|          |           exitcond_flatten2_fu_697           |    0    |    0    |    0    |    3    |
|   icmp   |               exitcond1_fu_717               |    0    |    0    |    0    |    2    |
|          |           exitcond_flatten3_fu_729           |    0    |    0    |    0    |    3    |
|          |               exitcond3_fu_965               |    0    |    0    |    0    |    2    |
|          |           exitcond_flatten6_fu_987           |    0    |    0    |    0    |    5    |
|          |           exitcond_flatten5_fu_999           |    0    |    0    |    0    |    4    |
|          |               exitcond2_fu_1037              |    0    |    0    |    0    |    2    |
|          |              last_assign_fu_1219             |    0    |    0    |    0    |    5    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_3_fu_583                 |    0    |    0    |    0    |    7    |
|    sub   |                 tmp_11_fu_654                |    0    |    0    |    0    |   6.5   |
|          |                 tmp_17_fu_765                |    0    |    0    |    0    |    6    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_5_fu_595                 |    0    |    0    |    0    |    1    |
|          |                 tmp_18_fu_781                |    0    |    0    |    0    |    1    |
|    or    |       not_exitcond_flatten24_mid_fu_793      |    0    |    0    |    0    |    1    |
|          |                 tmp_22_fu_884                |    0    |    0    |    0    |    1    |
|          |                 tmp_23_fu_888                |    0    |    0    |    0    |    1    |
|          |                tmp_32_fu_1102                |    0    |    0    |    0    |    1    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |             exitcond8_mid_fu_546             |    0    |    0    |    0    |    1    |
|          |             exitcond4_mid_fu_723             |    0    |    0    |    0    |    1    |
|    and   |         exitcond_flatten24_mid_fu_735        |    0    |    0    |    0    |    1    |
|          |             exitcond4_mid1_fu_799            |    0    |    0    |    0    |    1    |
|          |             exitcond_mid_fu_1043             |    0    |    0    |    0    |    1    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |          not_exitcond_flatten_fu_535         |    0    |    0    |    0    |    1    |
|    xor   |         not_exitcond_flatten1_fu_711         |    0    |    0    |    0    |    1    |
|          |         exitcond_flatten24_not_fu_787        |    0    |    0    |    0    |    1    |
|          |         not_exitcond_flatten2_fu_1032        |    0    |    0    |    0    |    1    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|    mul   |                 tmp_7_fu_1060                |    1    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   read   |                grp_read_fu_176               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   write  |             stg_208_write_fu_194             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|extractvalue|                  grp_fu_482                  |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_1_fu_559                 |    0    |    0    |    0    |    0    |
|          |                 tmp_8_fu_571                 |    0    |    0    |    0    |    0    |
|          |               p_shl_cast_fu_638              |    0    |    0    |    0    |    0    |
|          |              p_shl3_cast_fu_646              |    0    |    0    |    0    |    0    |
|          |                 tmp_16_fu_753                |    0    |    0    |    0    |    0    |
|          |                 tmp_20_fu_861                |    0    |    0    |    0    |    0    |
|bitconcatenate|              p_shl8_cast_fu_926              |    0    |    0    |    0    |    0    |
|          |                tmp_29_fu_1066                |    0    |    0    |    0    |    0    |
|          |                tmp_30_fu_1078                |    0    |    0    |    0    |    0    |
|          |                p_shl5_fu_1139                |    0    |    0    |    0    |    0    |
|          |                p_shl6_fu_1146                |    0    |    0    |    0    |    0    |
|          |             p_shl11_cast_fu_1157             |    0    |    0    |    0    |    0    |
|          |                tmp_34_fu_1164                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |              p_shl1_cast_fu_567              |    0    |    0    |    0    |    0    |
|          |              p_shl2_cast_fu_579              |    0    |    0    |    0    |    0    |
|          |               tmp_6_cast_fu_625              |    0    |    0    |    0    |    0    |
|          |               tmp_5_cast_fu_665              |    0    |    0    |    0    |    0    |
|          |              tmp_23_cast_fu_674              |    0    |    0    |    0    |    0    |
|          |               tmp_3_cast_fu_749              |    0    |    0    |    0    |    0    |
|          |              p_shl4_cast_fu_761              |    0    |    0    |    0    |    0    |
|          |               tmp_9_cast_fu_813              |    0    |    0    |    0    |    0    |
|          |                 tmp_10_fu_908                |    0    |    0    |    0    |    0    |
|          |              tmp_13_cast_fu_940              |    0    |    0    |    0    |    0    |
|   zext   |              tmp_34_cast_fu_961              |    0    |    0    |    0    |    0    |
|          |                 tmp_s_fu_982                 |    0    |    0    |    0    |    0    |
|          |              filt5_cast8_fu_1056             |    0    |    0    |    0    |    0    |
|          |              p_shl9_cast_fu_1074             |    0    |    0    |    0    |    0    |
|          |             p_shl10_cast_fu_1086             |    0    |    0    |    0    |    0    |
|          |              tmp_11_cast_fu_1123             |    0    |    0    |    0    |    0    |
|          |              p_shl6_cast_fu_1153             |    0    |    0    |    0    |    0    |
|          |             p_shl12_cast_fu_1171             |    0    |    0    |    0    |    0    |
|          |               tmp_cast_fu_1187               |    0    |    0    |    0    |    0    |
|          |               j7_cast3_fu_1191               |    0    |    0    |    0    |    0    |
|          |              tmp_16_cast_fu_1205             |    0    |    0    |    0    |    0    |
|          |              tmp_44_cast_fu_1214             |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |              tmp_17_cast_fu_622              |    0    |    0    |    0    |    0    |
|   sext   |              tmp_25_cast_fu_771              |    0    |    0    |    0    |    0    |
|          |              tmp_27_cast_fu_858              |    0    |    0    |    0    |    0    |
|          |                 p_shl7_fu_868                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|          |                 tmp_9_fu_634                 |    0    |    0    |    0    |    0    |
|   trunc  |                 tmp_25_fu_918                |    0    |    0    |    0    |    0    |
|          |                 tmp_26_fu_922                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                              |    6    |  12.568 |   778   |   1458  |
|----------|----------------------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|    bias   |    0   |   64   |    5   |
|feature_map|    8   |    0   |    0   |
|   filter  |    2   |    0   |    0   |
|   image   |    4   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |   14   |   64   |    5   |
+-----------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|       ch1_mid2_reg_1313       |    2   |
|          ch1_reg_359          |    2   |
|        ch_mid2_reg_1252       |    2   |
|           ch_reg_279          |    2   |
|    exitcond4_mid1_reg_1307    |    1   |
|   exitcond_flatten1_reg_1230  |    1   |
|exitcond_flatten24_mid_reg_1292|    1   |
|   exitcond_flatten2_reg_1287  |    1   |
|   exitcond_flatten4_reg_1278  |    1   |
|   exitcond_flatten5_reg_1366  |    1   |
|   exitcond_flatten6_reg_1357  |    1   |
|   exitcond_flatten_reg_1239   |    1   |
|   feature_map_addr_reg_1413   |   12   |
|         filt4_reg_405         |    4   |
|      filt5_mid2_reg_1379      |    4   |
|         filt5_reg_427         |    4   |
|        filt_1_reg_1352        |    4   |
|       filt_mid2_reg_1297      |    4   |
|          filt_reg_337         |    4   |
|        i2_mid2_reg_1334       |    3   |
|           i2_reg_381          |    3   |
|        i6_mid2_reg_1395       |    5   |
|           i6_reg_450          |    5   |
|        i_mid2_reg_1267        |    5   |
|           i_reg_302           |    5   |
|    indvar_flatten1_reg_268    |   11   |
|    indvar_flatten2_reg_326    |   10   |
|    indvar_flatten3_reg_348    |    7   |
|    indvar_flatten4_reg_370    |    6   |
|    indvar_flatten5_reg_416    |   12   |
|    indvar_flatten6_reg_439    |   10   |
| indvar_flatten_next1_reg_1234 |   11   |
| indvar_flatten_next2_reg_1324 |    6   |
| indvar_flatten_next3_reg_1329 |    7   |
| indvar_flatten_next4_reg_1282 |   10   |
| indvar_flatten_next5_reg_1374 |   10   |
| indvar_flatten_next6_reg_1361 |   12   |
|  indvar_flatten_next_reg_1247 |   10   |
|     indvar_flatten_reg_291    |   10   |
|           j3_reg_393          |    3   |
|        j7_mid2_reg_1389       |    5   |
|           j7_reg_462          |    5   |
|          j_1_reg_1273         |    5   |
|          j_2_reg_1344         |    3   |
|          j_3_reg_1408         |    5   |
|        j_mid2_reg_1262        |    5   |
|           j_reg_314           |    5   |
|      last_assign_reg_1418     |    1   |
|            reg_486            |   32   |
|        tmp_18_reg_1302        |    1   |
|        tmp_19_reg_1318        |    8   |
|        tmp_28_reg_1339        |   11   |
|        tmp_33_reg_1402        |    9   |
|         tmp_3_reg_1257        |    8   |
|         tmp_7_reg_1384        |   12   |
+-------------------------------+--------+
|             Total             |   328  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_263 |  p0  |   2  |  12  |   24   ||    12   |
|     ch_reg_279    |  p0  |   2  |   2  |    4   ||    2    |
|     i_reg_302     |  p0  |   2  |   5  |   10   ||    5    |
|     j_reg_314     |  p0  |   2  |   5  |   10   ||    5    |
|     i2_reg_381    |  p0  |   2  |   3  |    6   ||    3    |
|     j3_reg_393    |  p0  |   2  |   3  |    6   ||    3    |
|   filt5_reg_427   |  p0  |   2  |   4  |    8   ||    4    |
|     i6_reg_450    |  p0  |   2  |   5  |   10   ||    5    |
|     j7_reg_462    |  p0  |   2  |   5  |   10   ||    5    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   88   ||  14.139 ||    44   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |   12   |   778  |  1458  |
|   Memory  |   14   |    -   |    -   |   64   |    5   |
|Multiplexer|    -   |    -   |   14   |    -   |   44   |
|  Register |    -   |    -   |    -   |   328  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   14   |    6   |   26   |  1170  |  1507  |
+-----------+--------+--------+--------+--------+--------+
