// Seed: 3715174297
module module_0 (
    input  tri   id_0,
    input  tri1  id_1,
    input  wand  id_2,
    input  wand  id_3,
    output uwire id_4,
    input  wire  id_5
);
  assign id_4 = 1;
  integer id_7 (
      .id_0(1'b0),
      .id_1(1'b0),
      .id_2(),
      .id_3(1),
      .id_4(id_5),
      .id_5(1),
      .sum (1)
  );
endmodule
module module_1 (
    input  wire  id_0,
    output tri   id_1,
    input  tri0  id_2,
    input  uwire id_3
);
  wire id_5, id_6;
  id_7(
      .id_0(id_1), .id_1(id_2), .id_2(id_1 - id_3)
  ); module_0(
      id_3, id_2, id_0, id_2, id_1, id_0
  );
endmodule
