{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741235854970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741235854977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 05 22:37:34 2025 " "Processing started: Wed Mar 05 22:37:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741235854977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741235854977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_full_adder -c Top_full_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_full_adder -c Top_full_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741235854977 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741235855506 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741235855506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladderbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladderbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladderbit-synth " "Found design unit 1: fulladderbit-synth" {  } { { "fulladderbit.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/fulladderbit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741235865215 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladderbit " "Found entity 1: fulladderbit" {  } { { "fulladderbit.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/fulladderbit.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741235865215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741235865215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_full_adder-synth " "Found design unit 1: Top_full_adder-synth" {  } { { "Top_full_adder.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/Top_full_adder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741235865219 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_full_adder " "Found entity 1: Top_full_adder" {  } { { "Top_full_adder.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/Top_full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741235865219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741235865219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fulladderbit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_fulladderbit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_fulladderbit-sim " "Found design unit 1: tb_fulladderbit-sim" {  } { { "tb_fulladderbit.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/tb_fulladderbit.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741235865224 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_fulladderbit " "Found entity 1: tb_fulladderbit" {  } { { "tb_fulladderbit.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/tb_fulladderbit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741235865224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741235865224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_top_full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_top_full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Top_full_adder-testbench " "Found design unit 1: tb_Top_full_adder-testbench" {  } { { "tb_Top_full_adder.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/tb_Top_full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741235865228 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Top_full_adder " "Found entity 1: tb_Top_full_adder" {  } { { "tb_Top_full_adder.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/tb_Top_full_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741235865228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741235865228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderbdc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderbdc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoderBDC-Behavioral " "Found design unit 1: decoderBDC-Behavioral" {  } { { "decoderBDC.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/decoderBDC.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741235865233 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoderBDC " "Found entity 1: decoderBDC" {  } { { "decoderBDC.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/decoderBDC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741235865233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741235865233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder7seg-Behavioral " "Found design unit 1: Decoder7seg-Behavioral" {  } { { "Decoder7seg.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/Decoder7seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741235865237 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder7seg " "Found entity 1: Decoder7seg" {  } { { "Decoder7seg.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/Decoder7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741235865237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741235865237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopDecoder-Behavioral " "Found design unit 1: TopDecoder-Behavioral" {  } { { "TopDecoder.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/TopDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741235865242 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopDecoder " "Found entity 1: TopDecoder" {  } { { "TopDecoder.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/TopDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741235865242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741235865242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_full_adder " "Elaborating entity \"Top_full_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741235865278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladderbit fulladderbit:FA0 " "Elaborating entity \"fulladderbit\" for hierarchy \"fulladderbit:FA0\"" {  } { { "Top_full_adder.vhd" "FA0" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/Top_full_adder.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741235865280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TopDecoder TopDecoder:decoder_inst " "Elaborating entity \"TopDecoder\" for hierarchy \"TopDecoder:decoder_inst\"" {  } { { "Top_full_adder.vhd" "decoder_inst" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/Top_full_adder.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741235865283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoderBDC TopDecoder:decoder_inst\|decoderBDC:bdc_decoder " "Elaborating entity \"decoderBDC\" for hierarchy \"TopDecoder:decoder_inst\|decoderBDC:bdc_decoder\"" {  } { { "TopDecoder.vhd" "bdc_decoder" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/TopDecoder.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741235865285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder7seg TopDecoder:decoder_inst\|Decoder7seg:seg_decoder " "Elaborating entity \"Decoder7seg\" for hierarchy \"TopDecoder:decoder_inst\|Decoder7seg:seg_decoder\"" {  } { { "TopDecoder.vhd" "seg_decoder" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/TopDecoder.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741235865287 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg0\[0\] VCC " "Pin \"seg0\[0\]\" is stuck at VCC" {  } { { "Top_full_adder.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/Top_full_adder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741235865900 "|Top_full_adder|seg0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[0\] VCC " "Pin \"seg1\[0\]\" is stuck at VCC" {  } { { "Top_full_adder.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/Top_full_adder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741235865900 "|Top_full_adder|seg1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[1\] VCC " "Pin \"seg1\[1\]\" is stuck at VCC" {  } { { "Top_full_adder.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/Top_full_adder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741235865900 "|Top_full_adder|seg1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[5\] GND " "Pin \"seg1\[5\]\" is stuck at GND" {  } { { "Top_full_adder.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/Top_full_adder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741235865900 "|Top_full_adder|seg1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg1\[6\] GND " "Pin \"seg1\[6\]\" is stuck at GND" {  } { { "Top_full_adder.vhd" "" { Text "C:/Users/josee/joscCE_JimF04_Sebas36762_digital_design_lab_2025/Lab_1/Problema_2/Top_full_adder.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1741235865900 "|Top_full_adder|seg1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1741235865900 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741235865969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741235866458 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741235866458 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741235866651 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741235866651 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741235866651 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741235866651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741235866665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 05 22:37:46 2025 " "Processing ended: Wed Mar 05 22:37:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741235866665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741235866665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741235866665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741235866665 ""}
