gig_ethernet_pcs_pma_1_cpll_railing.v,verilog,xil_defaultlib,../../../../gig_ethernet_pcs_pma_1_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_cpll_railing.v,
gig_ethernet_pcs_pma_1_gtwizard_init.v,verilog,xil_defaultlib,../../../../gig_ethernet_pcs_pma_1_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_init.v,
gig_ethernet_pcs_pma_1_tx_startup_fsm.v,verilog,xil_defaultlib,../../../../gig_ethernet_pcs_pma_1_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_tx_startup_fsm.v,
gig_ethernet_pcs_pma_1_rx_startup_fsm.v,verilog,xil_defaultlib,../../../../gig_ethernet_pcs_pma_1_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_rx_startup_fsm.v,
gig_ethernet_pcs_pma_1_reset_wtd_timer.v,verilog,xil_defaultlib,../../../../gig_ethernet_pcs_pma_1_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_reset_wtd_timer.v,
gig_ethernet_pcs_pma_1_gtwizard.v,verilog,xil_defaultlib,../../../../gig_ethernet_pcs_pma_1_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard.v,
gig_ethernet_pcs_pma_1_gtwizard_multi_gt.v,verilog,xil_defaultlib,../../../../gig_ethernet_pcs_pma_1_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_multi_gt.v,
gig_ethernet_pcs_pma_1_gtwizard_gt.v,verilog,xil_defaultlib,../../../../gig_ethernet_pcs_pma_1_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_gtwizard_gt.v,
gig_ethernet_pcs_pma_1_reset_sync.v,verilog,xil_defaultlib,../../../../gig_ethernet_pcs_pma_1_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_reset_sync.v,
gig_ethernet_pcs_pma_1_sync_block.v,verilog,xil_defaultlib,../../../../gig_ethernet_pcs_pma_1_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_sync_block.v,
gig_ethernet_pcs_pma_1_transceiver.v,verilog,xil_defaultlib,../../../../gig_ethernet_pcs_pma_1_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/transceiver/gig_ethernet_pcs_pma_1_transceiver.v,
gig_ethernet_pcs_pma_1_block.v,verilog,xil_defaultlib,../../../../gig_ethernet_pcs_pma_1_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1_block.v,
gig_ethernet_pcs_pma_1.v,verilog,xil_defaultlib,../../../../gig_ethernet_pcs_pma_1_ex.gen/sources_1/ip/gig_ethernet_pcs_pma_1/synth/gig_ethernet_pcs_pma_1.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
