{"G. Edward Suh": [4.7297218225272886e-11, ["Analytical cache models with applications to cache partitioning", ["G. Edward Suh", "Srinivas Devadas", "Larry Rudolph"], "https://doi.org/10.1145/377792.377797", "ics", 2001]], "Srinivas Devadas": [0, ["Analytical cache models with applications to cache partitioning", ["G. Edward Suh", "Srinivas Devadas", "Larry Rudolph"], "https://doi.org/10.1145/377792.377797", "ics", 2001]], "Larry Rudolph": [0, ["Analytical cache models with applications to cache partitioning", ["G. Edward Suh", "Srinivas Devadas", "Larry Rudolph"], "https://doi.org/10.1145/377792.377797", "ics", 2001]], "Jiajing Zhu": [0, ["A synthesis of memory mechanisms for distributed architectures", ["Jiajing Zhu", "Jay Hoeflinger", "David A. Padua"], "https://doi.org/10.1145/377792.377799", "ics", 2001]], "Jay Hoeflinger": [0, ["A synthesis of memory mechanisms for distributed architectures", ["Jiajing Zhu", "Jay Hoeflinger", "David A. Padua"], "https://doi.org/10.1145/377792.377799", "ics", 2001], ["Monotonic evolution: an alternative to induction variable substitution for dependence analysis", ["Peng Wu", "Albert Cohen", "Jay Hoeflinger", "David A. Padua"], "https://doi.org/10.1145/377792.377809", "ics", 2001]], "David A. Padua": [0, ["A synthesis of memory mechanisms for distributed architectures", ["Jiajing Zhu", "Jay Hoeflinger", "David A. Padua"], "https://doi.org/10.1145/377792.377799", "ics", 2001], ["Monotonic evolution: an alternative to induction variable substitution for dependence analysis", ["Peng Wu", "Albert Cohen", "Jay Hoeflinger", "David A. Padua"], "https://doi.org/10.1145/377792.377809", "ics", 2001]], "Dimitrios S. Nikolopoulos": [0, ["The trade-off between implicit and explicit data distribution in shared-memory programming paradigms", ["Dimitrios S. Nikolopoulos", "Eduard Ayguade", "Theodore S. Papatheodorou", "Constantine D. Polychronopoulos", "Jesus Labarta"], "https://doi.org/10.1145/377792.377801", "ics", 2001]], "Eduard Ayguade": [0, ["The trade-off between implicit and explicit data distribution in shared-memory programming paradigms", ["Dimitrios S. Nikolopoulos", "Eduard Ayguade", "Theodore S. Papatheodorou", "Constantine D. Polychronopoulos", "Jesus Labarta"], "https://doi.org/10.1145/377792.377801", "ics", 2001], ["A novel renaming mechanism that boosts software prefetching", ["Daniel Ortega", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1145/377792.377907", "ics", 2001]], "Theodore S. Papatheodorou": [0, ["The trade-off between implicit and explicit data distribution in shared-memory programming paradigms", ["Dimitrios S. Nikolopoulos", "Eduard Ayguade", "Theodore S. Papatheodorou", "Constantine D. Polychronopoulos", "Jesus Labarta"], "https://doi.org/10.1145/377792.377801", "ics", 2001]], "Constantine D. Polychronopoulos": [0, ["The trade-off between implicit and explicit data distribution in shared-memory programming paradigms", ["Dimitrios S. Nikolopoulos", "Eduard Ayguade", "Theodore S. Papatheodorou", "Constantine D. Polychronopoulos", "Jesus Labarta"], "https://doi.org/10.1145/377792.377801", "ics", 2001], ["alpha-coral: a multigrain, multithreaded processor architecture", ["Mark N. Yankelevsky", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/377792.377861", "ics", 2001]], "Jesus Labarta": [0, ["The trade-off between implicit and explicit data distribution in shared-memory programming paradigms", ["Dimitrios S. Nikolopoulos", "Eduard Ayguade", "Theodore S. Papatheodorou", "Constantine D. Polychronopoulos", "Jesus Labarta"], "https://doi.org/10.1145/377792.377801", "ics", 2001], ["Improving Gang Scheduling through job performance analysis and malleability", ["Julita Corbalan", "Xavier Martorell", "Jesus Labarta"], "https://doi.org/10.1145/377792.377852", "ics", 2001]], "Nikolay Mateev": [0, ["Fractal symbolic analysis", ["Nikolay Mateev", "Vijay Menon", "Keshav Pingali"], "https://doi.org/10.1145/377792.377804", "ics", 2001]], "Vijay Menon": [0, ["Fractal symbolic analysis", ["Nikolay Mateev", "Vijay Menon", "Keshav Pingali"], "https://doi.org/10.1145/377792.377804", "ics", 2001]], "Keshav Pingali": [0, ["Fractal symbolic analysis", ["Nikolay Mateev", "Vijay Menon", "Keshav Pingali"], "https://doi.org/10.1145/377792.377804", "ics", 2001]], "Yonghong Song": [0.15687264874577522, ["Data locality enhancement by memory reduction", ["Yonghong Song", "Rong Xu", "Cheng Wang", "Zhiyuan Li"], "https://doi.org/10.1145/377792.377806", "ics", 2001]], "Rong Xu": [0, ["Data locality enhancement by memory reduction", ["Yonghong Song", "Rong Xu", "Cheng Wang", "Zhiyuan Li"], "https://doi.org/10.1145/377792.377806", "ics", 2001]], "Cheng Wang": [0.002650905924383551, ["Data locality enhancement by memory reduction", ["Yonghong Song", "Rong Xu", "Cheng Wang", "Zhiyuan Li"], "https://doi.org/10.1145/377792.377806", "ics", 2001]], "Zhiyuan Li": [0, ["Data locality enhancement by memory reduction", ["Yonghong Song", "Rong Xu", "Cheng Wang", "Zhiyuan Li"], "https://doi.org/10.1145/377792.377806", "ics", 2001]], "Steven J. Deitz": [0, ["Eliminating redundancies in sum-of-product array computations", ["Steven J. Deitz", "Bradford L. Chamberlain", "Lawrence Snyder"], "https://doi.org/10.1145/377792.377807", "ics", 2001]], "Bradford L. Chamberlain": [0, ["Eliminating redundancies in sum-of-product array computations", ["Steven J. Deitz", "Bradford L. Chamberlain", "Lawrence Snyder"], "https://doi.org/10.1145/377792.377807", "ics", 2001], ["Array language support for parallel sparse computation", ["Bradford L. Chamberlain", "Lawrence Snyder"], "https://doi.org/10.1145/377792.377820", "ics", 2001]], "Lawrence Snyder": [0, ["Eliminating redundancies in sum-of-product array computations", ["Steven J. Deitz", "Bradford L. Chamberlain", "Lawrence Snyder"], "https://doi.org/10.1145/377792.377807", "ics", 2001], ["Array language support for parallel sparse computation", ["Bradford L. Chamberlain", "Lawrence Snyder"], "https://doi.org/10.1145/377792.377820", "ics", 2001]], "Peng Wu": [1.7968621705222176e-05, ["Monotonic evolution: an alternative to induction variable substitution for dependence analysis", ["Peng Wu", "Albert Cohen", "Jay Hoeflinger", "David A. Padua"], "https://doi.org/10.1145/377792.377809", "ics", 2001]], "Albert Cohen": [0, ["Monotonic evolution: an alternative to induction variable substitution for dependence analysis", ["Peng Wu", "Albert Cohen", "Jay Hoeflinger", "David A. Padua"], "https://doi.org/10.1145/377792.377809", "ics", 2001]], "Arun Chauhan": [0, ["Optimizing strategies for telescoping languages: procedure strength reduction and procedure vectorization", ["Arun Chauhan", "Ken Kennedy"], "https://doi.org/10.1145/377792.377812", "ics", 2001]], "Ken Kennedy": [0, ["Optimizing strategies for telescoping languages: procedure strength reduction and procedure vectorization", ["Arun Chauhan", "Ken Kennedy"], "https://doi.org/10.1145/377792.377812", "ics", 2001]], "Daniel Cociorva": [0, ["Loop optimization for a class of memory-constrained computations", ["Daniel Cociorva", "J. W. Wilkins", "Chi-Chung Lam", "Gerald Baumgartner", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/377792.377814", "ics", 2001]], "J. W. Wilkins": [0, ["Loop optimization for a class of memory-constrained computations", ["Daniel Cociorva", "J. W. Wilkins", "Chi-Chung Lam", "Gerald Baumgartner", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/377792.377814", "ics", 2001]], "Chi-Chung Lam": [0, ["Loop optimization for a class of memory-constrained computations", ["Daniel Cociorva", "J. W. Wilkins", "Chi-Chung Lam", "Gerald Baumgartner", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/377792.377814", "ics", 2001]], "Gerald Baumgartner": [0, ["Loop optimization for a class of memory-constrained computations", ["Daniel Cociorva", "J. W. Wilkins", "Chi-Chung Lam", "Gerald Baumgartner", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/377792.377814", "ics", 2001]], "J. Ramanujam": [0, ["Loop optimization for a class of memory-constrained computations", ["Daniel Cociorva", "J. W. Wilkins", "Chi-Chung Lam", "Gerald Baumgartner", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/377792.377814", "ics", 2001]], "P. Sadayappan": [0, ["Loop optimization for a class of memory-constrained computations", ["Daniel Cociorva", "J. W. Wilkins", "Chi-Chung Lam", "Gerald Baumgartner", "J. Ramanujam", "P. Sadayappan"], "https://doi.org/10.1145/377792.377814", "ics", 2001]], "Daniel Jimenez-Gonzalez": [0, ["Fast parallel in-memory 64-bit sorting", ["Daniel Jimenez-Gonzalez", "Juan J. Navarro", "Josep-Lluis Larriba-Pey"], "https://doi.org/10.1145/377792.377816", "ics", 2001]], "Juan J. Navarro": [0, ["Fast parallel in-memory 64-bit sorting", ["Daniel Jimenez-Gonzalez", "Juan J. Navarro", "Josep-Lluis Larriba-Pey"], "https://doi.org/10.1145/377792.377816", "ics", 2001]], "Josep-Lluis Larriba-Pey": [0, ["Fast parallel in-memory 64-bit sorting", ["Daniel Jimenez-Gonzalez", "Juan J. Navarro", "Josep-Lluis Larriba-Pey"], "https://doi.org/10.1145/377792.377816", "ics", 2001]], "Thomas Rauber": [0, ["Optimizing locality for ODE solvers", ["Thomas Rauber", "Gudula Runger"], "https://doi.org/10.1145/377792.377818", "ics", 2001]], "Gudula Runger": [0, ["Optimizing locality for ODE solvers", ["Thomas Rauber", "Gudula Runger"], "https://doi.org/10.1145/377792.377818", "ics", 2001]], "Michel Cosnard": [0, ["A parallel algorithm for sparse symbolic LU factorization without pivoting on out-of-core matrices", ["Michel Cosnard", "Laura Grigori"], "https://doi.org/10.1145/377792.377823", "ics", 2001]], "Laura Grigori": [0, ["A parallel algorithm for sparse symbolic LU factorization without pivoting on out-of-core matrices", ["Michel Cosnard", "Laura Grigori"], "https://doi.org/10.1145/377792.377823", "ics", 2001]], "John M. Mellor-Crummey": [0, ["Tools for application-oriented performance tuning", ["John M. Mellor-Crummey", "Robert J. Fowler", "David B. Whalley"], "https://doi.org/10.1145/377792.377826", "ics", 2001]], "Robert J. Fowler": [0, ["Tools for application-oriented performance tuning", ["John M. Mellor-Crummey", "Robert J. Fowler", "David B. Whalley"], "https://doi.org/10.1145/377792.377826", "ics", 2001]], "David B. Whalley": [0, ["Tools for application-oriented performance tuning", ["John M. Mellor-Crummey", "Robert J. Fowler", "David B. Whalley"], "https://doi.org/10.1145/377792.377826", "ics", 2001]], "Dhruva R. Chakrabarti": [0, ["Global optimization techniques for automatic parallelization of hybrid applications", ["Dhruva R. Chakrabarti", "Prithviraj Banerjee"], "https://doi.org/10.1145/377792.377827", "ics", 2001]], "Prithviraj Banerjee": [0, ["Global optimization techniques for automatic parallelization of hybrid applications", ["Dhruva R. Chakrabarti", "Prithviraj Banerjee"], "https://doi.org/10.1145/377792.377827", "ics", 2001]], "Jonghyun Lee": [0.9977583885192871, ["Tuning high-performance scientific codes: the use of performance models to control resource usage during data migration and I/O", ["Jonghyun Lee", "Marianne Winslett", "Xiaosong Ma", "Shengke Yu"], "https://doi.org/10.1145/377792.377829", "ics", 2001]], "Marianne Winslett": [0, ["Tuning high-performance scientific codes: the use of performance models to control resource usage during data migration and I/O", ["Jonghyun Lee", "Marianne Winslett", "Xiaosong Ma", "Shengke Yu"], "https://doi.org/10.1145/377792.377829", "ics", 2001]], "Xiaosong Ma": [0, ["Tuning high-performance scientific codes: the use of performance models to control resource usage during data migration and I/O", ["Jonghyun Lee", "Marianne Winslett", "Xiaosong Ma", "Shengke Yu"], "https://doi.org/10.1145/377792.377829", "ics", 2001]], "Shengke Yu": [0.0021910284413024783, ["Tuning high-performance scientific codes: the use of performance models to control resource usage during data migration and I/O", ["Jonghyun Lee", "Marianne Winslett", "Xiaosong Ma", "Shengke Yu"], "https://doi.org/10.1145/377792.377829", "ics", 2001]], "Antoine Monsifrot": [0, ["Computer aided hand tuning (CAHT): \"applying case-based reasoning to performance tuning\"", ["Antoine Monsifrot", "Francois Bodin"], "https://doi.org/10.1145/377792.377831", "ics", 2001]], "Francois Bodin": [0, ["Computer aided hand tuning (CAHT): \"applying case-based reasoning to performance tuning\"", ["Antoine Monsifrot", "Francois Bodin"], "https://doi.org/10.1145/377792.377831", "ics", 2001]], "Nathan T. Slingerland": [0, ["Cache performance for multimedia applications", ["Nathan T. Slingerland", "Alan Jay Smith"], "https://doi.org/10.1145/377792.377833", "ics", 2001]], "Alan Jay Smith": [0, ["Cache performance for multimedia applications", ["Nathan T. Slingerland", "Alan Jay Smith"], "https://doi.org/10.1145/377792.377833", "ics", 2001]], "Carlos Alvarez": [0, ["On the potential of tolerant region reuse for multimedia applications", ["Carlos Alvarez", "Jesus Corbal", "Esther Salami", "Mateo Valero"], "https://doi.org/10.1145/377792.377835", "ics", 2001]], "Jesus Corbal": [0, ["On the potential of tolerant region reuse for multimedia applications", ["Carlos Alvarez", "Jesus Corbal", "Esther Salami", "Mateo Valero"], "https://doi.org/10.1145/377792.377835", "ics", 2001]], "Esther Salami": [0, ["On the potential of tolerant region reuse for multimedia applications", ["Carlos Alvarez", "Jesus Corbal", "Esther Salami", "Mateo Valero"], "https://doi.org/10.1145/377792.377835", "ics", 2001]], "Mateo Valero": [0, ["On the potential of tolerant region reuse for multimedia applications", ["Carlos Alvarez", "Jesus Corbal", "Esther Salami", "Mateo Valero"], "https://doi.org/10.1145/377792.377835", "ics", 2001], ["A novel renaming mechanism that boosts software prefetching", ["Daniel Ortega", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1145/377792.377907", "ics", 2001]], "Morgan Hirosuke Miki": [0, ["Evaluation of processor code efficiency for embedded systems", ["Morgan Hirosuke Miki", "Mamoru Sakamoto", "Shingo Miyamoto", "Yoshinori Takeuchi", "Toyohiko Yoshida", "Isao Shirakawa"], "https://doi.org/10.1145/377792.377837", "ics", 2001]], "Mamoru Sakamoto": [0, ["Evaluation of processor code efficiency for embedded systems", ["Morgan Hirosuke Miki", "Mamoru Sakamoto", "Shingo Miyamoto", "Yoshinori Takeuchi", "Toyohiko Yoshida", "Isao Shirakawa"], "https://doi.org/10.1145/377792.377837", "ics", 2001]], "Shingo Miyamoto": [0, ["Evaluation of processor code efficiency for embedded systems", ["Morgan Hirosuke Miki", "Mamoru Sakamoto", "Shingo Miyamoto", "Yoshinori Takeuchi", "Toyohiko Yoshida", "Isao Shirakawa"], "https://doi.org/10.1145/377792.377837", "ics", 2001]], "Yoshinori Takeuchi": [0, ["Evaluation of processor code efficiency for embedded systems", ["Morgan Hirosuke Miki", "Mamoru Sakamoto", "Shingo Miyamoto", "Yoshinori Takeuchi", "Toyohiko Yoshida", "Isao Shirakawa"], "https://doi.org/10.1145/377792.377837", "ics", 2001]], "Toyohiko Yoshida": [0, ["Evaluation of processor code efficiency for embedded systems", ["Morgan Hirosuke Miki", "Mamoru Sakamoto", "Shingo Miyamoto", "Yoshinori Takeuchi", "Toyohiko Yoshida", "Isao Shirakawa"], "https://doi.org/10.1145/377792.377837", "ics", 2001]], "Isao Shirakawa": [0, ["Evaluation of processor code efficiency for embedded systems", ["Morgan Hirosuke Miki", "Mamoru Sakamoto", "Shingo Miyamoto", "Yoshinori Takeuchi", "Toyohiko Yoshida", "Isao Shirakawa"], "https://doi.org/10.1145/377792.377837", "ics", 2001]], "Claude Limousin": [0, ["Improving 3D geometry transformations on a simultaneous multithreaded SIMD processor", ["Claude Limousin", "Julien Sebot", "Alexis Vartanian", "Nathalie Drach-Temam"], "https://doi.org/10.1145/377792.377839", "ics", 2001]], "Julien Sebot": [0, ["Improving 3D geometry transformations on a simultaneous multithreaded SIMD processor", ["Claude Limousin", "Julien Sebot", "Alexis Vartanian", "Nathalie Drach-Temam"], "https://doi.org/10.1145/377792.377839", "ics", 2001]], "Alexis Vartanian": [0, ["Improving 3D geometry transformations on a simultaneous multithreaded SIMD processor", ["Claude Limousin", "Julien Sebot", "Alexis Vartanian", "Nathalie Drach-Temam"], "https://doi.org/10.1145/377792.377839", "ics", 2001]], "Nathalie Drach-Temam": [0, ["Improving 3D geometry transformations on a simultaneous multithreaded SIMD processor", ["Claude Limousin", "Julien Sebot", "Alexis Vartanian", "Nathalie Drach-Temam"], "https://doi.org/10.1145/377792.377839", "ics", 2001]], "H. Martin Bucker": [0, ["Bringing together automatic differentiation and OpenMP", ["H. Martin Bucker", "Bruno Lang", "Dieter an Mey", "Christian H. Bischof"], "https://doi.org/10.1145/377792.377842", "ics", 2001]], "Bruno Lang": [0, ["Bringing together automatic differentiation and OpenMP", ["H. Martin Bucker", "Bruno Lang", "Dieter an Mey", "Christian H. Bischof"], "https://doi.org/10.1145/377792.377842", "ics", 2001]], "Dieter an Mey": [0, ["Bringing together automatic differentiation and OpenMP", ["H. Martin Bucker", "Bruno Lang", "Dieter an Mey", "Christian H. Bischof"], "https://doi.org/10.1145/377792.377842", "ics", 2001]], "Christian H. Bischof": [0, ["Bringing together automatic differentiation and OpenMP", ["H. Martin Bucker", "Bruno Lang", "Dieter an Mey", "Christian H. Bischof"], "https://doi.org/10.1145/377792.377842", "ics", 2001]], "Paul van der Mark": [0, ["Automatic code generation for a turbulence scheme", ["Paul van der Mark", "Gerard Cats", "Lex Wolters"], "https://doi.org/10.1145/377792.377846", "ics", 2001]], "Gerard Cats": [0, ["Automatic code generation for a turbulence scheme", ["Paul van der Mark", "Gerard Cats", "Lex Wolters"], "https://doi.org/10.1145/377792.377846", "ics", 2001]], "Lex Wolters": [0, ["Automatic code generation for a turbulence scheme", ["Paul van der Mark", "Gerard Cats", "Lex Wolters"], "https://doi.org/10.1145/377792.377846", "ics", 2001]], "Constantine Bekas": [0, ["Towards the effective parallel computation of matrix pseudospectra", ["Constantine Bekas", "Effrosini Kokiopoulou", "Ioannis Koutis", "Efstratios Gallopoulos"], "https://doi.org/10.1145/377792.377847", "ics", 2001]], "Effrosini Kokiopoulou": [0, ["Towards the effective parallel computation of matrix pseudospectra", ["Constantine Bekas", "Effrosini Kokiopoulou", "Ioannis Koutis", "Efstratios Gallopoulos"], "https://doi.org/10.1145/377792.377847", "ics", 2001]], "Ioannis Koutis": [0, ["Towards the effective parallel computation of matrix pseudospectra", ["Constantine Bekas", "Effrosini Kokiopoulou", "Ioannis Koutis", "Efstratios Gallopoulos"], "https://doi.org/10.1145/377792.377847", "ics", 2001]], "Efstratios Gallopoulos": [0, ["Towards the effective parallel computation of matrix pseudospectra", ["Constantine Bekas", "Effrosini Kokiopoulou", "Ioannis Koutis", "Efstratios Gallopoulos"], "https://doi.org/10.1145/377792.377847", "ics", 2001]], "Dany Mezher": [0, ["A graphical tool for driving the parallel computation of pseudosprectra", ["Dany Mezher"], "https://doi.org/10.1145/377792.377848", "ics", 2001]], "Vivek Sarkar": [0, ["Register-sensitive selection, duplication, and sequencing of instructions", ["Vivek Sarkar", "Mauricio J. Serrano", "Barbara B. Simons"], "https://doi.org/10.1145/377792.377849", "ics", 2001]], "Mauricio J. Serrano": [0, ["Register-sensitive selection, duplication, and sequencing of instructions", ["Vivek Sarkar", "Mauricio J. Serrano", "Barbara B. Simons"], "https://doi.org/10.1145/377792.377849", "ics", 2001], ["A framework for efficient reuse of binary code in Java", ["Pramod G. Joisha", "Samuel P. Midkiff", "Mauricio J. Serrano", "Manish Gupta"], "https://doi.org/10.1145/377792.377902", "ics", 2001]], "Barbara B. Simons": [0, ["Register-sensitive selection, duplication, and sequencing of instructions", ["Vivek Sarkar", "Mauricio J. Serrano", "Barbara B. Simons"], "https://doi.org/10.1145/377792.377849", "ics", 2001]], "Soner Onder": [0, ["Load and store reuse using register file contents", ["Soner Onder", "Rajiv Gupta"], "https://doi.org/10.1145/377792.377850", "ics", 2001]], "Rajiv Gupta": [0, ["Load and store reuse using register file contents", ["Soner Onder", "Rajiv Gupta"], "https://doi.org/10.1145/377792.377850", "ics", 2001]], "Julita Corbalan": [0, ["Improving Gang Scheduling through job performance analysis and malleability", ["Julita Corbalan", "Xavier Martorell", "Jesus Labarta"], "https://doi.org/10.1145/377792.377852", "ics", 2001]], "Xavier Martorell": [0, ["Improving Gang Scheduling through job performance analysis and malleability", ["Julita Corbalan", "Xavier Martorell", "Jesus Labarta"], "https://doi.org/10.1145/377792.377852", "ics", 2001]], "Ramon Canal": [0, ["Reducing the complexity of the issue logic", ["Ramon Canal", "Antonio Gonzalez"], "https://doi.org/10.1145/377792.377854", "ics", 2001]], "Antonio Gonzalez": [0, ["Reducing the complexity of the issue logic", ["Ramon Canal", "Antonio Gonzalez"], "https://doi.org/10.1145/377792.377854", "ics", 2001]], "Andreas Moshovos": [0, ["Slice-processors: an implementation of operation-based prediction", ["Andreas Moshovos", "Dionisios N. Pnevmatikatos", "Amirali Baniasadi"], "https://doi.org/10.1145/377792.377856", "ics", 2001]], "Dionisios N. Pnevmatikatos": [0, ["Slice-processors: an implementation of operation-based prediction", ["Andreas Moshovos", "Dionisios N. Pnevmatikatos", "Amirali Baniasadi"], "https://doi.org/10.1145/377792.377856", "ics", 2001]], "Amirali Baniasadi": [0, ["Slice-processors: an implementation of operation-based prediction", ["Andreas Moshovos", "Dionisios N. Pnevmatikatos", "Amirali Baniasadi"], "https://doi.org/10.1145/377792.377856", "ics", 2001]], "Jin-Soo Kim": [1, ["Building a high-performance communication layer over virtual interface architecture on Linux clusters", ["Jin-Soo Kim", "Kangho Kim", "Sung-In Jung"], "https://doi.org/10.1145/377792.377858", "ics", 2001]], "Kangho Kim": [0.767865851521492, ["Building a high-performance communication layer over virtual interface architecture on Linux clusters", ["Jin-Soo Kim", "Kangho Kim", "Sung-In Jung"], "https://doi.org/10.1145/377792.377858", "ics", 2001]], "Sung-In Jung": [0.9487590342760086, ["Building a high-performance communication layer over virtual interface architecture on Linux clusters", ["Jin-Soo Kim", "Kangho Kim", "Sung-In Jung"], "https://doi.org/10.1145/377792.377858", "ics", 2001]], "Matt Postiff": [0, ["Integrating superscalar processor components to implement register caching", ["Matt Postiff", "David A. Greene", "Steven E. Raasch", "Trevor N. Mudge"], "https://doi.org/10.1145/377792.377859", "ics", 2001]], "David A. Greene": [0, ["Integrating superscalar processor components to implement register caching", ["Matt Postiff", "David A. Greene", "Steven E. Raasch", "Trevor N. Mudge"], "https://doi.org/10.1145/377792.377859", "ics", 2001]], "Steven E. Raasch": [0, ["Integrating superscalar processor components to implement register caching", ["Matt Postiff", "David A. Greene", "Steven E. Raasch", "Trevor N. Mudge"], "https://doi.org/10.1145/377792.377859", "ics", 2001]], "Trevor N. Mudge": [0, ["Integrating superscalar processor components to implement register caching", ["Matt Postiff", "David A. Greene", "Steven E. Raasch", "Trevor N. Mudge"], "https://doi.org/10.1145/377792.377859", "ics", 2001]], "Mark N. Yankelevsky": [0, ["alpha-coral: a multigrain, multithreaded processor architecture", ["Mark N. Yankelevsky", "Constantine D. Polychronopoulos"], "https://doi.org/10.1145/377792.377861", "ics", 2001]], "Chong-liang Ooi": [0, ["Multiplex: unifying conventional and speculative thread-level parallelism on a chip multiprocessor", ["Chong-liang Ooi", "Seon Wook Kim", "Il Park", "Rudolf Eigenmann", "Babak Falsafi", "T. N. Vijaykumar"], "https://doi.org/10.1145/377792.377863", "ics", 2001]], "Seon Wook Kim": [1, ["Multiplex: unifying conventional and speculative thread-level parallelism on a chip multiprocessor", ["Chong-liang Ooi", "Seon Wook Kim", "Il Park", "Rudolf Eigenmann", "Babak Falsafi", "T. N. Vijaykumar"], "https://doi.org/10.1145/377792.377863", "ics", 2001]], "Il Park": [0.00313264480791986, ["Multiplex: unifying conventional and speculative thread-level parallelism on a chip multiprocessor", ["Chong-liang Ooi", "Seon Wook Kim", "Il Park", "Rudolf Eigenmann", "Babak Falsafi", "T. N. Vijaykumar"], "https://doi.org/10.1145/377792.377863", "ics", 2001]], "Rudolf Eigenmann": [0, ["Multiplex: unifying conventional and speculative thread-level parallelism on a chip multiprocessor", ["Chong-liang Ooi", "Seon Wook Kim", "Il Park", "Rudolf Eigenmann", "Babak Falsafi", "T. N. Vijaykumar"], "https://doi.org/10.1145/377792.377863", "ics", 2001]], "Babak Falsafi": [0, ["Multiplex: unifying conventional and speculative thread-level parallelism on a chip multiprocessor", ["Chong-liang Ooi", "Seon Wook Kim", "Il Park", "Rudolf Eigenmann", "Babak Falsafi", "T. N. Vijaykumar"], "https://doi.org/10.1145/377792.377863", "ics", 2001]], "T. N. Vijaykumar": [0, ["Multiplex: unifying conventional and speculative thread-level parallelism on a chip multiprocessor", ["Chong-liang Ooi", "Seon Wook Kim", "Il Park", "Rudolf Eigenmann", "Babak Falsafi", "T. N. Vijaykumar"], "https://doi.org/10.1145/377792.377863", "ics", 2001]], "Hong Tang": [0, ["Optimizing threaded MPI execution on SMP clusters", ["Hong Tang", "Tao Yang"], "https://doi.org/10.1145/377792.377895", "ics", 2001]], "Tao Yang": [0.0013258791295811534, ["Optimizing threaded MPI execution on SMP clusters", ["Hong Tang", "Tao Yang"], "https://doi.org/10.1145/377792.377895", "ics", 2001]], "George S. Almasi": [0, ["Demonstrating the scalability of a molecular dynamics application on a Petaflop computer", ["George S. Almasi", "Calin Cascaval", "Jose G. Castanos", "Monty Denneau", "Wilm E. Donath", "Maria Eleftheriou", "Mark Giampapa", "C. T. Howard Ho", "Derek Lieber", "Jose E. Moreira", "Dennis M. Newns", "Marc Snir", "Henry S. Warren Jr."], "https://doi.org/10.1145/377792.377896", "ics", 2001]], "Calin Cascaval": [0, ["Demonstrating the scalability of a molecular dynamics application on a Petaflop computer", ["George S. Almasi", "Calin Cascaval", "Jose G. Castanos", "Monty Denneau", "Wilm E. Donath", "Maria Eleftheriou", "Mark Giampapa", "C. T. Howard Ho", "Derek Lieber", "Jose E. Moreira", "Dennis M. Newns", "Marc Snir", "Henry S. Warren Jr."], "https://doi.org/10.1145/377792.377896", "ics", 2001]], "Jose G. Castanos": [0, ["Demonstrating the scalability of a molecular dynamics application on a Petaflop computer", ["George S. Almasi", "Calin Cascaval", "Jose G. Castanos", "Monty Denneau", "Wilm E. Donath", "Maria Eleftheriou", "Mark Giampapa", "C. T. Howard Ho", "Derek Lieber", "Jose E. Moreira", "Dennis M. Newns", "Marc Snir", "Henry S. Warren Jr."], "https://doi.org/10.1145/377792.377896", "ics", 2001]], "Monty Denneau": [0, ["Demonstrating the scalability of a molecular dynamics application on a Petaflop computer", ["George S. Almasi", "Calin Cascaval", "Jose G. Castanos", "Monty Denneau", "Wilm E. Donath", "Maria Eleftheriou", "Mark Giampapa", "C. T. Howard Ho", "Derek Lieber", "Jose E. Moreira", "Dennis M. Newns", "Marc Snir", "Henry S. Warren Jr."], "https://doi.org/10.1145/377792.377896", "ics", 2001]], "Wilm E. Donath": [0, ["Demonstrating the scalability of a molecular dynamics application on a Petaflop computer", ["George S. Almasi", "Calin Cascaval", "Jose G. Castanos", "Monty Denneau", "Wilm E. Donath", "Maria Eleftheriou", "Mark Giampapa", "C. T. Howard Ho", "Derek Lieber", "Jose E. Moreira", "Dennis M. Newns", "Marc Snir", "Henry S. Warren Jr."], "https://doi.org/10.1145/377792.377896", "ics", 2001]], "Maria Eleftheriou": [0, ["Demonstrating the scalability of a molecular dynamics application on a Petaflop computer", ["George S. Almasi", "Calin Cascaval", "Jose G. Castanos", "Monty Denneau", "Wilm E. Donath", "Maria Eleftheriou", "Mark Giampapa", "C. T. Howard Ho", "Derek Lieber", "Jose E. Moreira", "Dennis M. Newns", "Marc Snir", "Henry S. Warren Jr."], "https://doi.org/10.1145/377792.377896", "ics", 2001]], "Mark Giampapa": [0, ["Demonstrating the scalability of a molecular dynamics application on a Petaflop computer", ["George S. Almasi", "Calin Cascaval", "Jose G. Castanos", "Monty Denneau", "Wilm E. Donath", "Maria Eleftheriou", "Mark Giampapa", "C. T. Howard Ho", "Derek Lieber", "Jose E. Moreira", "Dennis M. Newns", "Marc Snir", "Henry S. Warren Jr."], "https://doi.org/10.1145/377792.377896", "ics", 2001]], "C. T. Howard Ho": [0, ["Demonstrating the scalability of a molecular dynamics application on a Petaflop computer", ["George S. Almasi", "Calin Cascaval", "Jose G. Castanos", "Monty Denneau", "Wilm E. Donath", "Maria Eleftheriou", "Mark Giampapa", "C. T. Howard Ho", "Derek Lieber", "Jose E. Moreira", "Dennis M. Newns", "Marc Snir", "Henry S. Warren Jr."], "https://doi.org/10.1145/377792.377896", "ics", 2001]], "Derek Lieber": [0, ["Demonstrating the scalability of a molecular dynamics application on a Petaflop computer", ["George S. Almasi", "Calin Cascaval", "Jose G. Castanos", "Monty Denneau", "Wilm E. Donath", "Maria Eleftheriou", "Mark Giampapa", "C. T. Howard Ho", "Derek Lieber", "Jose E. Moreira", "Dennis M. Newns", "Marc Snir", "Henry S. Warren Jr."], "https://doi.org/10.1145/377792.377896", "ics", 2001]], "Jose E. Moreira": [0, ["Demonstrating the scalability of a molecular dynamics application on a Petaflop computer", ["George S. Almasi", "Calin Cascaval", "Jose G. Castanos", "Monty Denneau", "Wilm E. Donath", "Maria Eleftheriou", "Mark Giampapa", "C. T. Howard Ho", "Derek Lieber", "Jose E. Moreira", "Dennis M. Newns", "Marc Snir", "Henry S. Warren Jr."], "https://doi.org/10.1145/377792.377896", "ics", 2001]], "Dennis M. Newns": [0, ["Demonstrating the scalability of a molecular dynamics application on a Petaflop computer", ["George S. Almasi", "Calin Cascaval", "Jose G. Castanos", "Monty Denneau", "Wilm E. Donath", "Maria Eleftheriou", "Mark Giampapa", "C. T. Howard Ho", "Derek Lieber", "Jose E. Moreira", "Dennis M. Newns", "Marc Snir", "Henry S. Warren Jr."], "https://doi.org/10.1145/377792.377896", "ics", 2001]], "Marc Snir": [0, ["Demonstrating the scalability of a molecular dynamics application on a Petaflop computer", ["George S. Almasi", "Calin Cascaval", "Jose G. Castanos", "Monty Denneau", "Wilm E. Donath", "Maria Eleftheriou", "Mark Giampapa", "C. T. Howard Ho", "Derek Lieber", "Jose E. Moreira", "Dennis M. Newns", "Marc Snir", "Henry S. Warren Jr."], "https://doi.org/10.1145/377792.377896", "ics", 2001]], "Henry S. Warren Jr.": [0, ["Demonstrating the scalability of a molecular dynamics application on a Petaflop computer", ["George S. Almasi", "Calin Cascaval", "Jose G. Castanos", "Monty Denneau", "Wilm E. Donath", "Maria Eleftheriou", "Mark Giampapa", "C. T. Howard Ho", "Derek Lieber", "Jose E. Moreira", "Dennis M. Newns", "Marc Snir", "Henry S. Warren Jr."], "https://doi.org/10.1145/377792.377896", "ics", 2001]], "Tzvetan Ostromsky": [0, ["Computational challenges in large-scale air pollution modelling", ["Tzvetan Ostromsky", "Wojciech Owczarz", "Zahari Zlatev"], "https://doi.org/10.1145/377792.377898", "ics", 2001]], "Wojciech Owczarz": [0, ["Computational challenges in large-scale air pollution modelling", ["Tzvetan Ostromsky", "Wojciech Owczarz", "Zahari Zlatev"], "https://doi.org/10.1145/377792.377898", "ics", 2001]], "Zahari Zlatev": [0, ["Computational challenges in large-scale air pollution modelling", ["Tzvetan Ostromsky", "Wojciech Owczarz", "Zahari Zlatev"], "https://doi.org/10.1145/377792.377898", "ics", 2001]], "Claudia Roberta Calidonna": [0, ["A network of cellular automata for a landslide simulation", ["Claudia Roberta Calidonna", "Claudia Di Napoli", "Maurizio Giordano", "Mario Mango Furnari", "Salvatore Di Gregorio"], "https://doi.org/10.1145/377792.377900", "ics", 2001]], "Claudia Di Napoli": [0, ["A network of cellular automata for a landslide simulation", ["Claudia Roberta Calidonna", "Claudia Di Napoli", "Maurizio Giordano", "Mario Mango Furnari", "Salvatore Di Gregorio"], "https://doi.org/10.1145/377792.377900", "ics", 2001]], "Maurizio Giordano": [0, ["A network of cellular automata for a landslide simulation", ["Claudia Roberta Calidonna", "Claudia Di Napoli", "Maurizio Giordano", "Mario Mango Furnari", "Salvatore Di Gregorio"], "https://doi.org/10.1145/377792.377900", "ics", 2001]], "Mario Mango Furnari": [0, ["A network of cellular automata for a landslide simulation", ["Claudia Roberta Calidonna", "Claudia Di Napoli", "Maurizio Giordano", "Mario Mango Furnari", "Salvatore Di Gregorio"], "https://doi.org/10.1145/377792.377900", "ics", 2001]], "Salvatore Di Gregorio": [0, ["A network of cellular automata for a landslide simulation", ["Claudia Roberta Calidonna", "Claudia Di Napoli", "Maurizio Giordano", "Mario Mango Furnari", "Salvatore Di Gregorio"], "https://doi.org/10.1145/377792.377900", "ics", 2001]], "Ramesh Radhakrishnan": [0, ["Improving Java performance using hardware translation", ["Ramesh Radhakrishnan", "Ravi Bhargava", "Lizy Kurian John"], "https://doi.org/10.1145/377792.377901", "ics", 2001]], "Ravi Bhargava": [0, ["Improving Java performance using hardware translation", ["Ramesh Radhakrishnan", "Ravi Bhargava", "Lizy Kurian John"], "https://doi.org/10.1145/377792.377901", "ics", 2001]], "Lizy Kurian John": [0, ["Improving Java performance using hardware translation", ["Ramesh Radhakrishnan", "Ravi Bhargava", "Lizy Kurian John"], "https://doi.org/10.1145/377792.377901", "ics", 2001]], "Pramod G. Joisha": [0, ["A framework for efficient reuse of binary code in Java", ["Pramod G. Joisha", "Samuel P. Midkiff", "Mauricio J. Serrano", "Manish Gupta"], "https://doi.org/10.1145/377792.377902", "ics", 2001]], "Samuel P. Midkiff": [0, ["A framework for efficient reuse of binary code in Java", ["Pramod G. Joisha", "Samuel P. Midkiff", "Mauricio J. Serrano", "Manish Gupta"], "https://doi.org/10.1145/377792.377902", "ics", 2001]], "Manish Gupta": [0, ["A framework for efficient reuse of binary code in Java", ["Pramod G. Joisha", "Samuel P. Midkiff", "Mauricio J. Serrano", "Manish Gupta"], "https://doi.org/10.1145/377792.377902", "ics", 2001]], "Richard Tran Mills": [0, ["Algorithmic modifications to the Jacobi-Davidson parallel eigensolver to dynamically balance external CPU and memory load", ["Richard Tran Mills", "Andreas Stathopoulos", "Evgenia Smirni"], "https://doi.org/10.1145/377792.377903", "ics", 2001]], "Andreas Stathopoulos": [0, ["Algorithmic modifications to the Jacobi-Davidson parallel eigensolver to dynamically balance external CPU and memory load", ["Richard Tran Mills", "Andreas Stathopoulos", "Evgenia Smirni"], "https://doi.org/10.1145/377792.377903", "ics", 2001]], "Evgenia Smirni": [0, ["Algorithmic modifications to the Jacobi-Davidson parallel eigensolver to dynamically balance external CPU and memory load", ["Richard Tran Mills", "Andreas Stathopoulos", "Evgenia Smirni"], "https://doi.org/10.1145/377792.377903", "ics", 2001]], "Sergio Briguglio": [0, ["Workload decomposition for particle simulation applications on hierarchical distributed-shared memory parallel systems with integration of HPF and OpenMP", ["Sergio Briguglio", "Beniamino Di Martino", "Gregorio Vlad"], "https://doi.org/10.1145/377792.377904", "ics", 2001]], "Beniamino Di Martino": [0, ["Workload decomposition for particle simulation applications on hierarchical distributed-shared memory parallel systems with integration of HPF and OpenMP", ["Sergio Briguglio", "Beniamino Di Martino", "Gregorio Vlad"], "https://doi.org/10.1145/377792.377904", "ics", 2001]], "Gregorio Vlad": [0, ["Workload decomposition for particle simulation applications on hierarchical distributed-shared memory parallel systems with integration of HPF and OpenMP", ["Sergio Briguglio", "Beniamino Di Martino", "Gregorio Vlad"], "https://doi.org/10.1145/377792.377904", "ics", 2001]], "Nancy Tran": [0, ["ARIMA time series modeling and forecasting for adaptive I/O prefetching", ["Nancy Tran", "Daniel A. Reed"], "https://doi.org/10.1145/377792.377905", "ics", 2001]], "Daniel A. Reed": [0, ["ARIMA time series modeling and forecasting for adaptive I/O prefetching", ["Nancy Tran", "Daniel A. Reed"], "https://doi.org/10.1145/377792.377905", "ics", 2001]], "Abdel-Hameed A. Badawy": [0, ["Evaluating the impact of memory system performance on software prefetching and locality optimizations", ["Abdel-Hameed A. Badawy", "Aneesh Aggarwal", "Donald Yeung", "Chau-Wen Tseng"], "https://doi.org/10.1145/377792.377906", "ics", 2001]], "Aneesh Aggarwal": [0, ["Evaluating the impact of memory system performance on software prefetching and locality optimizations", ["Abdel-Hameed A. Badawy", "Aneesh Aggarwal", "Donald Yeung", "Chau-Wen Tseng"], "https://doi.org/10.1145/377792.377906", "ics", 2001]], "Donald Yeung": [0, ["Evaluating the impact of memory system performance on software prefetching and locality optimizations", ["Abdel-Hameed A. Badawy", "Aneesh Aggarwal", "Donald Yeung", "Chau-Wen Tseng"], "https://doi.org/10.1145/377792.377906", "ics", 2001]], "Chau-Wen Tseng": [0, ["Evaluating the impact of memory system performance on software prefetching and locality optimizations", ["Abdel-Hameed A. Badawy", "Aneesh Aggarwal", "Donald Yeung", "Chau-Wen Tseng"], "https://doi.org/10.1145/377792.377906", "ics", 2001]], "Daniel Ortega": [0, ["A novel renaming mechanism that boosts software prefetching", ["Daniel Ortega", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1145/377792.377907", "ics", 2001]]}