\hypertarget{group__smc__hal}{}\section{Smc\+\_\+hal}
\label{group__smc__hal}\index{Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file \hyperlink{fsl__smc__hal_8h}{fsl\+\_\+smc\+\_\+hal.\+h}
\end{DoxyCompactItemize}
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__smc__power__mode__protection__config}{\+\_\+smc\+\_\+power\+\_\+mode\+\_\+protection\+\_\+config}
\begin{DoxyCompactList}\small\item\em Power mode protection configuration. \end{DoxyCompactList}\item 
struct \hyperlink{struct__smc__power__mode__config}{\+\_\+smc\+\_\+power\+\_\+mode\+\_\+config}
\begin{DoxyCompactList}\small\item\em Power mode control configuration used for calling the S\+M\+C\+\_\+\+S\+Y\+S\+\_\+\+Set\+Power\+Mode A\+PI. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \hyperlink{group__smc__hal_gadd864c409720de3fed5b226fa10e0b2d}{\+\_\+power\+\_\+modes} \hyperlink{group__smc__hal_gaabb544d3244b2616aba0a5dca3e18341}{power\+\_\+modes\+\_\+t}\hypertarget{group__smc__hal_gaabb544d3244b2616aba0a5dca3e18341}{}\label{group__smc__hal_gaabb544d3244b2616aba0a5dca3e18341}

\begin{DoxyCompactList}\small\item\em Power Modes. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__smc__hal_gaa517032576fb0e6693a224db2910fdda}{\+\_\+smc\+\_\+hal\+\_\+error\+\_\+code} \hyperlink{group__smc__hal_ga2b751667d499e320a58e84ac74abad59}{smc\+\_\+hal\+\_\+error\+\_\+code\+\_\+t}\hypertarget{group__smc__hal_ga2b751667d499e320a58e84ac74abad59}{}\label{group__smc__hal_ga2b751667d499e320a58e84ac74abad59}

\begin{DoxyCompactList}\small\item\em Error code definition for the system mode controller manager A\+P\+Is. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__smc__hal_ga50d35fdd2a2912b96e155d3f0dd395a4}{\+\_\+power\+\_\+mode\+\_\+stat} \hyperlink{group__smc__hal_ga6a75e966ec5d87b8c6a81d89eca06196}{power\+\_\+mode\+\_\+stat\+\_\+t}\hypertarget{group__smc__hal_ga6a75e966ec5d87b8c6a81d89eca06196}{}\label{group__smc__hal_ga6a75e966ec5d87b8c6a81d89eca06196}

\begin{DoxyCompactList}\small\item\em Power Modes in P\+M\+S\+T\+AT. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__smc__hal_ga1d6a886af480519a30236be3c73feab2}{\+\_\+power\+\_\+modes\+\_\+protect} \hyperlink{group__smc__hal_ga91e04aaf3e5d942ab1f3f6a65f4a5dd8}{power\+\_\+modes\+\_\+protect\+\_\+t}\hypertarget{group__smc__hal_ga91e04aaf3e5d942ab1f3f6a65f4a5dd8}{}\label{group__smc__hal_ga91e04aaf3e5d942ab1f3f6a65f4a5dd8}

\begin{DoxyCompactList}\small\item\em Power Modes Protection. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__smc__hal_gac2c182287ebbb6119d8bcbb6ead71e53}{\+\_\+smc\+\_\+run\+\_\+mode} \hyperlink{group__smc__hal_ga861334db15972df1faebfec3992bf211}{smc\+\_\+run\+\_\+mode\+\_\+t}\hypertarget{group__smc__hal_ga861334db15972df1faebfec3992bf211}{}\label{group__smc__hal_ga861334db15972df1faebfec3992bf211}

\begin{DoxyCompactList}\small\item\em Run mode definition. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__smc__hal_ga107d1c64902b4a1a0270a51008b854d5}{\+\_\+smc\+\_\+stop\+\_\+mode} \hyperlink{group__smc__hal_ga2fdba7a72fb477e8b4515b3a52055291}{smc\+\_\+stop\+\_\+mode\+\_\+t}\hypertarget{group__smc__hal_ga2fdba7a72fb477e8b4515b3a52055291}{}\label{group__smc__hal_ga2fdba7a72fb477e8b4515b3a52055291}

\begin{DoxyCompactList}\small\item\em Stop mode definition. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__smc__hal_ga027958611f3cd8ff735b930abe16c85c}{\+\_\+smc\+\_\+stop\+\_\+submode} \hyperlink{group__smc__hal_ga320ac5c2c75de55f308be3f6735e0268}{smc\+\_\+stop\+\_\+submode\+\_\+t}\hypertarget{group__smc__hal_ga320ac5c2c75de55f308be3f6735e0268}{}\label{group__smc__hal_ga320ac5c2c75de55f308be3f6735e0268}

\begin{DoxyCompactList}\small\item\em V\+L\+L\+S/\+L\+LS stop sub mode definition. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__smc__hal_ga0c1669996e3a8ecbefa05a8d82853d0d}{\+\_\+smc\+\_\+lpwui\+\_\+option} \hyperlink{group__smc__hal_ga6f2c4f521fe8cbb985bfd44173e5bcaf}{smc\+\_\+lpwui\+\_\+option\+\_\+t}\hypertarget{group__smc__hal_ga6f2c4f521fe8cbb985bfd44173e5bcaf}{}\label{group__smc__hal_ga6f2c4f521fe8cbb985bfd44173e5bcaf}

\begin{DoxyCompactList}\small\item\em Low Power Wake Up on Interrupt option. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__smc__hal_ga20f680799b3ac8137b69dbff639e34bb}{\+\_\+smc\+\_\+pstop\+\_\+option} \hyperlink{group__smc__hal_ga2f6c22063cc71c44fdb0afe0523b85e9}{smc\+\_\+pstop\+\_\+option\+\_\+t}\hypertarget{group__smc__hal_ga2f6c22063cc71c44fdb0afe0523b85e9}{}\label{group__smc__hal_ga2f6c22063cc71c44fdb0afe0523b85e9}

\begin{DoxyCompactList}\small\item\em Partial S\+T\+OP option. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__smc__hal_ga31c58c747f4a95851a1b6a0b73e81078}{\+\_\+smc\+\_\+por\+\_\+option} \hyperlink{group__smc__hal_ga753aaf847f5b8c29c513987f71c2feff}{smc\+\_\+por\+\_\+option\+\_\+t}\hypertarget{group__smc__hal_ga753aaf847f5b8c29c513987f71c2feff}{}\label{group__smc__hal_ga753aaf847f5b8c29c513987f71c2feff}

\begin{DoxyCompactList}\small\item\em P\+OR option. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__smc__hal_ga7e05ac2b62300e11b27f08ba5f8f5162}{\+\_\+smc\+\_\+lpo\+\_\+option} \hyperlink{group__smc__hal_ga0a666ed608cb87b9ea1eb98c59a27e93}{smc\+\_\+lpo\+\_\+option\+\_\+t}\hypertarget{group__smc__hal_ga0a666ed608cb87b9ea1eb98c59a27e93}{}\label{group__smc__hal_ga0a666ed608cb87b9ea1eb98c59a27e93}

\begin{DoxyCompactList}\small\item\em L\+PO power option. \end{DoxyCompactList}\item 
typedef enum \hyperlink{group__smc__hal_ga286330695ac8bf94e6303a37f16a9a26}{\+\_\+smc\+\_\+power\+\_\+options} \hyperlink{group__smc__hal_ga094016faa448c41d949d980e564c30d2}{smc\+\_\+power\+\_\+options\+\_\+t}\hypertarget{group__smc__hal_ga094016faa448c41d949d980e564c30d2}{}\label{group__smc__hal_ga094016faa448c41d949d980e564c30d2}

\begin{DoxyCompactList}\small\item\em Power mode control options. \end{DoxyCompactList}\item 
typedef struct \hyperlink{struct__smc__power__mode__protection__config}{\+\_\+smc\+\_\+power\+\_\+mode\+\_\+protection\+\_\+config} \hyperlink{group__smc__hal_ga436ce8544adaf5118a524c8efda9aa9c}{smc\+\_\+power\+\_\+mode\+\_\+protection\+\_\+config\+\_\+t}\hypertarget{group__smc__hal_ga436ce8544adaf5118a524c8efda9aa9c}{}\label{group__smc__hal_ga436ce8544adaf5118a524c8efda9aa9c}

\begin{DoxyCompactList}\small\item\em Power mode protection configuration. \end{DoxyCompactList}\item 
typedef struct \hyperlink{struct__smc__power__mode__config}{\+\_\+smc\+\_\+power\+\_\+mode\+\_\+config} \hyperlink{group__smc__hal_gac4d791fd10f8c9951613d7f50d91b14f}{smc\+\_\+power\+\_\+mode\+\_\+config\+\_\+t}\hypertarget{group__smc__hal_gac4d791fd10f8c9951613d7f50d91b14f}{}\label{group__smc__hal_gac4d791fd10f8c9951613d7f50d91b14f}

\begin{DoxyCompactList}\small\item\em Power mode control configuration used for calling the S\+M\+C\+\_\+\+S\+Y\+S\+\_\+\+Set\+Power\+Mode A\+PI. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__smc__hal_gadd864c409720de3fed5b226fa10e0b2d}{\+\_\+power\+\_\+modes} \{ \\*
{\bfseries k\+Power\+Mode\+Run}, 
{\bfseries k\+Power\+Mode\+Wait}, 
{\bfseries k\+Power\+Mode\+Stop}, 
{\bfseries k\+Power\+Mode\+Vlpr}, 
\\*
{\bfseries k\+Power\+Mode\+Vlpw}, 
{\bfseries k\+Power\+Mode\+Vlps}, 
{\bfseries k\+Power\+Mode\+Lls}, 
{\bfseries k\+Power\+Mode\+Vlls}, 
\\*
{\bfseries k\+Power\+Mode\+Hsrun}, 
{\bfseries k\+Power\+Mode\+Max}
 \}\hypertarget{group__smc__hal_gadd864c409720de3fed5b226fa10e0b2d}{}\label{group__smc__hal_gadd864c409720de3fed5b226fa10e0b2d}
\begin{DoxyCompactList}\small\item\em Power Modes. \end{DoxyCompactList}
\item 
enum \hyperlink{group__smc__hal_gaa517032576fb0e6693a224db2910fdda}{\+\_\+smc\+\_\+hal\+\_\+error\+\_\+code} \{ \hyperlink{group__smc__hal_ggaa517032576fb0e6693a224db2910fddaa3331a6669d92fe24181378a01cd8af02}{k\+Smc\+Hal\+Success}, 
\hyperlink{group__smc__hal_ggaa517032576fb0e6693a224db2910fddaafc775c687502b8a99c6ebfe8407d855f}{k\+Smc\+Hal\+No\+Such\+Mode\+Name}, 
\hyperlink{group__smc__hal_ggaa517032576fb0e6693a224db2910fddaae2287f4b1760f37d8553dd93d48c056d}{k\+Smc\+Hal\+Already\+In\+The\+State}, 
\hyperlink{group__smc__hal_ggaa517032576fb0e6693a224db2910fddaab430f2eaa7006465e6557e546b265736}{k\+Smc\+Hal\+Failed}
 \}\begin{DoxyCompactList}\small\item\em Error code definition for the system mode controller manager A\+P\+Is. \end{DoxyCompactList}
\item 
enum \hyperlink{group__smc__hal_ga50d35fdd2a2912b96e155d3f0dd395a4}{\+\_\+power\+\_\+mode\+\_\+stat} \{ \\*
\hyperlink{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4aa166ef823ac4247e1a9186053b0b7236}{k\+Stat\+Run} = 0x01, 
\hyperlink{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4a7b8d683cdb08239d87fc0758930ffd53}{k\+Stat\+Stop} = 0x02, 
\hyperlink{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4acea8f4d2e5a8a37ff79c5ec4416f29b9}{k\+Stat\+Vlpr} = 0x04, 
\hyperlink{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4ab17a7d49627a5d21a611d6c339f91aad}{k\+Stat\+Vlpw} = 0x08, 
\\*
\hyperlink{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4a4c7238e147a42e7cec6b1d5a43ced671}{k\+Stat\+Vlps} = 0x10, 
\hyperlink{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4a41cfc5cb86a6b0ddbad9e3f2ceb8935f}{k\+Stat\+Lls} = 0x20, 
\hyperlink{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4ad51299e211890614911587c2f9697362}{k\+Stat\+Vlls} = 0x40, 
\hyperlink{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4a9b88b31679f2aed3c0af5bdf34c02fd4}{k\+Stat\+Hsrun} = 0x80
 \}\begin{DoxyCompactList}\small\item\em Power Modes in P\+M\+S\+T\+AT. \end{DoxyCompactList}
\item 
enum \hyperlink{group__smc__hal_ga1d6a886af480519a30236be3c73feab2}{\+\_\+power\+\_\+modes\+\_\+protect} \{ \\*
\hyperlink{group__smc__hal_gga1d6a886af480519a30236be3c73feab2a96012d707ef9a93ac8c5c8a230c9b280}{k\+Allow\+Hsrun}, 
\hyperlink{group__smc__hal_gga1d6a886af480519a30236be3c73feab2a0175822301cf1360afb700026f05dfac}{k\+Allow\+Vlp}, 
\hyperlink{group__smc__hal_gga1d6a886af480519a30236be3c73feab2aa36f43291a762ec8d7be9269f98dbffe}{k\+Allow\+Lls}, 
\hyperlink{group__smc__hal_gga1d6a886af480519a30236be3c73feab2a8e7509efe8fbaea8c1e20d4cce22fed9}{k\+Allow\+Vlls}, 
\\*
{\bfseries k\+Allow\+Max}
 \}\begin{DoxyCompactList}\small\item\em Power Modes Protection. \end{DoxyCompactList}
\item 
enum \hyperlink{group__smc__hal_gac2c182287ebbb6119d8bcbb6ead71e53}{\+\_\+smc\+\_\+run\+\_\+mode} \{ \hyperlink{group__smc__hal_ggac2c182287ebbb6119d8bcbb6ead71e53a9ecfd4596ed1197665e2c14347d6497b}{k\+Smc\+Run}, 
{\bfseries k\+Smc\+Reserved\+Run}, 
\hyperlink{group__smc__hal_ggac2c182287ebbb6119d8bcbb6ead71e53a075f1b42aece9f843020a62c62590a77}{k\+Smc\+Vlpr}, 
\hyperlink{group__smc__hal_ggac2c182287ebbb6119d8bcbb6ead71e53adf9002c41c286e5ad29053f9cdb4c792}{k\+Smc\+Hsrun}
 \}\begin{DoxyCompactList}\small\item\em Run mode definition. \end{DoxyCompactList}
\item 
enum \hyperlink{group__smc__hal_ga107d1c64902b4a1a0270a51008b854d5}{\+\_\+smc\+\_\+stop\+\_\+mode} \{ \\*
\hyperlink{group__smc__hal_gga107d1c64902b4a1a0270a51008b854d5aae6ad5349426cbd86990984b24671c42}{k\+Smc\+Stop}, 
\hyperlink{group__smc__hal_gga107d1c64902b4a1a0270a51008b854d5af1827290b2b1bad2c06cedbcdfdb3277}{k\+Smc\+Reserved\+Stop1}, 
\hyperlink{group__smc__hal_gga107d1c64902b4a1a0270a51008b854d5aaf4964c45a65f831e3ad68f65d5e6d2c}{k\+Smc\+Vlps}, 
\hyperlink{group__smc__hal_gga107d1c64902b4a1a0270a51008b854d5af491cb4b29cc2d75608f8f455c40e8b3}{k\+Smc\+Lls}, 
\\*
\hyperlink{group__smc__hal_gga107d1c64902b4a1a0270a51008b854d5a85790e571986b2ba9ab8d2603aafcadf}{k\+Smc\+Vlls}
 \}\begin{DoxyCompactList}\small\item\em Stop mode definition. \end{DoxyCompactList}
\item 
enum \hyperlink{group__smc__hal_ga027958611f3cd8ff735b930abe16c85c}{\+\_\+smc\+\_\+stop\+\_\+submode} \{ {\bfseries k\+Smc\+Stop\+Sub0}, 
{\bfseries k\+Smc\+Stop\+Sub1}, 
{\bfseries k\+Smc\+Stop\+Sub2}, 
{\bfseries k\+Smc\+Stop\+Sub3}
 \}\hypertarget{group__smc__hal_ga027958611f3cd8ff735b930abe16c85c}{}\label{group__smc__hal_ga027958611f3cd8ff735b930abe16c85c}
\begin{DoxyCompactList}\small\item\em V\+L\+L\+S/\+L\+LS stop sub mode definition. \end{DoxyCompactList}
\item 
enum \hyperlink{group__smc__hal_ga0c1669996e3a8ecbefa05a8d82853d0d}{\+\_\+smc\+\_\+lpwui\+\_\+option} \{ \hyperlink{group__smc__hal_gga0c1669996e3a8ecbefa05a8d82853d0dab925d173b61b63eef95d280e798d7e06}{k\+Smc\+Lpwui\+Enabled}, 
\hyperlink{group__smc__hal_gga0c1669996e3a8ecbefa05a8d82853d0dadfbb17637adbe3770f2f046e49392c6b}{k\+Smc\+Lpwui\+Disabled}
 \}\begin{DoxyCompactList}\small\item\em Low Power Wake Up on Interrupt option. \end{DoxyCompactList}
\item 
enum \hyperlink{group__smc__hal_ga20f680799b3ac8137b69dbff639e34bb}{\+\_\+smc\+\_\+pstop\+\_\+option} \{ \hyperlink{group__smc__hal_gga20f680799b3ac8137b69dbff639e34bbaad36a6469eee8bc42452fb26868f14d3}{k\+Smc\+Pstop\+Stop}, 
\hyperlink{group__smc__hal_gga20f680799b3ac8137b69dbff639e34bba78aac1bff1f02be454b76dbc772c4f35}{k\+Smc\+Pstop\+Stop1}, 
\hyperlink{group__smc__hal_gga20f680799b3ac8137b69dbff639e34bbac22168d7f504760023c2bba5322b89c1}{k\+Smc\+Pstop\+Stop2}, 
{\bfseries k\+Smc\+Pstop\+Reserved}
 \}\begin{DoxyCompactList}\small\item\em Partial S\+T\+OP option. \end{DoxyCompactList}
\item 
enum \hyperlink{group__smc__hal_ga31c58c747f4a95851a1b6a0b73e81078}{\+\_\+smc\+\_\+por\+\_\+option} \{ \hyperlink{group__smc__hal_gga31c58c747f4a95851a1b6a0b73e81078a12db8e0816846604a2c1646fc80dcbed}{k\+Smc\+Por\+Enabled}, 
\hyperlink{group__smc__hal_gga31c58c747f4a95851a1b6a0b73e81078a9ec6b8faac0eb3f28b07aae4fef199f3}{k\+Smc\+Por\+Disabled}
 \}\begin{DoxyCompactList}\small\item\em P\+OR option. \end{DoxyCompactList}
\item 
enum \hyperlink{group__smc__hal_ga7e05ac2b62300e11b27f08ba5f8f5162}{\+\_\+smc\+\_\+lpo\+\_\+option} \{ \hyperlink{group__smc__hal_gga7e05ac2b62300e11b27f08ba5f8f5162a7833f07cbdf21c56cac0588be72963cd}{k\+Smc\+Lpo\+Enabled}, 
\hyperlink{group__smc__hal_gga7e05ac2b62300e11b27f08ba5f8f5162a4d1b11bbc8a3a05d21f07433de9222d0}{k\+Smc\+Lpo\+Disabled}
 \}\begin{DoxyCompactList}\small\item\em L\+PO power option. \end{DoxyCompactList}
\item 
enum \hyperlink{group__smc__hal_ga286330695ac8bf94e6303a37f16a9a26}{\+\_\+smc\+\_\+power\+\_\+options} \{ \hyperlink{group__smc__hal_gga286330695ac8bf94e6303a37f16a9a26a2d6e9a8d8393cce9cba910c1e4f2cedd}{k\+Smc\+Option\+Lpwui}, 
\hyperlink{group__smc__hal_gga286330695ac8bf94e6303a37f16a9a26a1fef15b24657659e778efc4ed93e66a5}{k\+Smc\+Option\+Propo}
 \}\begin{DoxyCompactList}\small\item\em Power mode control options. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{System mode controller A\+P\+Is}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group__smc__hal_ga2b751667d499e320a58e84ac74abad59}{smc\+\_\+hal\+\_\+error\+\_\+code\+\_\+t} \hyperlink{group__smc__hal_ga9a22b370f86f0e65a0b37497839fb915}{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Mode} (uint32\+\_\+t base\+Addr, const \hyperlink{group__smc__hal_gac4d791fd10f8c9951613d7f50d91b14f}{smc\+\_\+power\+\_\+mode\+\_\+config\+\_\+t} $\ast$power\+Mode\+Config)
\begin{DoxyCompactList}\small\item\em Configures the power mode. \end{DoxyCompactList}\item 
void \hyperlink{group__smc__hal_ga1fbdebece0b2d0b6a4a2835891076e20}{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Protection} (uint32\+\_\+t base\+Addr, \hyperlink{group__smc__hal_ga436ce8544adaf5118a524c8efda9aa9c}{smc\+\_\+power\+\_\+mode\+\_\+protection\+\_\+config\+\_\+t} $\ast$protect\+Config)
\begin{DoxyCompactList}\small\item\em Configures all power mode protection settings. \end{DoxyCompactList}\item 
void \hyperlink{group__smc__hal_gab0e0485296fcc2633e4e7576006d1f3d}{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Protection\+Mode} (uint32\+\_\+t base\+Addr, \hyperlink{group__smc__hal_ga91e04aaf3e5d942ab1f3f6a65f4a5dd8}{power\+\_\+modes\+\_\+protect\+\_\+t} protect, bool allow)
\begin{DoxyCompactList}\small\item\em Configures the individual power mode protection settings. \end{DoxyCompactList}\item 
bool \hyperlink{group__smc__hal_ga4dedf2e80b6506686c8d1601ada5825e}{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Protection\+Mode} (uint32\+\_\+t base\+Addr, \hyperlink{group__smc__hal_ga91e04aaf3e5d942ab1f3f6a65f4a5dd8}{power\+\_\+modes\+\_\+protect\+\_\+t} protect)
\begin{DoxyCompactList}\small\item\em Gets the the current power mode protection setting. \end{DoxyCompactList}\item 
void \hyperlink{group__smc__hal_gace81b7afd0981dd1e6fe9e1febc54a28}{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Run\+Mode} (uint32\+\_\+t base\+Addr, \hyperlink{group__smc__hal_ga861334db15972df1faebfec3992bf211}{smc\+\_\+run\+\_\+mode\+\_\+t} run\+Mode)
\begin{DoxyCompactList}\small\item\em Configures the the R\+UN mode control setting. \end{DoxyCompactList}\item 
\hyperlink{group__smc__hal_ga861334db15972df1faebfec3992bf211}{smc\+\_\+run\+\_\+mode\+\_\+t} \hyperlink{group__smc__hal_ga4af335cda8439557721d5f3c8d65de0f}{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Run\+Mode} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Gets the current R\+UN mode configuration setting. \end{DoxyCompactList}\item 
void \hyperlink{group__smc__hal_ga3882b9e8300acfdf835473f35e192ada}{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Stop\+Mode} (uint32\+\_\+t base\+Addr, \hyperlink{group__smc__hal_ga2fdba7a72fb477e8b4515b3a52055291}{smc\+\_\+stop\+\_\+mode\+\_\+t} stop\+Mode)
\begin{DoxyCompactList}\small\item\em Configures the S\+T\+OP mode control setting. \end{DoxyCompactList}\item 
\hyperlink{group__smc__hal_ga2fdba7a72fb477e8b4515b3a52055291}{smc\+\_\+stop\+\_\+mode\+\_\+t} \hyperlink{group__smc__hal_ga36b38c96e06bb17eaa90a70e268b0468}{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stop\+Mode} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Gets the current S\+T\+OP mode control settings. \end{DoxyCompactList}\item 
void \hyperlink{group__smc__hal_ga7e3f5fc54f9172862db302330677b832}{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Stop\+Sub\+Mode} (uint32\+\_\+t base\+Addr, \hyperlink{group__smc__hal_ga320ac5c2c75de55f308be3f6735e0268}{smc\+\_\+stop\+\_\+submode\+\_\+t} stop\+Sub\+Mode)
\begin{DoxyCompactList}\small\item\em Configures the stop sub mode control setting. \end{DoxyCompactList}\item 
\hyperlink{group__smc__hal_ga320ac5c2c75de55f308be3f6735e0268}{smc\+\_\+stop\+\_\+submode\+\_\+t} \hyperlink{group__smc__hal_ga75d390db241e69894b5ca1afa7e3f2c9}{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stop\+Sub\+Mode} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Gets the current stop submode configuration settings. \end{DoxyCompactList}\item 
uint8\+\_\+t \hyperlink{group__smc__hal_gaa2521b7fd5a4b3408bcf1098e2ffe650}{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stat} (uint32\+\_\+t base\+Addr)
\begin{DoxyCompactList}\small\item\em Gets the current power mode stat. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Enumeration Type Documentation}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!\+\_\+power\+\_\+mode\+\_\+stat@{\+\_\+power\+\_\+mode\+\_\+stat}}
\index{\+\_\+power\+\_\+mode\+\_\+stat@{\+\_\+power\+\_\+mode\+\_\+stat}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+power\+\_\+mode\+\_\+stat}{_power_mode_stat}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+power\+\_\+mode\+\_\+stat}}\hypertarget{group__smc__hal_ga50d35fdd2a2912b96e155d3f0dd395a4}{}\label{group__smc__hal_ga50d35fdd2a2912b96e155d3f0dd395a4}


Power Modes in P\+M\+S\+T\+AT. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Stat\+Run@{k\+Stat\+Run}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Stat\+Run@{k\+Stat\+Run}}\item[{\em 
k\+Stat\+Run\hypertarget{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4aa166ef823ac4247e1a9186053b0b7236}{}\label{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4aa166ef823ac4247e1a9186053b0b7236}
}]0000\+\_\+0001 -\/ Current power mode is R\+UN \index{k\+Stat\+Stop@{k\+Stat\+Stop}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Stat\+Stop@{k\+Stat\+Stop}}\item[{\em 
k\+Stat\+Stop\hypertarget{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4a7b8d683cdb08239d87fc0758930ffd53}{}\label{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4a7b8d683cdb08239d87fc0758930ffd53}
}]0000\+\_\+0010 -\/ Current power mode is S\+T\+OP \index{k\+Stat\+Vlpr@{k\+Stat\+Vlpr}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Stat\+Vlpr@{k\+Stat\+Vlpr}}\item[{\em 
k\+Stat\+Vlpr\hypertarget{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4acea8f4d2e5a8a37ff79c5ec4416f29b9}{}\label{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4acea8f4d2e5a8a37ff79c5ec4416f29b9}
}]0000\+\_\+0100 -\/ Current power mode is V\+L\+PR \index{k\+Stat\+Vlpw@{k\+Stat\+Vlpw}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Stat\+Vlpw@{k\+Stat\+Vlpw}}\item[{\em 
k\+Stat\+Vlpw\hypertarget{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4ab17a7d49627a5d21a611d6c339f91aad}{}\label{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4ab17a7d49627a5d21a611d6c339f91aad}
}]0000\+\_\+1000 -\/ Current power mode is V\+L\+PW \index{k\+Stat\+Vlps@{k\+Stat\+Vlps}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Stat\+Vlps@{k\+Stat\+Vlps}}\item[{\em 
k\+Stat\+Vlps\hypertarget{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4a4c7238e147a42e7cec6b1d5a43ced671}{}\label{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4a4c7238e147a42e7cec6b1d5a43ced671}
}]0001\+\_\+0000 -\/ Current power mode is V\+L\+PS \index{k\+Stat\+Lls@{k\+Stat\+Lls}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Stat\+Lls@{k\+Stat\+Lls}}\item[{\em 
k\+Stat\+Lls\hypertarget{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4a41cfc5cb86a6b0ddbad9e3f2ceb8935f}{}\label{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4a41cfc5cb86a6b0ddbad9e3f2ceb8935f}
}]0010\+\_\+0000 -\/ Current power mode is L\+LS \index{k\+Stat\+Vlls@{k\+Stat\+Vlls}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Stat\+Vlls@{k\+Stat\+Vlls}}\item[{\em 
k\+Stat\+Vlls\hypertarget{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4ad51299e211890614911587c2f9697362}{}\label{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4ad51299e211890614911587c2f9697362}
}]0100\+\_\+0000 -\/ Current power mode is V\+L\+LS \index{k\+Stat\+Hsrun@{k\+Stat\+Hsrun}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Stat\+Hsrun@{k\+Stat\+Hsrun}}\item[{\em 
k\+Stat\+Hsrun\hypertarget{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4a9b88b31679f2aed3c0af5bdf34c02fd4}{}\label{group__smc__hal_gga50d35fdd2a2912b96e155d3f0dd395a4a9b88b31679f2aed3c0af5bdf34c02fd4}
}]1000\+\_\+0000 -\/ Current power mode is H\+S\+R\+UN \end{description}
\end{Desc}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!\+\_\+power\+\_\+modes\+\_\+protect@{\+\_\+power\+\_\+modes\+\_\+protect}}
\index{\+\_\+power\+\_\+modes\+\_\+protect@{\+\_\+power\+\_\+modes\+\_\+protect}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+power\+\_\+modes\+\_\+protect}{_power_modes_protect}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+power\+\_\+modes\+\_\+protect}}\hypertarget{group__smc__hal_ga1d6a886af480519a30236be3c73feab2}{}\label{group__smc__hal_ga1d6a886af480519a30236be3c73feab2}


Power Modes Protection. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Allow\+Hsrun@{k\+Allow\+Hsrun}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Allow\+Hsrun@{k\+Allow\+Hsrun}}\item[{\em 
k\+Allow\+Hsrun\hypertarget{group__smc__hal_gga1d6a886af480519a30236be3c73feab2a96012d707ef9a93ac8c5c8a230c9b280}{}\label{group__smc__hal_gga1d6a886af480519a30236be3c73feab2a96012d707ef9a93ac8c5c8a230c9b280}
}]Allow High Speed Run mode \index{k\+Allow\+Vlp@{k\+Allow\+Vlp}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Allow\+Vlp@{k\+Allow\+Vlp}}\item[{\em 
k\+Allow\+Vlp\hypertarget{group__smc__hal_gga1d6a886af480519a30236be3c73feab2a0175822301cf1360afb700026f05dfac}{}\label{group__smc__hal_gga1d6a886af480519a30236be3c73feab2a0175822301cf1360afb700026f05dfac}
}]Allow Very-\/\+Low-\/\+Power Modes \index{k\+Allow\+Lls@{k\+Allow\+Lls}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Allow\+Lls@{k\+Allow\+Lls}}\item[{\em 
k\+Allow\+Lls\hypertarget{group__smc__hal_gga1d6a886af480519a30236be3c73feab2aa36f43291a762ec8d7be9269f98dbffe}{}\label{group__smc__hal_gga1d6a886af480519a30236be3c73feab2aa36f43291a762ec8d7be9269f98dbffe}
}]Allow Low-\/\+Leakage Stop Mode \index{k\+Allow\+Vlls@{k\+Allow\+Vlls}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Allow\+Vlls@{k\+Allow\+Vlls}}\item[{\em 
k\+Allow\+Vlls\hypertarget{group__smc__hal_gga1d6a886af480519a30236be3c73feab2a8e7509efe8fbaea8c1e20d4cce22fed9}{}\label{group__smc__hal_gga1d6a886af480519a30236be3c73feab2a8e7509efe8fbaea8c1e20d4cce22fed9}
}]Allow Very-\/\+Low-\/\+Leakage Stop Mode \end{description}
\end{Desc}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!\+\_\+smc\+\_\+hal\+\_\+error\+\_\+code@{\+\_\+smc\+\_\+hal\+\_\+error\+\_\+code}}
\index{\+\_\+smc\+\_\+hal\+\_\+error\+\_\+code@{\+\_\+smc\+\_\+hal\+\_\+error\+\_\+code}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+smc\+\_\+hal\+\_\+error\+\_\+code}{_smc_hal_error_code}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+smc\+\_\+hal\+\_\+error\+\_\+code}}\hypertarget{group__smc__hal_gaa517032576fb0e6693a224db2910fdda}{}\label{group__smc__hal_gaa517032576fb0e6693a224db2910fdda}


Error code definition for the system mode controller manager A\+P\+Is. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Smc\+Hal\+Success@{k\+Smc\+Hal\+Success}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Hal\+Success@{k\+Smc\+Hal\+Success}}\item[{\em 
k\+Smc\+Hal\+Success\hypertarget{group__smc__hal_ggaa517032576fb0e6693a224db2910fddaa3331a6669d92fe24181378a01cd8af02}{}\label{group__smc__hal_ggaa517032576fb0e6693a224db2910fddaa3331a6669d92fe24181378a01cd8af02}
}]Success \index{k\+Smc\+Hal\+No\+Such\+Mode\+Name@{k\+Smc\+Hal\+No\+Such\+Mode\+Name}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Hal\+No\+Such\+Mode\+Name@{k\+Smc\+Hal\+No\+Such\+Mode\+Name}}\item[{\em 
k\+Smc\+Hal\+No\+Such\+Mode\+Name\hypertarget{group__smc__hal_ggaa517032576fb0e6693a224db2910fddaafc775c687502b8a99c6ebfe8407d855f}{}\label{group__smc__hal_ggaa517032576fb0e6693a224db2910fddaafc775c687502b8a99c6ebfe8407d855f}
}]Cannot find the mode name specified \index{k\+Smc\+Hal\+Already\+In\+The\+State@{k\+Smc\+Hal\+Already\+In\+The\+State}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Hal\+Already\+In\+The\+State@{k\+Smc\+Hal\+Already\+In\+The\+State}}\item[{\em 
k\+Smc\+Hal\+Already\+In\+The\+State\hypertarget{group__smc__hal_ggaa517032576fb0e6693a224db2910fddaae2287f4b1760f37d8553dd93d48c056d}{}\label{group__smc__hal_ggaa517032576fb0e6693a224db2910fddaae2287f4b1760f37d8553dd93d48c056d}
}]Already in the required state \index{k\+Smc\+Hal\+Failed@{k\+Smc\+Hal\+Failed}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Hal\+Failed@{k\+Smc\+Hal\+Failed}}\item[{\em 
k\+Smc\+Hal\+Failed\hypertarget{group__smc__hal_ggaa517032576fb0e6693a224db2910fddaab430f2eaa7006465e6557e546b265736}{}\label{group__smc__hal_ggaa517032576fb0e6693a224db2910fddaab430f2eaa7006465e6557e546b265736}
}]Unknown error, operation failed \end{description}
\end{Desc}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!\+\_\+smc\+\_\+lpo\+\_\+option@{\+\_\+smc\+\_\+lpo\+\_\+option}}
\index{\+\_\+smc\+\_\+lpo\+\_\+option@{\+\_\+smc\+\_\+lpo\+\_\+option}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+smc\+\_\+lpo\+\_\+option}{_smc_lpo_option}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+smc\+\_\+lpo\+\_\+option}}\hypertarget{group__smc__hal_ga7e05ac2b62300e11b27f08ba5f8f5162}{}\label{group__smc__hal_ga7e05ac2b62300e11b27f08ba5f8f5162}


L\+PO power option. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Smc\+Lpo\+Enabled@{k\+Smc\+Lpo\+Enabled}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Lpo\+Enabled@{k\+Smc\+Lpo\+Enabled}}\item[{\em 
k\+Smc\+Lpo\+Enabled\hypertarget{group__smc__hal_gga7e05ac2b62300e11b27f08ba5f8f5162a7833f07cbdf21c56cac0588be72963cd}{}\label{group__smc__hal_gga7e05ac2b62300e11b27f08ba5f8f5162a7833f07cbdf21c56cac0588be72963cd}
}]L\+PO clock is enabled in L\+L\+S/\+V\+L\+L\+Sx \index{k\+Smc\+Lpo\+Disabled@{k\+Smc\+Lpo\+Disabled}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Lpo\+Disabled@{k\+Smc\+Lpo\+Disabled}}\item[{\em 
k\+Smc\+Lpo\+Disabled\hypertarget{group__smc__hal_gga7e05ac2b62300e11b27f08ba5f8f5162a4d1b11bbc8a3a05d21f07433de9222d0}{}\label{group__smc__hal_gga7e05ac2b62300e11b27f08ba5f8f5162a4d1b11bbc8a3a05d21f07433de9222d0}
}]L\+PO clock is disabled in L\+L\+S/\+V\+L\+L\+Sx \end{description}
\end{Desc}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!\+\_\+smc\+\_\+lpwui\+\_\+option@{\+\_\+smc\+\_\+lpwui\+\_\+option}}
\index{\+\_\+smc\+\_\+lpwui\+\_\+option@{\+\_\+smc\+\_\+lpwui\+\_\+option}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+smc\+\_\+lpwui\+\_\+option}{_smc_lpwui_option}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+smc\+\_\+lpwui\+\_\+option}}\hypertarget{group__smc__hal_ga0c1669996e3a8ecbefa05a8d82853d0d}{}\label{group__smc__hal_ga0c1669996e3a8ecbefa05a8d82853d0d}


Low Power Wake Up on Interrupt option. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Smc\+Lpwui\+Enabled@{k\+Smc\+Lpwui\+Enabled}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Lpwui\+Enabled@{k\+Smc\+Lpwui\+Enabled}}\item[{\em 
k\+Smc\+Lpwui\+Enabled\hypertarget{group__smc__hal_gga0c1669996e3a8ecbefa05a8d82853d0dab925d173b61b63eef95d280e798d7e06}{}\label{group__smc__hal_gga0c1669996e3a8ecbefa05a8d82853d0dab925d173b61b63eef95d280e798d7e06}
}]Low Power Wake Up on Interrupt enabled \index{k\+Smc\+Lpwui\+Disabled@{k\+Smc\+Lpwui\+Disabled}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Lpwui\+Disabled@{k\+Smc\+Lpwui\+Disabled}}\item[{\em 
k\+Smc\+Lpwui\+Disabled\hypertarget{group__smc__hal_gga0c1669996e3a8ecbefa05a8d82853d0dadfbb17637adbe3770f2f046e49392c6b}{}\label{group__smc__hal_gga0c1669996e3a8ecbefa05a8d82853d0dadfbb17637adbe3770f2f046e49392c6b}
}]Low Power Wake Up on Interrupt disabled \end{description}
\end{Desc}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!\+\_\+smc\+\_\+por\+\_\+option@{\+\_\+smc\+\_\+por\+\_\+option}}
\index{\+\_\+smc\+\_\+por\+\_\+option@{\+\_\+smc\+\_\+por\+\_\+option}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+smc\+\_\+por\+\_\+option}{_smc_por_option}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+smc\+\_\+por\+\_\+option}}\hypertarget{group__smc__hal_ga31c58c747f4a95851a1b6a0b73e81078}{}\label{group__smc__hal_ga31c58c747f4a95851a1b6a0b73e81078}


P\+OR option. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Smc\+Por\+Enabled@{k\+Smc\+Por\+Enabled}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Por\+Enabled@{k\+Smc\+Por\+Enabled}}\item[{\em 
k\+Smc\+Por\+Enabled\hypertarget{group__smc__hal_gga31c58c747f4a95851a1b6a0b73e81078a12db8e0816846604a2c1646fc80dcbed}{}\label{group__smc__hal_gga31c58c747f4a95851a1b6a0b73e81078a12db8e0816846604a2c1646fc80dcbed}
}]P\+OR detect circuit is enabled in V\+L\+L\+S0 \index{k\+Smc\+Por\+Disabled@{k\+Smc\+Por\+Disabled}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Por\+Disabled@{k\+Smc\+Por\+Disabled}}\item[{\em 
k\+Smc\+Por\+Disabled\hypertarget{group__smc__hal_gga31c58c747f4a95851a1b6a0b73e81078a9ec6b8faac0eb3f28b07aae4fef199f3}{}\label{group__smc__hal_gga31c58c747f4a95851a1b6a0b73e81078a9ec6b8faac0eb3f28b07aae4fef199f3}
}]P\+OR detect circuit is disabled in V\+L\+L\+S0 \end{description}
\end{Desc}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!\+\_\+smc\+\_\+power\+\_\+options@{\+\_\+smc\+\_\+power\+\_\+options}}
\index{\+\_\+smc\+\_\+power\+\_\+options@{\+\_\+smc\+\_\+power\+\_\+options}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+smc\+\_\+power\+\_\+options}{_smc_power_options}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+smc\+\_\+power\+\_\+options}}\hypertarget{group__smc__hal_ga286330695ac8bf94e6303a37f16a9a26}{}\label{group__smc__hal_ga286330695ac8bf94e6303a37f16a9a26}


Power mode control options. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Smc\+Option\+Lpwui@{k\+Smc\+Option\+Lpwui}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Option\+Lpwui@{k\+Smc\+Option\+Lpwui}}\item[{\em 
k\+Smc\+Option\+Lpwui\hypertarget{group__smc__hal_gga286330695ac8bf94e6303a37f16a9a26a2d6e9a8d8393cce9cba910c1e4f2cedd}{}\label{group__smc__hal_gga286330695ac8bf94e6303a37f16a9a26a2d6e9a8d8393cce9cba910c1e4f2cedd}
}]Low Power Wake Up on Interrupt \index{k\+Smc\+Option\+Propo@{k\+Smc\+Option\+Propo}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Option\+Propo@{k\+Smc\+Option\+Propo}}\item[{\em 
k\+Smc\+Option\+Propo\hypertarget{group__smc__hal_gga286330695ac8bf94e6303a37f16a9a26a1fef15b24657659e778efc4ed93e66a5}{}\label{group__smc__hal_gga286330695ac8bf94e6303a37f16a9a26a1fef15b24657659e778efc4ed93e66a5}
}]P\+OR option \end{description}
\end{Desc}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!\+\_\+smc\+\_\+pstop\+\_\+option@{\+\_\+smc\+\_\+pstop\+\_\+option}}
\index{\+\_\+smc\+\_\+pstop\+\_\+option@{\+\_\+smc\+\_\+pstop\+\_\+option}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+smc\+\_\+pstop\+\_\+option}{_smc_pstop_option}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+smc\+\_\+pstop\+\_\+option}}\hypertarget{group__smc__hal_ga20f680799b3ac8137b69dbff639e34bb}{}\label{group__smc__hal_ga20f680799b3ac8137b69dbff639e34bb}


Partial S\+T\+OP option. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Smc\+Pstop\+Stop@{k\+Smc\+Pstop\+Stop}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Pstop\+Stop@{k\+Smc\+Pstop\+Stop}}\item[{\em 
k\+Smc\+Pstop\+Stop\hypertarget{group__smc__hal_gga20f680799b3ac8137b69dbff639e34bbaad36a6469eee8bc42452fb26868f14d3}{}\label{group__smc__hal_gga20f680799b3ac8137b69dbff639e34bbaad36a6469eee8bc42452fb26868f14d3}
}]S\+T\+OP -\/ Normal Stop mode \index{k\+Smc\+Pstop\+Stop1@{k\+Smc\+Pstop\+Stop1}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Pstop\+Stop1@{k\+Smc\+Pstop\+Stop1}}\item[{\em 
k\+Smc\+Pstop\+Stop1\hypertarget{group__smc__hal_gga20f680799b3ac8137b69dbff639e34bba78aac1bff1f02be454b76dbc772c4f35}{}\label{group__smc__hal_gga20f680799b3ac8137b69dbff639e34bba78aac1bff1f02be454b76dbc772c4f35}
}]Partial Stop with both system and bus clocks disabled \index{k\+Smc\+Pstop\+Stop2@{k\+Smc\+Pstop\+Stop2}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Pstop\+Stop2@{k\+Smc\+Pstop\+Stop2}}\item[{\em 
k\+Smc\+Pstop\+Stop2\hypertarget{group__smc__hal_gga20f680799b3ac8137b69dbff639e34bbac22168d7f504760023c2bba5322b89c1}{}\label{group__smc__hal_gga20f680799b3ac8137b69dbff639e34bbac22168d7f504760023c2bba5322b89c1}
}]Partial Stop with system clock disabled and bus clock enabled \end{description}
\end{Desc}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!\+\_\+smc\+\_\+run\+\_\+mode@{\+\_\+smc\+\_\+run\+\_\+mode}}
\index{\+\_\+smc\+\_\+run\+\_\+mode@{\+\_\+smc\+\_\+run\+\_\+mode}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+smc\+\_\+run\+\_\+mode}{_smc_run_mode}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+smc\+\_\+run\+\_\+mode}}\hypertarget{group__smc__hal_gac2c182287ebbb6119d8bcbb6ead71e53}{}\label{group__smc__hal_gac2c182287ebbb6119d8bcbb6ead71e53}


Run mode definition. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Smc\+Run@{k\+Smc\+Run}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Run@{k\+Smc\+Run}}\item[{\em 
k\+Smc\+Run\hypertarget{group__smc__hal_ggac2c182287ebbb6119d8bcbb6ead71e53a9ecfd4596ed1197665e2c14347d6497b}{}\label{group__smc__hal_ggac2c182287ebbb6119d8bcbb6ead71e53a9ecfd4596ed1197665e2c14347d6497b}
}]normal R\+UN mode \index{k\+Smc\+Vlpr@{k\+Smc\+Vlpr}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Vlpr@{k\+Smc\+Vlpr}}\item[{\em 
k\+Smc\+Vlpr\hypertarget{group__smc__hal_ggac2c182287ebbb6119d8bcbb6ead71e53a075f1b42aece9f843020a62c62590a77}{}\label{group__smc__hal_ggac2c182287ebbb6119d8bcbb6ead71e53a075f1b42aece9f843020a62c62590a77}
}]Very-\/\+Low-\/\+Power R\+UN mode \index{k\+Smc\+Hsrun@{k\+Smc\+Hsrun}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Hsrun@{k\+Smc\+Hsrun}}\item[{\em 
k\+Smc\+Hsrun\hypertarget{group__smc__hal_ggac2c182287ebbb6119d8bcbb6ead71e53adf9002c41c286e5ad29053f9cdb4c792}{}\label{group__smc__hal_ggac2c182287ebbb6119d8bcbb6ead71e53adf9002c41c286e5ad29053f9cdb4c792}
}]High Speed Run mode (H\+S\+R\+UN) \end{description}
\end{Desc}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!\+\_\+smc\+\_\+stop\+\_\+mode@{\+\_\+smc\+\_\+stop\+\_\+mode}}
\index{\+\_\+smc\+\_\+stop\+\_\+mode@{\+\_\+smc\+\_\+stop\+\_\+mode}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{\+\_\+smc\+\_\+stop\+\_\+mode}{_smc_stop_mode}}]{\setlength{\rightskip}{0pt plus 5cm}enum {\bf \+\_\+smc\+\_\+stop\+\_\+mode}}\hypertarget{group__smc__hal_ga107d1c64902b4a1a0270a51008b854d5}{}\label{group__smc__hal_ga107d1c64902b4a1a0270a51008b854d5}


Stop mode definition. 

\begin{Desc}
\item[Enumerator]\par
\begin{description}
\index{k\+Smc\+Stop@{k\+Smc\+Stop}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Stop@{k\+Smc\+Stop}}\item[{\em 
k\+Smc\+Stop\hypertarget{group__smc__hal_gga107d1c64902b4a1a0270a51008b854d5aae6ad5349426cbd86990984b24671c42}{}\label{group__smc__hal_gga107d1c64902b4a1a0270a51008b854d5aae6ad5349426cbd86990984b24671c42}
}]Normal S\+T\+OP mode \index{k\+Smc\+Reserved\+Stop1@{k\+Smc\+Reserved\+Stop1}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Reserved\+Stop1@{k\+Smc\+Reserved\+Stop1}}\item[{\em 
k\+Smc\+Reserved\+Stop1\hypertarget{group__smc__hal_gga107d1c64902b4a1a0270a51008b854d5af1827290b2b1bad2c06cedbcdfdb3277}{}\label{group__smc__hal_gga107d1c64902b4a1a0270a51008b854d5af1827290b2b1bad2c06cedbcdfdb3277}
}]Reserved \index{k\+Smc\+Vlps@{k\+Smc\+Vlps}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Vlps@{k\+Smc\+Vlps}}\item[{\em 
k\+Smc\+Vlps\hypertarget{group__smc__hal_gga107d1c64902b4a1a0270a51008b854d5aaf4964c45a65f831e3ad68f65d5e6d2c}{}\label{group__smc__hal_gga107d1c64902b4a1a0270a51008b854d5aaf4964c45a65f831e3ad68f65d5e6d2c}
}]Very-\/\+Low-\/\+Power S\+T\+OP mode \index{k\+Smc\+Lls@{k\+Smc\+Lls}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Lls@{k\+Smc\+Lls}}\item[{\em 
k\+Smc\+Lls\hypertarget{group__smc__hal_gga107d1c64902b4a1a0270a51008b854d5af491cb4b29cc2d75608f8f455c40e8b3}{}\label{group__smc__hal_gga107d1c64902b4a1a0270a51008b854d5af491cb4b29cc2d75608f8f455c40e8b3}
}]Low-\/\+Leakage Stop mode \index{k\+Smc\+Vlls@{k\+Smc\+Vlls}!Smc\+\_\+hal@{Smc\+\_\+hal}}\index{Smc\+\_\+hal@{Smc\+\_\+hal}!k\+Smc\+Vlls@{k\+Smc\+Vlls}}\item[{\em 
k\+Smc\+Vlls\hypertarget{group__smc__hal_gga107d1c64902b4a1a0270a51008b854d5a85790e571986b2ba9ab8d2603aafcadf}{}\label{group__smc__hal_gga107d1c64902b4a1a0270a51008b854d5a85790e571986b2ba9ab8d2603aafcadf}
}]Very-\/\+Low-\/\+Leakage Stop mode \end{description}
\end{Desc}


\subsection{Function Documentation}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Protection\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Protection\+Mode}}
\index{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Protection\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Protection\+Mode}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Protection\+Mode(uint32\+\_\+t base\+Addr, power\+\_\+modes\+\_\+protect\+\_\+t protect)}{SMC_HAL_GetProtectionMode(uint32_t baseAddr, power_modes_protect_t protect)}}]{\setlength{\rightskip}{0pt plus 5cm}bool S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Protection\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf power\+\_\+modes\+\_\+protect\+\_\+t}}]{protect}
\end{DoxyParamCaption}
)}\hypertarget{group__smc__hal_ga4dedf2e80b6506686c8d1601ada5825e}{}\label{group__smc__hal_ga4dedf2e80b6506686c8d1601ada5825e}


Gets the the current power mode protection setting. 

This function gets the current power mode protection settings for a specified power mode.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Base address for current S\+MC instance. \\
\hline
{\em protect} & Power mode to set for protection \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
state Status of the protection setting
\begin{DoxyItemize}
\item true\+: Allowed
\item false\+: Not allowed 
\end{DoxyItemize}
\end{DoxyReturn}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Run\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Run\+Mode}}
\index{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Run\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Run\+Mode}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Run\+Mode(uint32\+\_\+t base\+Addr)}{SMC_HAL_GetRunMode(uint32_t baseAddr)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smc\+\_\+run\+\_\+mode\+\_\+t} S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Run\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr}
\end{DoxyParamCaption}
)}\hypertarget{group__smc__hal_ga4af335cda8439557721d5f3c8d65de0f}{}\label{group__smc__hal_ga4af335cda8439557721d5f3c8d65de0f}


Gets the current R\+UN mode configuration setting. 

This function gets the run mode settings. See the smc\+\_\+run\+\_\+mode\+\_\+t for a supported run mode on the chip family and the reference manual for details about the run mode.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Base address for current S\+MC instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
setting Run mode configuration setting 
\end{DoxyReturn}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stat@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stat}}
\index{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stat@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stat}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stat(uint32\+\_\+t base\+Addr)}{SMC_HAL_GetStat(uint32_t baseAddr)}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stat (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr}
\end{DoxyParamCaption}
)}\hypertarget{group__smc__hal_gaa2521b7fd5a4b3408bcf1098e2ffe650}{}\label{group__smc__hal_gaa2521b7fd5a4b3408bcf1098e2ffe650}


Gets the current power mode stat. 

This function returns the current power mode stat. Once application switches the power mode, it should always check the stat to check whether it runs into the specified mode or not. An application should check this mode before switching to a different mode. The system requires that only certain modes can switch to other specific modes. See the reference manual for details and the \+\_\+power\+\_\+mode\+\_\+stat for information about the power stat.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Base address for current S\+MC instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
stat Current power mode stat 
\end{DoxyReturn}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stop\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stop\+Mode}}
\index{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stop\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stop\+Mode}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stop\+Mode(uint32\+\_\+t base\+Addr)}{SMC_HAL_GetStopMode(uint32_t baseAddr)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smc\+\_\+stop\+\_\+mode\+\_\+t} S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stop\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr}
\end{DoxyParamCaption}
)}\hypertarget{group__smc__hal_ga36b38c96e06bb17eaa90a70e268b0468}{}\label{group__smc__hal_ga36b38c96e06bb17eaa90a70e268b0468}


Gets the current S\+T\+OP mode control settings. 

This function gets the stop mode settings, for example, normal stop mode, very lower power stop mode, etc. See the smc\+\_\+stop\+\_\+mode\+\_\+t for supported stop mode on the chip family and the reference manual for details about the stop mode.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Base address for current S\+MC instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
setting Current stop mode configuration setting 
\end{DoxyReturn}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stop\+Sub\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stop\+Sub\+Mode}}
\index{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stop\+Sub\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stop\+Sub\+Mode}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stop\+Sub\+Mode(uint32\+\_\+t base\+Addr)}{SMC_HAL_GetStopSubMode(uint32_t baseAddr)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smc\+\_\+stop\+\_\+submode\+\_\+t} S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Get\+Stop\+Sub\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr}
\end{DoxyParamCaption}
)}\hypertarget{group__smc__hal_ga75d390db241e69894b5ca1afa7e3f2c9}{}\label{group__smc__hal_ga75d390db241e69894b5ca1afa7e3f2c9}


Gets the current stop submode configuration settings. 

This function gets the stop submode settings. Some of the stop mode further support submodes. See the smc\+\_\+stop\+\_\+submode\+\_\+t for supported stop submodes and the reference manual for details about the submode for a specific stop mode.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Base address for current S\+MC instance. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
setting Current stop submode setting 
\end{DoxyReturn}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Mode}}
\index{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Mode}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Mode(uint32\+\_\+t base\+Addr, const smc\+\_\+power\+\_\+mode\+\_\+config\+\_\+t $\ast$power\+Mode\+Config)}{SMC_HAL_SetMode(uint32_t baseAddr, const smc_power_mode_config_t *powerModeConfig)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smc\+\_\+hal\+\_\+error\+\_\+code\+\_\+t} S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{const {\bf smc\+\_\+power\+\_\+mode\+\_\+config\+\_\+t} $\ast$}]{power\+Mode\+Config}
\end{DoxyParamCaption}
)}\hypertarget{group__smc__hal_ga9a22b370f86f0e65a0b37497839fb915}{}\label{group__smc__hal_ga9a22b370f86f0e65a0b37497839fb915}


Configures the power mode. 

This function configures the power mode control for both run, stop, and stop sub mode if needed. Also it configures the power options for a specific power mode. An application should follow the proper procedure to configure and switch power modes between different run and stop modes. For proper procedures and supported power modes, see an appropriate chip reference manual. See the smc\+\_\+power\+\_\+mode\+\_\+config\+\_\+t for required parameters to configure the power mode and the supported options. Other options may need to be individually configured through the H\+AL driver. See the H\+AL driver header file for details.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Base address for current S\+MC instance. \\
\hline
{\em power\+Mode\+Config} & Power mode configuration structure smc\+\_\+power\+\_\+mode\+\_\+config\+\_\+t \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
error\+Code S\+MC error code 
\end{DoxyReturn}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Protection@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Protection}}
\index{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Protection@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Protection}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Protection(uint32\+\_\+t base\+Addr, smc\+\_\+power\+\_\+mode\+\_\+protection\+\_\+config\+\_\+t $\ast$protect\+Config)}{SMC_HAL_SetProtection(uint32_t baseAddr, smc_power_mode_protection_config_t *protectConfig)}}]{\setlength{\rightskip}{0pt plus 5cm}void S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Protection (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf smc\+\_\+power\+\_\+mode\+\_\+protection\+\_\+config\+\_\+t} $\ast$}]{protect\+Config}
\end{DoxyParamCaption}
)}\hypertarget{group__smc__hal_ga1fbdebece0b2d0b6a4a2835891076e20}{}\label{group__smc__hal_ga1fbdebece0b2d0b6a4a2835891076e20}


Configures all power mode protection settings. 

This function configures the power mode protection settings for supported power modes in the specified chip family. The available power modes are defined in the smc\+\_\+power\+\_\+mode\+\_\+protection\+\_\+config\+\_\+t. An application should provide the protect settings for all supported power modes on the chip. This should be done at an early system level initialization stage. See the reference manual for details. This register can only write once after the power reset. If the user has only a single option to set, either use this function or use the individual set function.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Base address for current S\+MC instance. \\
\hline
{\em protect\+Config} & Configurations for the supported power mode protect settings
\begin{DoxyItemize}
\item See smc\+\_\+power\+\_\+mode\+\_\+protection\+\_\+config\+\_\+t for details. 
\end{DoxyItemize}\\
\hline
\end{DoxyParams}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Protection\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Protection\+Mode}}
\index{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Protection\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Protection\+Mode}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Protection\+Mode(uint32\+\_\+t base\+Addr, power\+\_\+modes\+\_\+protect\+\_\+t protect, bool allow)}{SMC_HAL_SetProtectionMode(uint32_t baseAddr, power_modes_protect_t protect, bool allow)}}]{\setlength{\rightskip}{0pt plus 5cm}void S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Protection\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf power\+\_\+modes\+\_\+protect\+\_\+t}}]{protect, }
\item[{bool}]{allow}
\end{DoxyParamCaption}
)}\hypertarget{group__smc__hal_gab0e0485296fcc2633e4e7576006d1f3d}{}\label{group__smc__hal_gab0e0485296fcc2633e4e7576006d1f3d}


Configures the individual power mode protection settings. 

This function only configures the power mode protection settings for a specified power mode on the specified chip family. The available power modes are defined in the smc\+\_\+power\+\_\+mode\+\_\+protection\+\_\+config\+\_\+t. See the reference manual for details. This register can only write once after the power reset.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Base address for current S\+MC instance. \\
\hline
{\em protect} & Power mode to set for protection \\
\hline
{\em allow} & Allow or not allow the power mode protection \\
\hline
\end{DoxyParams}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Run\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Run\+Mode}}
\index{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Run\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Run\+Mode}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Run\+Mode(uint32\+\_\+t base\+Addr, smc\+\_\+run\+\_\+mode\+\_\+t run\+Mode)}{SMC_HAL_SetRunMode(uint32_t baseAddr, smc_run_mode_t runMode)}}]{\setlength{\rightskip}{0pt plus 5cm}void S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Run\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf smc\+\_\+run\+\_\+mode\+\_\+t}}]{run\+Mode}
\end{DoxyParamCaption}
)}\hypertarget{group__smc__hal_gace81b7afd0981dd1e6fe9e1febc54a28}{}\label{group__smc__hal_gace81b7afd0981dd1e6fe9e1febc54a28}


Configures the the R\+UN mode control setting. 

This function sets the run mode settings, for example, normal run mode, very lower power run mode, etc. See the smc\+\_\+run\+\_\+mode\+\_\+t for supported run mode on the chip family and the reference manual for details about the run mode.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Base address for current S\+MC instance. \\
\hline
{\em run\+Mode} & Run mode setting defined in smc\+\_\+run\+\_\+mode\+\_\+t \\
\hline
\end{DoxyParams}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Stop\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Stop\+Mode}}
\index{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Stop\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Stop\+Mode}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Stop\+Mode(uint32\+\_\+t base\+Addr, smc\+\_\+stop\+\_\+mode\+\_\+t stop\+Mode)}{SMC_HAL_SetStopMode(uint32_t baseAddr, smc_stop_mode_t stopMode)}}]{\setlength{\rightskip}{0pt plus 5cm}void S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Stop\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf smc\+\_\+stop\+\_\+mode\+\_\+t}}]{stop\+Mode}
\end{DoxyParamCaption}
)}\hypertarget{group__smc__hal_ga3882b9e8300acfdf835473f35e192ada}{}\label{group__smc__hal_ga3882b9e8300acfdf835473f35e192ada}


Configures the S\+T\+OP mode control setting. 

This function sets the stop mode settings, for example, normal stop mode, very lower power stop mode, etc. See the smc\+\_\+stop\+\_\+mode\+\_\+t for supported stop mode on the chip family and the reference manual for details about the stop mode.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Base address for current S\+MC instance. \\
\hline
{\em stop\+Mode} & Stop mode defined in smc\+\_\+stop\+\_\+mode\+\_\+t \\
\hline
\end{DoxyParams}
\index{Smc\+\_\+hal@{Smc\+\_\+hal}!S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Stop\+Sub\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Stop\+Sub\+Mode}}
\index{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Stop\+Sub\+Mode@{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Stop\+Sub\+Mode}!Smc\+\_\+hal@{Smc\+\_\+hal}}
\subsubsection[{\texorpdfstring{S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Stop\+Sub\+Mode(uint32\+\_\+t base\+Addr, smc\+\_\+stop\+\_\+submode\+\_\+t stop\+Sub\+Mode)}{SMC_HAL_SetStopSubMode(uint32_t baseAddr, smc_stop_submode_t stopSubMode)}}]{\setlength{\rightskip}{0pt plus 5cm}void S\+M\+C\+\_\+\+H\+A\+L\+\_\+\+Set\+Stop\+Sub\+Mode (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{base\+Addr, }
\item[{{\bf smc\+\_\+stop\+\_\+submode\+\_\+t}}]{stop\+Sub\+Mode}
\end{DoxyParamCaption}
)}\hypertarget{group__smc__hal_ga7e3f5fc54f9172862db302330677b832}{}\label{group__smc__hal_ga7e3f5fc54f9172862db302330677b832}


Configures the stop sub mode control setting. 

This function sets the stop submode settings. Some of the stop mode further supports submodes. See the smc\+\_\+stop\+\_\+submode\+\_\+t for supported stop submodes and the reference manual for details about the submodes for a specific stop mode.


\begin{DoxyParams}{Parameters}
{\em base\+Addr} & Base address for current S\+MC instance. \\
\hline
{\em stop\+Sub\+Mode} & Stop submode setting defined in smc\+\_\+stop\+\_\+submode\+\_\+t \\
\hline
\end{DoxyParams}
