{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715926987026 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715926987026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 17 18:23:06 2024 " "Processing started: Fri May 17 18:23:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715926987026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1715926987026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off recop -c recop --convert_bdf_to_vhdl=C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off recop -c recop --convert_bdf_to_vhdl=C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progCounterTest.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1715926987026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progcountertest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file progcountertest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 progCounterTest " "Found entity 1: progCounterTest" {  } { { "progcountertest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progcountertest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715926988758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1715926988758 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1715926988785 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "control_unit inst7 " "Block or symbol \"control_unit\" of instance \"inst7\" overlaps another block or symbol" {  } { { "progcountertest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progcountertest.bdf" { { -208 2248 2496 96 "inst7" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Design Software" 0 -1 1715926988791 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk control_unit inst7 " "Port \"clk\" of type control_unit and instance \"inst7\" is missing source signal" {  } { { "progcountertest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progcountertest.bdf" { { -208 2248 2496 96 "inst7" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Design Software" 0 -1 1715926988792 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "clkIn " "Pin \"clkIn\" not connected" {  } { { "progcountertest.bdf" "" { Schematic "C:/Users/ianku/OneDrive/Documents/Github/cs701-recop/recop/progcountertest.bdf" { { -184 2080 2256 -168 "clkIn" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Design Software" 0 -1 1715926988793 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create VHDL File 0 s 3 s Quartus Prime " "Quartus Prime Create VHDL File was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4677 " "Peak virtual memory: 4677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715926988803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 17 18:23:08 2024 " "Processing ended: Fri May 17 18:23:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715926988803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715926988803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715926988803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1715926988803 ""}
