\hypertarget{union__hw__llwu__f2}{}\section{\+\_\+hw\+\_\+llwu\+\_\+f2 Union Reference}
\label{union__hw__llwu__f2}\index{\+\_\+hw\+\_\+llwu\+\_\+f2@{\+\_\+hw\+\_\+llwu\+\_\+f2}}


H\+W\+\_\+\+L\+L\+W\+U\+\_\+\+F2 -\/ L\+L\+WU Flag 2 register (W1C)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+llwu.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__llwu__f2_1_1__hw__llwu__f2__bitfields}{\+\_\+hw\+\_\+llwu\+\_\+f2\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__llwu__f2_ad318a908631a536ab39d6eeeb863f037}{}\label{union__hw__llwu__f2_ad318a908631a536ab39d6eeeb863f037}

\item 
struct \hyperlink{struct__hw__llwu__f2_1_1__hw__llwu__f2__bitfields}{\+\_\+hw\+\_\+llwu\+\_\+f2\+::\+\_\+hw\+\_\+llwu\+\_\+f2\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__llwu__f2_aa2c88ea662d7cf6aaa7fba63024b7818}{}\label{union__hw__llwu__f2_aa2c88ea662d7cf6aaa7fba63024b7818}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+L\+L\+W\+U\+\_\+\+F2 -\/ L\+L\+WU Flag 2 register (W1C) 

Reset value\+: 0x00U

L\+L\+W\+U\+\_\+\+F2 contains the wakeup flags indicating which wakeup source caused the M\+CU to exit L\+LS or V\+L\+LS mode. For L\+LS, this is the source causing the C\+PU interrupt flow. For V\+L\+LS, this is the source causing the M\+CU reset flow. The external wakeup flags are read-\/only and clearing a flag is accomplished by a write of a 1 to the corresponding W\+U\+Fx bit. The wakeup flag (W\+U\+Fx), if set, will remain set if the associated W\+U\+P\+Ex bit is cleared. This register is reset on Chip Reset not V\+L\+LS and by reset types that trigger Chip Reset not V\+L\+LS. It is unaffected by reset types that do not trigger Chip Reset not V\+L\+LS. See the Introduction\+Information found here describes the registers of the Reset Control Module (R\+CM). The R\+CM implements many of the reset functions for the chip. See the chip\textquotesingle{}s reset chapter for more information. details for more information. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+llwu.\+h\end{DoxyCompactItemize}
