from util import int2addr


defs = dict(
#***** THIS IS A MACHINE GENERATED FILE - DO NOT EDIT ********************
#***** Created: 2010-08-20 14:22 ******* Source: ATmega328P.xml **********
#*************************************************************************
#* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
#* 
#* Number            : AVR000
#* File Name         : "m328Pdef.inc"
#* Title             : Register/Bit Definitions for the ATmega328P
#* Date              : 2010-08-20
#* Version           : 2.35
#* Support E-mail    : avr@atmel.com
#* Target MCU        : ATmega328P
#* 
#* DESCRIPTION
#* When including this file in the assembly program file, all I/O register 
#* names and I/O register bit names appearing in the data book can be used.
#* In addition, the six registers forming the three data pointers X, Y and 
#* Z have been assigned names XL - ZH. Highest RAM address for Internal 
#* SRAM is also defined 
#* 
#* The Register names are represented by their hexadecimal address.
#* 
#* The Register Bit names are represented by their bit number (0-7).
#* 
#* Please observe the difference in using the bit names with instructions
#* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
#* (skip if bit in register set/cleared). The following example illustrates
#* this:
#* 
#* in    r16,PORTB             #read PORTB latch
#* sbr   r16,(1<<PB6)+(1<<PB5) #set PB6 and PB5 (use masks, not bit#)
#* out   PORTB,r16             #output to PORTB
#* 
#* in    r16,TIFR              #read the Timer Interrupt Flag Register
#* sbrc  r16,TOV0              #test the overflow flag (use bit#)
#* rjmp  TOV0_is_set           #jump if set
#* ...                         #otherwise do something else
#*************************************************************************

#ifndef _M328PDEF_INC_
#define _M328PDEF_INC_


#pragma partinc 0

# ***** SPECIFY DEVICE ***************************************************
#.device ATmega328P
#pragma AVRPART ADMIN PART_NAME ATmega328P
SIGNATURE_000	= 0x1e,
SIGNATURE_001	= 0x95,
SIGNATURE_002	= 0x0f,

#pragma AVRPART CORE CORE_VERSION V2E


# ***** I/O REGISTER DEFINITIONS *****************************************
# NOTE:
# Definitions marked "MEMORY MAPPED"are extended I/O ports
# and cannot be used with IN/OUT instructions
UDR0	= 0xc6,	# MEMORY MAPPED
UBRR0L	= 0xc4,	# MEMORY MAPPED
UBRR0H	= 0xc5,	# MEMORY MAPPED
UCSR0C	= 0xc2,	# MEMORY MAPPED
UCSR0B	= 0xc1,	# MEMORY MAPPED
UCSR0A	= 0xc0,	# MEMORY MAPPED
TWAMR	= 0xbd,	# MEMORY MAPPED
TWCR	= 0xbc,	# MEMORY MAPPED
TWDR	= 0xbb,	# MEMORY MAPPED
TWAR	= 0xba,	# MEMORY MAPPED
TWSR	= 0xb9,	# MEMORY MAPPED
TWBR	= 0xb8,	# MEMORY MAPPED
ASSR	= 0xb6,	# MEMORY MAPPED
OCR2B	= 0xb4,	# MEMORY MAPPED
OCR2A	= 0xb3,	# MEMORY MAPPED
TCNT2	= 0xb2,	# MEMORY MAPPED
TCCR2B	= 0xb1,	# MEMORY MAPPED
TCCR2A	= 0xb0,	# MEMORY MAPPED
OCR1BL	= 0x8a,	# MEMORY MAPPED
OCR1BH	= 0x8b,	# MEMORY MAPPED
OCR1AL	= 0x88,	# MEMORY MAPPED
OCR1AH	= 0x89,	# MEMORY MAPPED
ICR1L	= 0x86,	# MEMORY MAPPED
ICR1H	= 0x87,	# MEMORY MAPPED
TCNT1L	= 0x84,	# MEMORY MAPPED
TCNT1H	= 0x85,	# MEMORY MAPPED
TCCR1C	= 0x82,	# MEMORY MAPPED
TCCR1B	= 0x81,	# MEMORY MAPPED
TCCR1A	= 0x80,	# MEMORY MAPPED
DIDR1	= 0x7f,	# MEMORY MAPPED
DIDR0	= 0x7e,	# MEMORY MAPPED
ADMUX	= 0x7c,	# MEMORY MAPPED
ADCSRB	= 0x7b,	# MEMORY MAPPED
ADCSRA	= 0x7a,	# MEMORY MAPPED
ADCH	= 0x79,	# MEMORY MAPPED
ADCL	= 0x78,	# MEMORY MAPPED
TIMSK2	= 0x70,	# MEMORY MAPPED
TIMSK1	= 0x6f,	# MEMORY MAPPED
TIMSK0	= 0x6e,	# MEMORY MAPPED
PCMSK1	= 0x6c,	# MEMORY MAPPED
PCMSK2	= 0x6d,	# MEMORY MAPPED
PCMSK0	= 0x6b,	# MEMORY MAPPED
EICRA	= 0x69,	# MEMORY MAPPED
PCICR	= 0x68,	# MEMORY MAPPED
OSCCAL	= 0x66,	# MEMORY MAPPED
PRR	= 0x64,	# MEMORY MAPPED
CLKPR	= 0x61,	# MEMORY MAPPED
WDTCSR	= 0x60,	# MEMORY MAPPED
SREG	= 0x3f,
SPL	= 0x3d,
SPH	= 0x3e,
SPMCSR	= 0x37,
MCUCR	= 0x35,
MCUSR	= 0x34,
SMCR	= 0x33,
ACSR	= 0x30,
SPDR	= 0x2e,
SPSR	= 0x2d,
SPCR	= 0x2c,
GPIOR2	= 0x2b,
GPIOR1	= 0x2a,
OCR0B	= 0x28,
OCR0A	= 0x27,
TCNT0	= 0x26,
TCCR0B	= 0x25,
TCCR0A	= 0x24,
GTCCR	= 0x23,
EEARH	= 0x22,
EEARL	= 0x21,
EEDR	= 0x20,
EECR	= 0x1f,
GPIOR0	= 0x1e,
EIMSK	= 0x1d,
EIFR	= 0x1c,
PCIFR	= 0x1b,
TIFR2	= 0x17,
TIFR1	= 0x16,
TIFR0	= 0x15,
PORTD	= 0x0b,
DDRD	= 0x0a,
PIND	= 0x09,
PORTC	= 0x08,
DDRC	= 0x07,
PINC	= 0x06,
PORTB	= 0x05,
DDRB	= 0x04,
PINB	= 0x03,

) ; defs.update( # Hit "more than 255 args" error!

# ***** BIT DEFINITIONS **************************************************

# ***** USART0 ***********************
# UDR0 - USART I/O Data Register
UDR0_0	= 0,	# USART I/O Data Register bit 0
UDR0_1	= 1,	# USART I/O Data Register bit 1
UDR0_2	= 2,	# USART I/O Data Register bit 2
UDR0_3	= 3,	# USART I/O Data Register bit 3
UDR0_4	= 4,	# USART I/O Data Register bit 4
UDR0_5	= 5,	# USART I/O Data Register bit 5
UDR0_6	= 6,	# USART I/O Data Register bit 6
UDR0_7	= 7,	# USART I/O Data Register bit 7

# UCSR0A - USART Control and Status Register A
MPCM0	= 0,	# Multi-processor Communication Mode
U2X0	= 1,	# Double the USART transmission speed
UPE0	= 2,	# Parity Error
DOR0	= 3,	# Data overRun
FE0	= 4,	# Framing Error
UDRE0	= 5,	# USART Data Register Empty
TXC0	= 6,	# USART Transmitt Complete
RXC0	= 7,	# USART Receive Complete

# UCSR0B - USART Control and Status Register B
TXB80	= 0,	# Transmit Data Bit 8
RXB80	= 1,	# Receive Data Bit 8
UCSZ02	= 2,	# Character Size
TXEN0	= 3,	# Transmitter Enable
RXEN0	= 4,	# Receiver Enable
UDRIE0	= 5,	# USART Data register Empty Interrupt Enable
TXCIE0	= 6,	# TX Complete Interrupt Enable
RXCIE0	= 7,	# RX Complete Interrupt Enable

# UCSR0C - USART Control and Status Register C
UCPOL0	= 0,	# Clock Polarity
UCSZ00	= 1,	# Character Size
UCSZ01	= 2,	# Character Size
USBS0	= 3,	# Stop Bit Select
UPM00	= 4,	# Parity Mode Bit 0
UPM01	= 5,	# Parity Mode Bit 1
UMSEL00	= 6,	# USART Mode Select
UMSEL01	= 7,	# USART Mode Select

# UBRR0H - USART Baud Rate Register High Byte
UBRR8	= 0,	# USART Baud Rate Register bit 8
UBRR9	= 1,	# USART Baud Rate Register bit 9
UBRR10	= 2,	# USART Baud Rate Register bit 10
UBRR11	= 3,	# USART Baud Rate Register bit 11

# UBRR0L - USART Baud Rate Register Low Byte
_UBRR0	= 0,	# USART Baud Rate Register bit 0
_UBRR1	= 1,	# USART Baud Rate Register bit 1
UBRR2	= 2,	# USART Baud Rate Register bit 2
UBRR3	= 3,	# USART Baud Rate Register bit 3
UBRR4	= 4,	# USART Baud Rate Register bit 4
UBRR5	= 5,	# USART Baud Rate Register bit 5
UBRR6	= 6,	# USART Baud Rate Register bit 6
UBRR7	= 7,	# USART Baud Rate Register bit 7


# ***** TWI **************************
# TWAMR - TWI (Slave) Address Mask Register
TWAM0	= 1,	# 
TWAM1	= 2,	# 
TWAM2	= 3,	# 
TWAM3	= 4,	# 
TWAM4	= 5,	# 
TWAM5	= 6,	# 
TWAM6	= 7,	# 

# TWBR - TWI Bit Rate register
TWBR0	= 0,	# 
TWBR1	= 1,	# 
TWBR2	= 2,	# 
TWBR3	= 3,	# 
TWBR4	= 4,	# 
TWBR5	= 5,	# 
TWBR6	= 6,	# 
TWBR7	= 7,	# 

# TWCR - TWI Control Register
TWIE	= 0,	# TWI Interrupt Enable
TWEN	= 2,	# TWI Enable Bit
TWWC	= 3,	# TWI Write Collition Flag
TWSTO	= 4,	# TWI Stop Condition Bit
TWSTA	= 5,	# TWI Start Condition Bit
TWEA	= 6,	# TWI Enable Acknowledge Bit
TWINT	= 7,	# TWI Interrupt Flag

# TWSR - TWI Status Register
TWPS0	= 0,	# TWI Prescaler
TWPS1	= 1,	# TWI Prescaler
TWS3	= 3,	# TWI Status
TWS4	= 4,	# TWI Status
TWS5	= 5,	# TWI Status
TWS6	= 6,	# TWI Status
TWS7	= 7,	# TWI Status

# TWDR - TWI Data register
TWD0	= 0,	# TWI Data Register Bit 0
TWD1	= 1,	# TWI Data Register Bit 1
TWD2	= 2,	# TWI Data Register Bit 2
TWD3	= 3,	# TWI Data Register Bit 3
TWD4	= 4,	# TWI Data Register Bit 4
TWD5	= 5,	# TWI Data Register Bit 5
TWD6	= 6,	# TWI Data Register Bit 6
TWD7	= 7,	# TWI Data Register Bit 7

# TWAR - TWI (Slave) Address register
TWGCE	= 0,	# TWI General Call Recognition Enable Bit
TWA0	= 1,	# TWI (Slave) Address register Bit 0
TWA1	= 2,	# TWI (Slave) Address register Bit 1
TWA2	= 3,	# TWI (Slave) Address register Bit 2
TWA3	= 4,	# TWI (Slave) Address register Bit 3
TWA4	= 5,	# TWI (Slave) Address register Bit 4
TWA5	= 6,	# TWI (Slave) Address register Bit 5
TWA6	= 7,	# TWI (Slave) Address register Bit 6

) ; defs.update(

# ***** TIMER_COUNTER_1 **************
# TIMSK1 - Timer/Counter Interrupt Mask Register
TOIE1	= 0,	# Timer/Counter1 Overflow Interrupt Enable
OCIE1A	= 1,	# Timer/Counter1 Output CompareA Match Interrupt Enable
OCIE1B	= 2,	# Timer/Counter1 Output CompareB Match Interrupt Enable
ICIE1	= 5,	# Timer/Counter1 Input Capture Interrupt Enable

# TIFR1 - Timer/Counter Interrupt Flag register
TOV1	= 0,	# Timer/Counter1 Overflow Flag
OCF1A	= 1,	# Output Compare Flag 1A
OCF1B	= 2,	# Output Compare Flag 1B
ICF1	= 5,	# Input Capture Flag 1

# TCCR1A - Timer/Counter1 Control Register A
WGM10	= 0,	# Waveform Generation Mode
WGM11	= 1,	# Waveform Generation Mode
COM1B0	= 4,	# Compare Output Mode 1B, bit 0
COM1B1	= 5,	# Compare Output Mode 1B, bit 1
COM1A0	= 6,	# Comparet Ouput Mode 1A, bit 0
COM1A1	= 7,	# Compare Output Mode 1A, bit 1

# TCCR1B - Timer/Counter1 Control Register B
CS10	= 0,	# Prescaler source of Timer/Counter 1
CS11	= 1,	# Prescaler source of Timer/Counter 1
CS12	= 2,	# Prescaler source of Timer/Counter 1
WGM12	= 3,	# Waveform Generation Mode
WGM13	= 4,	# Waveform Generation Mode
ICES1	= 6,	# Input Capture 1 Edge Select
ICNC1	= 7,	# Input Capture 1 Noise Canceler

# TCCR1C - Timer/Counter1 Control Register C
FOC1B	= 6,	# 
FOC1A	= 7,	# 

# GTCCR - General Timer/Counter Control Register
PSRSYNC	= 0,	# Prescaler Reset Timer/Counter1 and Timer/Counter0
TSM	= 7,	# Timer/Counter Synchronization Mode


# ***** TIMER_COUNTER_2 **************
# TIMSK2 - Timer/Counter Interrupt Mask register
TOIE2	= 0,	# Timer/Counter2 Overflow Interrupt Enable
##TOIE2A	= TOIE2	# For compatibility
OCIE2A	= 1,	# Timer/Counter2 Output Compare Match A Interrupt Enable
OCIE2B	= 2,	# Timer/Counter2 Output Compare Match B Interrupt Enable

# TIFR2 - Timer/Counter Interrupt Flag Register
TOV2	= 0,	# Timer/Counter2 Overflow Flag
OCF2A	= 1,	# Output Compare Flag 2A
OCF2B	= 2,	# Output Compare Flag 2B

# TCCR2A - Timer/Counter2 Control Register A
WGM20	= 0,	# Waveform Genration Mode
WGM21	= 1,	# Waveform Genration Mode
COM2B0	= 4,	# Compare Output Mode bit 0
COM2B1	= 5,	# Compare Output Mode bit 1
COM2A0	= 6,	# Compare Output Mode bit 1
COM2A1	= 7,	# Compare Output Mode bit 1

# TCCR2B - Timer/Counter2 Control Register B
CS20	= 0,	# Clock Select bit 0
CS21	= 1,	# Clock Select bit 1
CS22	= 2,	# Clock Select bit 2
WGM22	= 3,	# Waveform Generation Mode
FOC2B	= 6,	# Force Output Compare B
FOC2A	= 7,	# Force Output Compare A

# TCNT2 - Timer/Counter2
TCNT2_0	= 0,	# Timer/Counter 2 bit 0
TCNT2_1	= 1,	# Timer/Counter 2 bit 1
TCNT2_2	= 2,	# Timer/Counter 2 bit 2
TCNT2_3	= 3,	# Timer/Counter 2 bit 3
TCNT2_4	= 4,	# Timer/Counter 2 bit 4
TCNT2_5	= 5,	# Timer/Counter 2 bit 5
TCNT2_6	= 6,	# Timer/Counter 2 bit 6
TCNT2_7	= 7,	# Timer/Counter 2 bit 7

# OCR2A - Timer/Counter2 Output Compare Register A
OCR2A_0	= 0,	# Timer/Counter2 Output Compare Register Bit 0
OCR2A_1	= 1,	# Timer/Counter2 Output Compare Register Bit 1
OCR2A_2	= 2,	# Timer/Counter2 Output Compare Register Bit 2
OCR2A_3	= 3,	# Timer/Counter2 Output Compare Register Bit 3
OCR2A_4	= 4,	# Timer/Counter2 Output Compare Register Bit 4
OCR2A_5	= 5,	# Timer/Counter2 Output Compare Register Bit 5
OCR2A_6	= 6,	# Timer/Counter2 Output Compare Register Bit 6
OCR2A_7	= 7,	# Timer/Counter2 Output Compare Register Bit 7

# OCR2B - Timer/Counter2 Output Compare Register B
OCR2B_0	= 0,	# Timer/Counter2 Output Compare Register Bit 0
OCR2B_1	= 1,	# Timer/Counter2 Output Compare Register Bit 1
OCR2B_2	= 2,	# Timer/Counter2 Output Compare Register Bit 2
OCR2B_3	= 3,	# Timer/Counter2 Output Compare Register Bit 3
OCR2B_4	= 4,	# Timer/Counter2 Output Compare Register Bit 4
OCR2B_5	= 5,	# Timer/Counter2 Output Compare Register Bit 5
OCR2B_6	= 6,	# Timer/Counter2 Output Compare Register Bit 6
OCR2B_7	= 7,	# Timer/Counter2 Output Compare Register Bit 7

# ASSR - Asynchronous Status Register
TCR2BUB	= 0,	# Timer/Counter Control Register2 Update Busy
TCR2AUB	= 1,	# Timer/Counter Control Register2 Update Busy
OCR2BUB	= 2,	# Output Compare Register 2 Update Busy
OCR2AUB	= 3,	# Output Compare Register2 Update Busy
TCN2UB	= 4,	# Timer/Counter2 Update Busy
AS2	= 5,	# Asynchronous Timer/Counter2
EXCLK	= 6,	# Enable External Clock Input

# GTCCR - General Timer Counter Control register
PSRASY	= 1,	# Prescaler Reset Timer/Counter2
##PSR2	= PSRASY	# For compatibility
#TSM	= 7	# Timer/Counter Synchronization Mode

) ; defs.update(

# ***** AD_CONVERTER *****************
# ADMUX - The ADC multiplexer Selection Register
MUX0	= 0,	# Analog Channel and Gain Selection Bits
MUX1	= 1,	# Analog Channel and Gain Selection Bits
MUX2	= 2,	# Analog Channel and Gain Selection Bits
MUX3	= 3,	# Analog Channel and Gain Selection Bits
ADLAR	= 5,	# Left Adjust Result
REFS0	= 6,	# Reference Selection Bit 0
REFS1	= 7,	# Reference Selection Bit 1

# ADCSRA - The ADC Control and Status register A
ADPS0	= 0,	# ADC  Prescaler Select Bits
ADPS1	= 1,	# ADC  Prescaler Select Bits
ADPS2	= 2,	# ADC  Prescaler Select Bits
ADIE	= 3,	# ADC Interrupt Enable
ADIF	= 4,	# ADC Interrupt Flag
ADATE	= 5,	# ADC  Auto Trigger Enable
ADSC	= 6,	# ADC Start Conversion
ADEN	= 7,	# ADC Enable

# ADCSRB - The ADC Control and Status register B
ADTS0	= 0,	# ADC Auto Trigger Source bit 0
ADTS1	= 1,	# ADC Auto Trigger Source bit 1
ADTS2	= 2,	# ADC Auto Trigger Source bit 2
ACME	= 6,	# 

# ADCH - ADC Data Register High Byte
ADCH0	= 0,	# ADC Data Register High Byte Bit 0
ADCH1	= 1,	# ADC Data Register High Byte Bit 1
ADCH2	= 2,	# ADC Data Register High Byte Bit 2
ADCH3	= 3,	# ADC Data Register High Byte Bit 3
ADCH4	= 4,	# ADC Data Register High Byte Bit 4
ADCH5	= 5,	# ADC Data Register High Byte Bit 5
ADCH6	= 6,	# ADC Data Register High Byte Bit 6
ADCH7	= 7,	# ADC Data Register High Byte Bit 7

# ADCL - ADC Data Register Low Byte
ADCL0	= 0,	# ADC Data Register Low Byte Bit 0
ADCL1	= 1,	# ADC Data Register Low Byte Bit 1
ADCL2	= 2,	# ADC Data Register Low Byte Bit 2
ADCL3	= 3,	# ADC Data Register Low Byte Bit 3
ADCL4	= 4,	# ADC Data Register Low Byte Bit 4
ADCL5	= 5,	# ADC Data Register Low Byte Bit 5
ADCL6	= 6,	# ADC Data Register Low Byte Bit 6
ADCL7	= 7,	# ADC Data Register Low Byte Bit 7

# DIDR0 - Digital Input Disable Register
ADC0D	= 0,	# 
ADC1D	= 1,	# 
ADC2D	= 2,	# 
ADC3D	= 3,	# 
ADC4D	= 4,	# 
ADC5D	= 5,	# 


# ***** ANALOG_COMPARATOR ************
# ACSR - Analog Comparator Control And Status Register
ACIS0	= 0,	# Analog Comparator Interrupt Mode Select bit 0
ACIS1	= 1,	# Analog Comparator Interrupt Mode Select bit 1
ACIC	= 2,	# Analog Comparator Input Capture Enable
ACIE	= 3,	# Analog Comparator Interrupt Enable
ACI	= 4,	# Analog Comparator Interrupt Flag
ACO	= 5,	# Analog Compare Output
ACBG	= 6,	# Analog Comparator Bandgap Select
ACD	= 7,	# Analog Comparator Disable

# DIDR1 - Digital Input Disable Register 1
AIN0D	= 0,	# AIN0 Digital Input Disable
AIN1D	= 1,	# AIN1 Digital Input Disable


# ***** PORTB ************************
# PORTB - Port B Data Register
PORTB0	= 0,	# Port B Data Register bit 0
PB0	= 0,	# For compatibility
PORTB1	= 1,	# Port B Data Register bit 1
PB1	= 1,	# For compatibility
PORTB2	= 2,	# Port B Data Register bit 2
PB2	= 2,	# For compatibility
PORTB3	= 3,	# Port B Data Register bit 3
PB3	= 3,	# For compatibility
PORTB4	= 4,	# Port B Data Register bit 4
PB4	= 4,	# For compatibility
PORTB5	= 5,	# Port B Data Register bit 5
PB5	= 5,	# For compatibility
PORTB6	= 6,	# Port B Data Register bit 6
PB6	= 6,	# For compatibility
PORTB7	= 7,	# Port B Data Register bit 7
PB7	= 7,	# For compatibility

# DDRB - Port B Data Direction Register
DDB0	= 0,	# Port B Data Direction Register bit 0
DDB1	= 1,	# Port B Data Direction Register bit 1
DDB2	= 2,	# Port B Data Direction Register bit 2
DDB3	= 3,	# Port B Data Direction Register bit 3
DDB4	= 4,	# Port B Data Direction Register bit 4
DDB5	= 5,	# Port B Data Direction Register bit 5
DDB6	= 6,	# Port B Data Direction Register bit 6
DDB7	= 7,	# Port B Data Direction Register bit 7

# PINB - Port B Input Pins
PINB0	= 0,	# Port B Input Pins bit 0
PINB1	= 1,	# Port B Input Pins bit 1
PINB2	= 2,	# Port B Input Pins bit 2
PINB3	= 3,	# Port B Input Pins bit 3
PINB4	= 4,	# Port B Input Pins bit 4
PINB5	= 5,	# Port B Input Pins bit 5
PINB6	= 6,	# Port B Input Pins bit 6
PINB7	= 7,	# Port B Input Pins bit 7


) ; defs.update(

# ***** PORTC ************************
# PORTC - Port C Data Register
PORTC0	= 0,	# Port C Data Register bit 0
PC0	= 0,	# For compatibility
PORTC1	= 1,	# Port C Data Register bit 1
PC1	= 1,	# For compatibility
PORTC2	= 2,	# Port C Data Register bit 2
PC2	= 2,	# For compatibility
PORTC3	= 3,	# Port C Data Register bit 3
PC3	= 3,	# For compatibility
PORTC4	= 4,	# Port C Data Register bit 4
PC4	= 4,	# For compatibility
PORTC5	= 5,	# Port C Data Register bit 5
PC5	= 5,	# For compatibility
PORTC6	= 6,	# Port C Data Register bit 6
PC6	= 6,	# For compatibility

# DDRC - Port C Data Direction Register
DDC0	= 0,	# Port C Data Direction Register bit 0
DDC1	= 1,	# Port C Data Direction Register bit 1
DDC2	= 2,	# Port C Data Direction Register bit 2
DDC3	= 3,	# Port C Data Direction Register bit 3
DDC4	= 4,	# Port C Data Direction Register bit 4
DDC5	= 5,	# Port C Data Direction Register bit 5
DDC6	= 6,	# Port C Data Direction Register bit 6

# PINC - Port C Input Pins
PINC0	= 0,	# Port C Input Pins bit 0
PINC1	= 1,	# Port C Input Pins bit 1
PINC2	= 2,	# Port C Input Pins bit 2
PINC3	= 3,	# Port C Input Pins bit 3
PINC4	= 4,	# Port C Input Pins bit 4
PINC5	= 5,	# Port C Input Pins bit 5
PINC6	= 6,	# Port C Input Pins bit 6


# ***** PORTD ************************
# PORTD - Port D Data Register
PORTD0	= 0,	# Port D Data Register bit 0
PD0	= 0,	# For compatibility
PORTD1	= 1,	# Port D Data Register bit 1
PD1	= 1,	# For compatibility
PORTD2	= 2,	# Port D Data Register bit 2
PD2	= 2,	# For compatibility
PORTD3	= 3,	# Port D Data Register bit 3
PD3	= 3,	# For compatibility
PORTD4	= 4,	# Port D Data Register bit 4
PD4	= 4,	# For compatibility
PORTD5	= 5,	# Port D Data Register bit 5
PD5	= 5,	# For compatibility
PORTD6	= 6,	# Port D Data Register bit 6
PD6	= 6,	# For compatibility
PORTD7	= 7,	# Port D Data Register bit 7
PD7	= 7,	# For compatibility

# DDRD - Port D Data Direction Register
DDD0	= 0,	# Port D Data Direction Register bit 0
DDD1	= 1,	# Port D Data Direction Register bit 1
DDD2	= 2,	# Port D Data Direction Register bit 2
DDD3	= 3,	# Port D Data Direction Register bit 3
DDD4	= 4,	# Port D Data Direction Register bit 4
DDD5	= 5,	# Port D Data Direction Register bit 5
DDD6	= 6,	# Port D Data Direction Register bit 6
DDD7	= 7,	# Port D Data Direction Register bit 7

# PIND - Port D Input Pins
PIND0	= 0,	# Port D Input Pins bit 0
PIND1	= 1,	# Port D Input Pins bit 1
PIND2	= 2,	# Port D Input Pins bit 2
PIND3	= 3,	# Port D Input Pins bit 3
PIND4	= 4,	# Port D Input Pins bit 4
PIND5	= 5,	# Port D Input Pins bit 5
PIND6	= 6,	# Port D Input Pins bit 6
PIND7	= 7,	# Port D Input Pins bit 7

) ; defs.update(

# ***** TIMER_COUNTER_0 **************
# TIMSK0 - Timer/Counter0 Interrupt Mask Register
TOIE0	= 0,	# Timer/Counter0 Overflow Interrupt Enable
OCIE0A	= 1,	# Timer/Counter0 Output Compare Match A Interrupt Enable
OCIE0B	= 2,	# Timer/Counter0 Output Compare Match B Interrupt Enable

# TIFR0 - Timer/Counter0 Interrupt Flag register
TOV0	= 0,	# Timer/Counter0 Overflow Flag
OCF0A	= 1,	# Timer/Counter0 Output Compare Flag 0A
OCF0B	= 2,	# Timer/Counter0 Output Compare Flag 0B

# TCCR0A - Timer/Counter  Control Register A
WGM00	= 0,	# Waveform Generation Mode
WGM01	= 1,	# Waveform Generation Mode
COM0B0	= 4,	# Compare Output Mode, Fast PWm
COM0B1	= 5,	# Compare Output Mode, Fast PWm
COM0A0	= 6,	# Compare Output Mode, Phase Correct PWM Mode
COM0A1	= 7,	# Compare Output Mode, Phase Correct PWM Mode

# TCCR0B - Timer/Counter Control Register B
CS00	= 0,	# Clock Select
CS01	= 1,	# Clock Select
CS02	= 2,	# Clock Select
WGM02	= 3,	# 
FOC0B	= 6,	# Force Output Compare B
FOC0A	= 7,	# Force Output Compare A

# TCNT0 - Timer/Counter0
TCNT0_0	= 0,	# 
TCNT0_1	= 1,	# 
TCNT0_2	= 2,	# 
TCNT0_3	= 3,	# 
TCNT0_4	= 4,	# 
TCNT0_5	= 5,	# 
TCNT0_6	= 6,	# 
TCNT0_7	= 7,	# 

# OCR0A - Timer/Counter0 Output Compare Register
OCR0A_0	= 0,	# 
OCR0A_1	= 1,	# 
OCR0A_2	= 2,	# 
OCR0A_3	= 3,	# 
OCR0A_4	= 4,	# 
OCR0A_5	= 5,	# 
OCR0A_6	= 6,	# 
OCR0A_7	= 7,	# 

# OCR0B - Timer/Counter0 Output Compare Register
OCR0B_0	= 0,	# 
OCR0B_1	= 1,	# 
OCR0B_2	= 2,	# 
OCR0B_3	= 3,	# 
OCR0B_4	= 4,	# 
OCR0B_5	= 5,	# 
OCR0B_6	= 6,	# 
OCR0B_7	= 7,	# 

# GTCCR - General Timer/Counter Control Register
#PSRSYNC	= 0	# Prescaler Reset Timer/Counter1 and Timer/Counter0
PSR10	= 0,	# For compatibility
#TSM	= 7	# Timer/Counter Synchronization Mode

) ; defs.update(

# ***** EXTERNAL_INTERRUPT ***********
# EICRA - External Interrupt Control Register
ISC00	= 0,	# External Interrupt Sense Control 0 Bit 0
ISC01	= 1,	# External Interrupt Sense Control 0 Bit 1
ISC10	= 2,	# External Interrupt Sense Control 1 Bit 0
ISC11	= 3,	# External Interrupt Sense Control 1 Bit 1

# EIMSK - External Interrupt Mask Register
INT0	= 0,	# External Interrupt Request 0 Enable
INT1	= 1,	# External Interrupt Request 1 Enable

# EIFR - External Interrupt Flag Register
INTF0	= 0,	# External Interrupt Flag 0
INTF1	= 1,	# External Interrupt Flag 1

# PCICR - Pin Change Interrupt Control Register
PCIE0	= 0,	# Pin Change Interrupt Enable 0
PCIE1	= 1,	# Pin Change Interrupt Enable 1
PCIE2	= 2,	# Pin Change Interrupt Enable 2

# PCMSK2 - Pin Change Mask Register 2
PCINT16	= 0,	# Pin Change Enable Mask 16
PCINT17	= 1,	# Pin Change Enable Mask 17
PCINT18	= 2,	# Pin Change Enable Mask 18
PCINT19	= 3,	# Pin Change Enable Mask 19
PCINT20	= 4,	# Pin Change Enable Mask 20
PCINT21	= 5,	# Pin Change Enable Mask 21
PCINT22	= 6,	# Pin Change Enable Mask 22
PCINT23	= 7,	# Pin Change Enable Mask 23

# PCMSK1 - Pin Change Mask Register 1
PCINT8	= 0,	# Pin Change Enable Mask 8
PCINT9	= 1,	# Pin Change Enable Mask 9
PCINT10	= 2,	# Pin Change Enable Mask 10
PCINT11	= 3,	# Pin Change Enable Mask 11
PCINT12	= 4,	# Pin Change Enable Mask 12
PCINT13	= 5,	# Pin Change Enable Mask 13
PCINT14	= 6,	# Pin Change Enable Mask 14

# PCMSK0 - Pin Change Mask Register 0
PCINT0	= 0,	# Pin Change Enable Mask 0
PCINT1	= 1,	# Pin Change Enable Mask 1
PCINT2	= 2,	# Pin Change Enable Mask 2
PCINT3	= 3,	# Pin Change Enable Mask 3
PCINT4	= 4,	# Pin Change Enable Mask 4
PCINT5	= 5,	# Pin Change Enable Mask 5
PCINT6	= 6,	# Pin Change Enable Mask 6
PCINT7	= 7,	# Pin Change Enable Mask 7

# PCIFR - Pin Change Interrupt Flag Register
PCIF0	= 0,	# Pin Change Interrupt Flag 0
PCIF1	= 1,	# Pin Change Interrupt Flag 1
PCIF2	= 2,	# Pin Change Interrupt Flag 2

) ; defs.update(

# ***** SPI **************************
# SPDR - SPI Data Register
SPDR0	= 0,	# SPI Data Register bit 0
SPDR1	= 1,	# SPI Data Register bit 1
SPDR2	= 2,	# SPI Data Register bit 2
SPDR3	= 3,	# SPI Data Register bit 3
SPDR4	= 4,	# SPI Data Register bit 4
SPDR5	= 5,	# SPI Data Register bit 5
SPDR6	= 6,	# SPI Data Register bit 6
SPDR7	= 7,	# SPI Data Register bit 7

# SPSR - SPI Status Register
SPI2X	= 0,	# Double SPI Speed Bit
WCOL	= 6,	# Write Collision Flag
SPIF	= 7,	# SPI Interrupt Flag

# SPCR - SPI Control Register
SPR0	= 0,	# SPI Clock Rate Select 0
SPR1	= 1,	# SPI Clock Rate Select 1
CPHA	= 2,	# Clock Phase
CPOL	= 3,	# Clock polarity
MSTR	= 4,	# Master/Slave Select
DORD	= 5,	# Data Order
SPE	= 6,	# SPI Enable
SPIE	= 7,	# SPI Interrupt Enable


# ***** WATCHDOG *********************
# WDTCSR - Watchdog Timer Control Register
WDP0	= 0,	# Watch Dog Timer Prescaler bit 0
WDP1	= 1,	# Watch Dog Timer Prescaler bit 1
WDP2	= 2,	# Watch Dog Timer Prescaler bit 2
WDE	= 3,	# Watch Dog Enable
WDCE	= 4,	# Watchdog Change Enable
WDP3	= 5,	# Watchdog Timer Prescaler Bit 3
WDIE	= 6,	# Watchdog Timeout Interrupt Enable
WDIF	= 7,	# Watchdog Timeout Interrupt Flag

) ; defs.update(

# ***** CPU **************************
# SREG - Status Register
SREG_C	= 0,	# Carry Flag
SREG_Z	= 1,	# Zero Flag
SREG_N	= 2,	# Negative Flag
SREG_V	= 3,	# Two's Complement Overflow Flag
SREG_S	= 4,	# Sign Bit
SREG_H	= 5,	# Half Carry Flag
SREG_T	= 6,	# Bit Copy Storage
SREG_I	= 7,	# Global Interrupt Enable

# OSCCAL - Oscillator Calibration Value
CAL0	= 0,	# Oscillator Calibration Value Bit0
CAL1	= 1,	# Oscillator Calibration Value Bit1
CAL2	= 2,	# Oscillator Calibration Value Bit2
CAL3	= 3,	# Oscillator Calibration Value Bit3
CAL4	= 4,	# Oscillator Calibration Value Bit4
CAL5	= 5,	# Oscillator Calibration Value Bit5
CAL6	= 6,	# Oscillator Calibration Value Bit6
CAL7	= 7,	# Oscillator Calibration Value Bit7

# CLKPR - Clock Prescale Register
CLKPS0	= 0,	# Clock Prescaler Select Bit 0
CLKPS1	= 1,	# Clock Prescaler Select Bit 1
CLKPS2	= 2,	# Clock Prescaler Select Bit 2
CLKPS3	= 3,	# Clock Prescaler Select Bit 3
CLKPCE	= 7,	# Clock Prescaler Change Enable

# SPMCSR - Store Program Memory Control and Status Register
SELFPRGEN	= 0,	# Self Programming Enable
PGERS	= 1,	# Page Erase
PGWRT	= 2,	# Page Write
BLBSET	= 3,	# Boot Lock Bit Set
RWWSRE	= 4,	# Read-While-Write section read enable
RWWSB	= 6,	# Read-While-Write Section Busy
SPMIE	= 7,	# SPM Interrupt Enable

# MCUCR - MCU Control Register
IVCE	= 0,	# 
IVSEL	= 1,	# 
PUD	= 4,	# 
BODSE	= 5,	# BOD Sleep Enable
BODS	= 6,	# BOD Sleep

# MCUSR - MCU Status Register
PORF	= 0,	# Power-on reset flag
EXTRF	= 1,	# External Reset Flag
EXTREF	= 1,	# For compatibility
BORF	= 2,	# Brown-out Reset Flag
WDRF	= 3,	# Watchdog Reset Flag

# SMCR - Sleep Mode Control Register
SE	= 0,	# Sleep Enable
SM0	= 1,	# Sleep Mode Select Bit 0
SM1	= 2,	# Sleep Mode Select Bit 1
SM2	= 3,	# Sleep Mode Select Bit 2

# GPIOR2 - General Purpose I/O Register 2
GPIOR20	= 0,	# 
GPIOR21	= 1,	# 
GPIOR22	= 2,	# 
GPIOR23	= 3,	# 
GPIOR24	= 4,	# 
GPIOR25	= 5,	# 
GPIOR26	= 6,	# 
GPIOR27	= 7,	# 

# GPIOR1 - General Purpose I/O Register 1
GPIOR10	= 0,	# 
GPIOR11	= 1,	# 
GPIOR12	= 2,	# 
GPIOR13	= 3,	# 
GPIOR14	= 4,	# 
GPIOR15	= 5,	# 
GPIOR16	= 6,	# 
GPIOR17	= 7,	# 

# GPIOR0 - General Purpose I/O Register 0
GPIOR00	= 0,	# 
GPIOR01	= 1,	# 
GPIOR02	= 2,	# 
GPIOR03	= 3,	# 
GPIOR04	= 4,	# 
GPIOR05	= 5,	# 
GPIOR06	= 6,	# 
GPIOR07	= 7,	# 

# PRR - Power Reduction Register
PRADC	= 0,	# Power Reduction ADC
PRUSART0	= 1,	# Power Reduction USART
PRSPI	= 2,	# Power Reduction Serial Peripheral Interface
PRTIM1	= 3,	# Power Reduction Timer/Counter1
PRTIM0	= 5,	# Power Reduction Timer/Counter0
PRTIM2	= 6,	# Power Reduction Timer/Counter2
PRTWI	= 7,	# Power Reduction TWI

) ; defs.update(

# ***** EEPROM ***********************
# EEARL - EEPROM Address Register Low Byte
EEAR0	= 0,	# EEPROM Read/Write Access Bit 0
EEAR1	= 1,	# EEPROM Read/Write Access Bit 1
EEAR2	= 2,	# EEPROM Read/Write Access Bit 2
EEAR3	= 3,	# EEPROM Read/Write Access Bit 3
EEAR4	= 4,	# EEPROM Read/Write Access Bit 4
EEAR5	= 5,	# EEPROM Read/Write Access Bit 5
EEAR6	= 6,	# EEPROM Read/Write Access Bit 6
EEAR7	= 7,	# EEPROM Read/Write Access Bit 7

# EEARH - EEPROM Address Register High Byte
EEAR8	= 0,	# EEPROM Read/Write Access Bit 8
EEAR9	= 1,	# EEPROM Read/Write Access Bit 9

# EEDR - EEPROM Data Register
EEDR0	= 0,	# EEPROM Data Register bit 0
EEDR1	= 1,	# EEPROM Data Register bit 1
EEDR2	= 2,	# EEPROM Data Register bit 2
EEDR3	= 3,	# EEPROM Data Register bit 3
EEDR4	= 4,	# EEPROM Data Register bit 4
EEDR5	= 5,	# EEPROM Data Register bit 5
EEDR6	= 6,	# EEPROM Data Register bit 6
EEDR7	= 7,	# EEPROM Data Register bit 7

# EECR - EEPROM Control Register
EERE	= 0,	# EEPROM Read Enable
EEPE	= 1,	# EEPROM Write Enable
EEMPE	= 2,	# EEPROM Master Write Enable
EERIE	= 3,	# EEPROM Ready Interrupt Enable
EEPM0	= 4,	# EEPROM Programming Mode Bit 0
EEPM1	= 5,	# EEPROM Programming Mode Bit 1



# ***** LOCKSBITS ********************************************************
LB1	= 0,	# Lock bit
LB2	= 1,	# Lock bit
BLB01	= 2,	# Boot Lock bit
BLB02	= 3,	# Boot Lock bit
BLB11	= 4,	# Boot lock bit
BLB12	= 5,	# Boot lock bit


# ***** FUSES ************************************************************
# LOW fuse bits
CKSEL0	= 0,	# Select Clock Source
CKSEL1	= 1,	# Select Clock Source
CKSEL2	= 2,	# Select Clock Source
CKSEL3	= 3,	# Select Clock Source
SUT0	= 4,	# Select start-up time
SUT1	= 5,	# Select start-up time
CKOUT	= 6,	# Clock output
CKDIV8	= 7,	# Divide clock by 8

# HIGH fuse bits
BOOTRST	= 0,	# Select reset vector
BOOTSZ0	= 1,	# Select boot size
BOOTSZ1	= 2,	# Select boot size
EESAVE	= 3,	# EEPROM memory is preserved through chip erase
WDTON	= 4,	# Watchdog Timer Always On
SPIEN	= 5,	# Enable Serial programming and Data Downloading
DWEN	= 6,	# debugWIRE Enable
RSTDISBL	= 7,	# External reset disable

# EXTENDED fuse bits
BODLEVEL0	= 0,	# Brown-out Detector trigger level
BODLEVEL1	= 1,	# Brown-out Detector trigger level
BODLEVEL2	= 2,	# Brown-out Detector trigger level




) ; defs.update(

# ***** DATA MEMORY DECLARATIONS *****************************************
FLASHEND	= 0x3fff,	# Note: Word address
IOEND	= 0x00ff,
SRAM_START	= 0x0100,
SRAM_SIZE	= 2048,
RAMEND	= 0x08ff,
XRAMEND	= 0x0000,
E2END	= 0x03ff,
EEPROMEND	= 0x03ff,
EEADRBITS	= 10,
#pragma AVRPART MEMORY PROG_FLASH 32768
#pragma AVRPART MEMORY EEPROM 1024
#pragma AVRPART MEMORY INT_SRAM SIZE 2048
#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100



# ***** BOOTLOADER DECLARATIONS ******************************************
NRWW_START_ADDR	= 0x3800,
NRWW_STOP_ADDR	= 0x3fff,
RWW_START_ADDR	= 0x0,
RWW_STOP_ADDR	= 0x37ff,
PAGESIZE	= 64,
FIRSTBOOTSTART	= 0x3f00,
SECONDBOOTSTART	= 0x3e00,
THIRDBOOTSTART	= 0x3c00,
FOURTHBOOTSTART	= 0x3800,
SMALLBOOTSTART	= 0x3f00, # FIRSTBOOTSTART
LARGEBOOTSTART	= 0x3800, # FOURTHBOOTSTART



# ***** INTERRUPT VECTORS ************************************************
INT0addr	= 0x0002,	# External Interrupt Request 0
INT1addr	= 0x0004,	# External Interrupt Request 1
PCI0addr	= 0x0006,	# Pin Change Interrupt Request 0
PCI1addr	= 0x0008,	# Pin Change Interrupt Request 0
PCI2addr	= 0x000a,	# Pin Change Interrupt Request 1
WDTaddr 	= 0x000c,	# Watchdog Time-out Interrupt
OC2Aaddr	= 0x000e,	# Timer/Counter2 Compare Match A
OC2Baddr	= 0x0010,	# Timer/Counter2 Compare Match A
OVF2addr	= 0x0012,	# Timer/Counter2 Overflow
ICP1addr	= 0x0014,	# Timer/Counter1 Capture Event
OC1Aaddr	= 0x0016,	# Timer/Counter1 Compare Match A
OC1Baddr	= 0x0018,	# Timer/Counter1 Compare Match B
OVF1addr	= 0x001a,	# Timer/Counter1 Overflow
OC0Aaddr	= 0x001c,	# TimerCounter0 Compare Match A
OC0Baddr	= 0x001e,	# TimerCounter0 Compare Match B
OVF0addr	= 0x0020,	# Timer/Couner0 Overflow
SPIaddr 	= 0x0022,	# SPI Serial Transfer Complete
URXCaddr	= 0x0024,	# USART Rx Complete
UDREaddr	= 0x0026,	# USART, Data Register Empty
UTXCaddr	= 0x0028,	# USART Tx Complete
ADCCaddr	= 0x002a,	# ADC Conversion Complete
ERDYaddr	= 0x002c,	# EEPROM Ready
ACIaddr 	= 0x002e,	# Analog Comparator
TWIaddr 	= 0x0030,	# Two-wire Serial Interface
SPMRaddr	= 0x0032,	# Store Program Memory Read

INT_VECTORS_SIZE	= 52,	# size in words

#endif  /* _M328PDEF_INC_ */

# ***** END OF FILE ******************************************************

##    SRAM_START=0x100,
##    RAMEND=0x08ff,
##
##    SPL=0x3d,
##    SPH=0x3e,
##    YL=28,
##    YH=29,
##
##    r8=8,
##    r16=16,
##    r17=17,
##    r26=26,
##    r27=27,
##
##    X=26,
##    Y=28,
##    Z=30,
##
##    TWBR=0xb8,
##    TWSR=0xb9,
##    UBRR0L=0xc4,
##    UBRR0H=0xc5,
##    UCSR0A=0xc0,
##    UCSR0B=0xc1,
##    UCSR0C=0xc2,
##    TXEN0=3, # Transmitter Enable
##    RXEN0=4, # Receiver Enable
##
##    RXC0=7, # USART Receive Complete
##    UDR0=0xc6,
##    UDRE0=5,
)


# Register mnemonics.
defs.update(('r%i'% n, n) for n in range(32))


defs = dict((k, int2addr(v)) for k, v in defs.items())


# ***** CPU REGISTER DEFINITIONS *****************************************
defs.update(
  XH	= defs['r27'],
  XL	= defs['r26'],
  X	= defs['r26'],
  YH	= defs['r29'],
  YL	= defs['r28'],
  Y	= defs['r28'],
  ZH	= defs['r31'],
  ZL	= defs['r30'],
  Z	= defs['r30'],
  )


##
##UCPHA0	= UCSZ00,	# For compatibility
##UDORD0	= UCSZ01	# For compatibility
##UMSEL0	= UMSEL00	# For compatibility
##UMSEL1	= UMSEL01	# For compatibility
##TWAMR0	= TWAM0	# For compatibility
##TWAM1	= 2	# 
##TWAMR1	= TWAM1	# For compatibility
##TWAM2	= 3	# 
##TWAMR2	= TWAM2	# For compatibility
##TWAM3	= 4	# 
##TWAMR3	= TWAM3	# For compatibility
##TWAM4	= 5	# 
##TWAMR4	= TWAM4	# For compatibility
##TWAM5	= 6	# 
##TWAMR5	= TWAM5	# For compatibility
##TWAM6	= 7	# 
##TWAMR6	= TWAM6	# For compatibility


if __name__ == '__main__':
  import pprint
  pprint.pprint(defs)
