Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Nov 20 19:08:10 2018
| Host         : DESKTOP-UVNHJ4T running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file hello_basys_control_sets_placed.rpt
| Design       : hello_basys
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|      8 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             132 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+---------------+--------------------------------+------------------+----------------+
|      Clock Signal     | Enable Signal |        Set/Reset Signal        | Slice Load Count | Bel Load Count |
+-----------------------+---------------+--------------------------------+------------------+----------------+
|  clk_120Hz/sel_reg[0] |               |                                |                1 |              4 |
|  clk_IBUF_BUFG        |               |                                |                2 |              4 |
|  clk_2_5Hz/sel_reg[3] |               | reset_IBUF                     |                1 |              8 |
|  clk_120Hz/sel_reg[0] |               | mux_disp/v_displays[3]_i_1_n_0 |                1 |              8 |
|  clk_IBUF_BUFG        |               | clk_2_5Hz/clear                |                8 |             58 |
|  clk_IBUF_BUFG        |               | clk_120Hz/count[0]_i_1__0_n_0  |                8 |             58 |
+-----------------------+---------------+--------------------------------+------------------+----------------+


