Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Fri Feb 28 00:43:11 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  99          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (42)
6. checking no_output_delay (57)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (57)
--------------------------------
 There are 57 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.594        0.000                      0                 3659        0.044        0.000                      0                 3659        3.458        0.000                       0                  1637  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.594        0.000                      0                 3659        0.044        0.000                      0                 3659        3.458        0.000                       0                  1637  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        ap_clk                      
(none)                      ap_clk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.594ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.339ns  (logic 1.595ns (47.765%)  route 1.744ns (52.235%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.810 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/O[4]
                         net (fo=1, routed)           0.404     3.214    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[20]
    SLICE_X69Y67         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     3.364 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[20]_i_1/O
                         net (fo=1, routed)           0.051     3.415    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_115
    SLICE_X69Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X69Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[20]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X69Y67         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[20]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.415    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.335ns  (logic 1.547ns (46.383%)  route 1.788ns (53.617%))
  Logic Levels:           6  (CARRY8=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.739 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.765    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2_n_8
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.841 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.425     3.266    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[25]
    SLICE_X68Y67         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.097     3.363 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[25]_i_1/O
                         net (fo=1, routed)           0.048     3.411    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_110
    SLICE_X68Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X68Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[25]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X68Y67         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[25]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.411    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.677ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.257ns  (logic 1.467ns (45.038%)  route 1.790ns (54.962%))
  Logic Levels:           6  (CARRY8=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.739 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.765    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2_n_8
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.821 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.408     3.229    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[24]
    SLICE_X72Y66         LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.037     3.266 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[24]_i_1/O
                         net (fo=1, routed)           0.067     3.333    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_111
    SLICE_X72Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X72Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[24]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y66         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[24]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.333    
  -------------------------------------------------------------------
                         slack                                  4.677    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 1.579ns (48.626%)  route 1.668ns (51.374%))
  Logic Levels:           6  (CARRY8=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.739 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.765    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2_n_8
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.847 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.294     3.141    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[27]
    SLICE_X72Y65         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     3.264 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[27]_i_1/O
                         net (fo=1, routed)           0.059     3.323    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_108
    SLICE_X72Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X72Y65         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[27]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y65         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[27]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.323    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.695ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 1.455ns (44.926%)  route 1.784ns (55.074%))
  Logic Levels:           7  (CARRY8=4 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.900     0.976 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTBDOUT[5]
                         net (fo=6, routed)           0.985     1.961    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTBDOUT[5]
    SLICE_X77Y65         LUT3 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.142     2.103 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[7]_i_4/O
                         net (fo=2, routed)           0.280     2.383    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[7]_i_4_n_8
    SLICE_X77Y65         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     2.435 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[7]_i_11/O
                         net (fo=1, routed)           0.016     2.451    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[7]_i_11_n_8
    SLICE_X77Y65         CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     2.568 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.594    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[7]_i_2_n_8
    SLICE_X77Y66         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.609 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.635    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[15]_i_2_n_8
    SLICE_X77Y67         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.650 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.676    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[23]_i_2_n_8
    SLICE_X77Y68         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.732 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.409     3.141    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_9_fu_655_p2[24]
    SLICE_X79Y69         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     3.299 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[24]_i_1/O
                         net (fo=1, routed)           0.016     3.315    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_176
    SLICE_X79Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X79Y69         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[24]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X79Y69         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[24]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.315    
  -------------------------------------------------------------------
                         slack                                  4.695    

Slack (MET) :             4.723ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.211ns  (logic 1.600ns (49.825%)  route 1.611ns (50.175%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.840 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/O[5]
                         net (fo=1, routed)           0.269     3.109    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[21]
    SLICE_X72Y66         LUT4 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.125     3.234 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[21]_i_1/O
                         net (fo=1, routed)           0.053     3.287    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_114
    SLICE_X72Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X72Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[21]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y66         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[21]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.287    
  -------------------------------------------------------------------
                         slack                                  4.723    

Slack (MET) :             4.743ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.190ns  (logic 1.526ns (47.833%)  route 1.664ns (52.167%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.840 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/O[7]
                         net (fo=1, routed)           0.324     3.164    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[23]
    SLICE_X68Y67         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     3.215 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[23]_i_1/O
                         net (fo=1, routed)           0.051     3.266    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_112
    SLICE_X68Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X68Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[23]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X68Y67         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[23]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.266    
  -------------------------------------------------------------------
                         slack                                  4.743    

Slack (MET) :             4.752ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 1.613ns (50.703%)  route 1.568ns (49.297%))
  Logic Levels:           6  (CARRY8=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.739 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.765    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2_n_8
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.881 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[31]_i_3/O[7]
                         net (fo=1, routed)           0.207     3.088    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[31]
    SLICE_X69Y67         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     3.211 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[31]_i_2/O
                         net (fo=1, routed)           0.046     3.257    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_104
    SLICE_X69Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X69Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[31]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X69Y67         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[31]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  4.752    

Slack (MET) :             4.763ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 1.539ns (48.545%)  route 1.631ns (51.455%))
  Logic Levels:           6  (CARRY8=3 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.739 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.765    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2_n_8
    SLICE_X73Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.881 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.265     3.146    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[29]
    SLICE_X69Y67         LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     3.195 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[29]_i_1/O
                         net (fo=1, routed)           0.051     3.246    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_106
    SLICE_X69Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X69Y67         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X69Y67         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[29]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.246    
  -------------------------------------------------------------------
                         slack                                  4.763    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.143ns  (logic 1.578ns (50.203%)  route 1.565ns (49.797%))
  Logic Levels:           5  (CARRY8=2 LUT3=1 LUT4=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y7          RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y7          RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[8])
                                                      0.888     0.964 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[8]
                         net (fo=6, routed)           1.087     2.051    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[8]
    SLICE_X73Y65         LUT3 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     2.212 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9/O
                         net (fo=2, routed)           0.168     2.379    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_9_n_8
    SLICE_X73Y65         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     2.503 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17/O
                         net (fo=1, routed)           0.009     2.512    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[15]_i_17_n_8
    SLICE_X73Y65         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.698 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.724    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[15]_i_2_n_8
    SLICE_X73Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.791 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.218     3.009    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/temp_fu_1126_p2[18]
    SLICE_X72Y66         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     3.161 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_7_fu_178[18]_i_1/O
                         net (fo=1, routed)           0.058     3.219    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_117
    SLICE_X72Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X72Y66         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[18]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y66         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_7_fu_178_reg[18]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.219    
  -------------------------------------------------------------------
                         slack                                  4.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/i_fu_52_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/i_fu_52_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/ap_clk
    SLICE_X68Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/i_fu_52_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y15         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/i_fu_52_reg[0]/Q
                         net (fo=2, routed)           0.026     0.077    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/flow_control_loop_pipe_sequential_init_U/zext_ln203_reg_219_reg[13]_0
    SLICE_X68Y15         LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.014     0.091 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/flow_control_loop_pipe_sequential_init_U/i_fu_52[0]_i_1/O
                         net (fo=1, routed)           0.017     0.108    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/flow_control_loop_pipe_sequential_init_U_n_13
    SLICE_X68Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/i_fu_52_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/ap_clk
    SLICE_X68Y15         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/i_fu_52_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X68Y15         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/i_fu_52_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln80_2_reg_1225_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/idx30_reg_372_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y15         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln80_2_reg_1225_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y15         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/add_ln80_2_reg_1225_reg[2]/Q
                         net (fo=1, routed)           0.060     0.111    bd_0_i/hls_inst/inst/add_ln80_2_reg_1225[2]
    SLICE_X64Y15         FDRE                                         r  bd_0_i/hls_inst/inst/idx30_reg_372_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.018     0.018    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y15         FDRE                                         r  bd_0_i/hls_inst/inst/idx30_reg_372_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X64Y15         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    bd_0_i/hls_inst/inst/idx30_reg_372_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_fu_98_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_fu_98_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.059ns (58.819%)  route 0.041ns (41.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X62Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_fu_98_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y36         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_fu_98_reg[3]/Q
                         net (fo=7, routed)           0.035     0.087    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_fu_98_reg[3]_0[2]
    SLICE_X62Y36         LUT5 (Prop_G5LUT_SLICEL_I3_O)
                                                      0.020     0.107 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_fu_98[4]_i_3/O
                         net (fo=1, routed)           0.006     0.113    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/add_ln99_fu_376_p2[4]
    SLICE_X62Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_fu_98_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.019     0.019    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X62Y36         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_fu_98_reg[4]/C
                         clock pessimism              0.000     0.019    
    SLICE_X62Y36         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_fu_98_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.041ns (48.235%)  route 0.044ns (51.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.054ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.012     0.012    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y31         FDRE                                         r  bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[10]/Q
                         net (fo=1, routed)           0.044     0.097    bd_0_i/hls_inst/inst/sha_info_data_U/Q[10]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.054     0.054    bd_0_i/hls_inst/inst/sha_info_data_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     0.054    
    RAMB36_X4Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[10])
                                                     -0.005     0.049    bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.882%)  route 0.046ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.054ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y30         FDRE                                         r  bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y30         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[2]/Q
                         net (fo=1, routed)           0.046     0.098    bd_0_i/hls_inst/inst/sha_info_data_U/Q[2]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.054     0.054    bd_0_i/hls_inst/inst/sha_info_data_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     0.054    
    RAMB36_X4Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[2])
                                                     -0.005     0.049    bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[29]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.085ns  (logic 0.039ns (45.882%)  route 0.046ns (54.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.054ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y34         FDRE                                         r  bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[29]/Q
                         net (fo=1, routed)           0.046     0.098    bd_0_i/hls_inst/inst/sha_info_data_U/Q[29]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[29]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.054     0.054    bd_0_i/hls_inst/inst/sha_info_data_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     0.054    
    RAMB36_X4Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[29])
                                                     -0.005     0.049    bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.098    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[27]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.086ns  (logic 0.040ns (46.512%)  route 0.046ns (53.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.054ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X59Y34         FDRE                                         r  bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/hi_bit_count_reg_1085_reg[27]/Q
                         net (fo=1, routed)           0.046     0.099    bd_0_i/hls_inst/inst/sha_info_data_U/Q[27]
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/DINBDIN[27]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.054     0.054    bd_0_i/hls_inst/inst/sha_info_data_U/ap_clk
    RAMB36_X4Y6          RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/CLKBWRCLK
                         clock pessimism              0.000     0.054    
    RAMB36_X4Y6          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKBWRCLK_DINBDIN[27])
                                                     -0.005     0.049    bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln80_2_reg_1225_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/idx30_reg_372_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y16         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln80_2_reg_1225_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y16         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/add_ln80_2_reg_1225_reg[13]/Q
                         net (fo=1, routed)           0.066     0.117    bd_0_i/hls_inst/inst/add_ln80_2_reg_1225[13]
    SLICE_X64Y16         FDRE                                         r  bd_0_i/hls_inst/inst/idx30_reg_372_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X64Y16         FDRE                                         r  bd_0_i/hls_inst/inst/idx30_reg_372_reg[13]/C
                         clock pessimism              0.000     0.019    
    SLICE_X64Y16         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/idx30_reg_372_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/add_ln80_3_reg_1204_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/idx32_reg_383_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.104ns  (logic 0.038ns (36.538%)  route 0.066ns (63.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y21         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln80_3_reg_1204_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/add_ln80_3_reg_1204_reg[3]/Q
                         net (fo=1, routed)           0.066     0.117    bd_0_i/hls_inst/inst/add_ln80_3_reg_1204[3]
    SLICE_X63Y21         FDRE                                         r  bd_0_i/hls_inst/inst/idx32_reg_383_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.019     0.019    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y21         FDRE                                         r  bd_0_i/hls_inst/inst/idx32_reg_383_reg[3]/C
                         clock pessimism              0.000     0.019    
    SLICE_X63Y21         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.066    bd_0_i/hls_inst/inst/idx32_reg_383_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_1_fu_106_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_1_fu_106_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.054ns (52.271%)  route 0.049ns (47.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X62Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_1_fu_106_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y41         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_1_fu_106_reg[5]/Q
                         net (fo=11, routed)          0.034     0.085    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_1_fu_106_reg[5]
    SLICE_X62Y41         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.100 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_1_fu_106[5]_i_1/O
                         net (fo=1, routed)           0.015     0.115    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/add_ln105_fu_428_p2[5]
    SLICE_X62Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_1_fu_106_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.018     0.018    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X62Y41         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_1_fu_106_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X62Y41         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/i_1_fu_106_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y3   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y4   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y5   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X4Y6   bd_0_i/hls_inst/inst/sha_info_data_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y12  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         8.000       6.431      RAMB36_X5Y12  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         8.000       6.645      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y3   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y3   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y7   bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y2   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y3   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458      RAMB36_X4Y3   bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.050ns  (logic 0.050ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X83Y57         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     0.050 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.050    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ap_ctrl_start
                            (input port)
  Destination:            ap_ctrl_idle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.022ns  (logic 0.022ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  ap_ctrl_start (IN)
                         net (fo=2, unset)            0.000     0.000    bd_0_i/hls_inst/inst/ap_start
    SLICE_X83Y57         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     0.022 r  bd_0_i/hls_inst/inst/ap_idle_INST_0/O
                         net (fo=0)                   0.000     0.022    ap_ctrl_idle
                                                                      r  ap_ctrl_idle (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  ap_clk
  To Clock:  

Max Delay            57 Endpoints
Min Delay            57 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.963ns  (logic 0.963ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[0])
                                                      0.963     1.039 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[0]
                         net (fo=5, unset)            0.000     1.039    outdata_d0[0]
                                                                      r  outdata_d0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.916ns  (logic 0.916ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[1])
                                                      0.916     0.992 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[1]
                         net (fo=5, unset)            0.000     0.992    outdata_d0[1]
                                                                      r  outdata_d0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.908ns  (logic 0.908ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[3])
                                                      0.908     0.984 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[3]
                         net (fo=5, unset)            0.000     0.984    outdata_d0[3]
                                                                      r  outdata_d0[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.906ns  (logic 0.906ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[2])
                                                      0.906     0.982 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[2]
                         net (fo=5, unset)            0.000     0.982    outdata_d0[2]
                                                                      r  outdata_d0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.900ns  (logic 0.900ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[5])
                                                      0.900     0.976 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[5]
                         net (fo=5, unset)            0.000     0.976    outdata_d0[5]
                                                                      r  outdata_d0[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.899ns  (logic 0.899ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[6])
                                                      0.899     0.975 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[6]
                         net (fo=5, unset)            0.000     0.975    outdata_d0[6]
                                                                      r  outdata_d0[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.899ns  (logic 0.899ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[7])
                                                      0.899     0.975 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[7]
                         net (fo=5, unset)            0.000     0.975    outdata_d0[7]
                                                                      r  outdata_d0[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.890ns  (logic 0.890ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[4])
                                                      0.890     0.966 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[4]
                         net (fo=5, unset)            0.000     0.966    outdata_d0[4]
                                                                      r  outdata_d0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.884ns  (logic 0.884ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[9])
                                                      0.884     0.960 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[9]
                         net (fo=5, unset)            0.000     0.960    outdata_d0[9]
                                                                      r  outdata_d0[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_d0[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.882ns  (logic 0.882ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/sha_info_digest_U/ap_clk
    RAMB36_X5Y12         RAMB36E2                                     r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y12         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[11])
                                                      0.882     0.958 r  bd_0_i/hls_inst/inst/sha_info_digest_U/ram_reg_bram_0/DOUTBDOUT[11]
                         net (fo=5, unset)            0.000     0.958    outdata_d0[11]
                                                                      r  outdata_d0[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/j_fu_182_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_i_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y26         FDRE                                         r  bd_0_i/hls_inst/inst/j_fu_182_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/j_fu_182_reg[0]/Q
                         net (fo=7, unset)            0.000     0.051    in_i_address0[0]
                                                                      r  in_i_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            in_i_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y24         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[3]/Q
                         net (fo=80, unset)           0.000     0.051    in_i_ce0
                                                                      r  in_i_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_start_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X65Y24         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_start_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395_ap_start_reg_reg/Q
                         net (fo=51, unset)           0.000     0.052    indata_ce0
                                                                      r  indata_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/zext_ln219_reg_105_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_address0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/ap_clk
    SLICE_X83Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/zext_ln219_reg_105_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/zext_ln219_reg_105_reg[0]/Q
                         net (fo=0)                   0.000     0.052    outdata_address0[0]
                                                                      r  outdata_address0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/zext_ln219_reg_105_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_address0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/ap_clk
    SLICE_X83Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/zext_ln219_reg_105_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/zext_ln219_reg_105_reg[1]/Q
                         net (fo=0)                   0.000     0.052    outdata_address0[1]
                                                                      r  outdata_address0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_ce0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/ap_clk
    SLICE_X83Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=0)                   0.000     0.052    outdata_ce0
                                                                      r  outdata_ce0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/ap_enable_reg_pp0_iter1_reg/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_we0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.039ns  (logic 0.039ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/ap_clk
    SLICE_X83Y56         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/ap_enable_reg_pp0_iter1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/ap_enable_reg_pp0_iter1_reg/Q
                         net (fo=0)                   0.000     0.052    outdata_we0
                                                                      r  outdata_we0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/zext_ln219_reg_105_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            outdata_address0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.040ns  (logic 0.040ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.013     0.013    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/ap_clk
    SLICE_X83Y57         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/zext_ln219_reg_105_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y57         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_219_3_fu_433/zext_ln219_reg_105_reg[2]/Q
                         net (fo=0)                   0.000     0.053    outdata_address0[2]
                                                                      r  outdata_address0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/j_fu_48_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.130ns  (logic 0.075ns (57.886%)  route 0.055ns (42.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/ap_clk
    SLICE_X66Y12         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/j_fu_48_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y12         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/j_fu_48_reg[4]/Q
                         net (fo=4, routed)           0.055     0.106    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/flow_control_loop_pipe_sequential_init_U/j_fu_48[4]
    SLICE_X66Y14         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.036     0.142 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/flow_control_loop_pipe_sequential_init_U/indata_address0[4]_INST_0/O
                         net (fo=0)                   0.000     0.142    indata_address0[4]
                                                                      r  indata_address0[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/j_fu_48_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            indata_address0[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.142ns  (logic 0.072ns (50.541%)  route 0.070ns (49.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.012     0.012    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/ap_clk
    SLICE_X66Y13         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/j_fu_48_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y13         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/j_fu_48_reg[10]/Q
                         net (fo=4, routed)           0.056     0.107    bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/flow_control_loop_pipe_sequential_init_U/j_fu_48[10]
    SLICE_X66Y14         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     0.140 r  bd_0_i/hls_inst/inst/grp_sha_stream_Pipeline_VITIS_LOOP_201_1_VITIS_LOOP_202_2_fu_395/flow_control_loop_pipe_sequential_init_U/indata_address0[10]_INST_0/O
                         net (fo=0)                   0.014     0.154    indata_address0[10]
                                                                      r  indata_address0[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  ap_clk

Max Delay           286 Endpoints
Min Delay           286 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.837ns  (logic 1.141ns (62.112%)  route 0.696ns (37.888%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y28         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y28         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     0.339 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[3]
                         net (fo=2, routed)           0.290     0.629    bd_0_i/hls_inst/inst/add_ln152_fu_558_p2[13]
    SLICE_X61Y29         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.777 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31/O
                         net (fo=1, routed)           0.022     0.799    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31_n_8
    SLICE_X61Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.052     1.010    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X61Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     1.102 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.180     1.282    bd_0_i/hls_inst/inst/icmp_ln152_fu_564_p2
    SLICE_X63Y31         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     1.382 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.013     1.395    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X63Y31         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.587 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.613    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X63Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.628 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.654    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X63Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.669 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.695    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1_n_8
    SLICE_X63Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     1.811 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.026     1.837    bd_0_i/hls_inst/inst/add_ln156_fu_606_p2[31]
    SLICE_X63Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.836ns  (logic 1.141ns (62.146%)  route 0.695ns (37.854%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y28         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y28         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     0.339 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[3]
                         net (fo=2, routed)           0.290     0.629    bd_0_i/hls_inst/inst/add_ln152_fu_558_p2[13]
    SLICE_X61Y29         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.777 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31/O
                         net (fo=1, routed)           0.022     0.799    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31_n_8
    SLICE_X61Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.052     1.010    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X61Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     1.102 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.180     1.282    bd_0_i/hls_inst/inst/icmp_ln152_fu_564_p2
    SLICE_X63Y31         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     1.382 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.013     1.395    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X63Y31         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.587 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.613    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X63Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.628 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.654    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X63Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.669 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.695    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1_n_8
    SLICE_X63Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.811 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]_i_1/O[5]
                         net (fo=1, routed)           0.025     1.836    bd_0_i/hls_inst/inst/add_ln156_fu_606_p2[29]
    SLICE_X63Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[29]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.824ns  (logic 1.128ns (61.842%)  route 0.696ns (38.158%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y28         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y28         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     0.339 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[3]
                         net (fo=2, routed)           0.290     0.629    bd_0_i/hls_inst/inst/add_ln152_fu_558_p2[13]
    SLICE_X61Y29         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.777 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31/O
                         net (fo=1, routed)           0.022     0.799    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31_n_8
    SLICE_X61Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.052     1.010    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X61Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     1.102 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.180     1.282    bd_0_i/hls_inst/inst/icmp_ln152_fu_564_p2
    SLICE_X63Y31         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     1.382 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.013     1.395    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X63Y31         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.587 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.613    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X63Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.628 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.654    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X63Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.669 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.695    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1_n_8
    SLICE_X63Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     1.798 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]_i_1/O[6]
                         net (fo=1, routed)           0.026     1.824    bd_0_i/hls_inst/inst/add_ln156_fu_606_p2[30]
    SLICE_X63Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[30]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.806ns  (logic 1.111ns (61.517%)  route 0.695ns (38.483%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y28         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y28         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     0.339 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[3]
                         net (fo=2, routed)           0.290     0.629    bd_0_i/hls_inst/inst/add_ln152_fu_558_p2[13]
    SLICE_X61Y29         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.777 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31/O
                         net (fo=1, routed)           0.022     0.799    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31_n_8
    SLICE_X61Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.052     1.010    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X61Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     1.102 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.180     1.282    bd_0_i/hls_inst/inst/icmp_ln152_fu_564_p2
    SLICE_X63Y31         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     1.382 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.013     1.395    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X63Y31         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.587 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.613    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X63Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.628 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.654    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X63Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.669 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.695    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1_n_8
    SLICE_X63Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.086     1.781 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]_i_1/O[4]
                         net (fo=1, routed)           0.025     1.806    bd_0_i/hls_inst/inst/add_ln156_fu_606_p2[28]
    SLICE_X63Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[28]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.803ns  (logic 1.107ns (61.398%)  route 0.696ns (38.602%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y28         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y28         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     0.339 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[3]
                         net (fo=2, routed)           0.290     0.629    bd_0_i/hls_inst/inst/add_ln152_fu_558_p2[13]
    SLICE_X61Y29         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.777 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31/O
                         net (fo=1, routed)           0.022     0.799    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31_n_8
    SLICE_X61Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.052     1.010    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X61Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     1.102 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.180     1.282    bd_0_i/hls_inst/inst/icmp_ln152_fu_564_p2
    SLICE_X63Y31         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     1.382 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.013     1.395    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X63Y31         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.587 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.613    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X63Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.628 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.654    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X63Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.669 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.695    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1_n_8
    SLICE_X63Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     1.777 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.026     1.803    bd_0_i/hls_inst/inst/add_ln156_fu_606_p2[27]
    SLICE_X63Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[27]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.796ns  (logic 1.126ns (62.695%)  route 0.670ns (37.305%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y28         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y28         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     0.339 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[3]
                         net (fo=2, routed)           0.290     0.629    bd_0_i/hls_inst/inst/add_ln152_fu_558_p2[13]
    SLICE_X61Y29         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.777 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31/O
                         net (fo=1, routed)           0.022     0.799    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31_n_8
    SLICE_X61Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.052     1.010    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X61Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     1.102 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.180     1.282    bd_0_i/hls_inst/inst/icmp_ln152_fu_564_p2
    SLICE_X63Y31         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     1.382 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.013     1.395    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X63Y31         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.587 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.613    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X63Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.628 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.654    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X63Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.116     1.770 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.026     1.796    bd_0_i/hls_inst/inst/add_ln156_fu_606_p2[23]
    SLICE_X63Y33         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y33         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.796ns  (logic 1.101ns (61.303%)  route 0.695ns (38.697%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y28         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y28         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     0.339 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[3]
                         net (fo=2, routed)           0.290     0.629    bd_0_i/hls_inst/inst/add_ln152_fu_558_p2[13]
    SLICE_X61Y29         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.777 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31/O
                         net (fo=1, routed)           0.022     0.799    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31_n_8
    SLICE_X61Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.052     1.010    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X61Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     1.102 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.180     1.282    bd_0_i/hls_inst/inst/icmp_ln152_fu_564_p2
    SLICE_X63Y31         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     1.382 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.013     1.395    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X63Y31         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.587 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.613    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X63Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.628 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.654    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X63Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.669 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.695    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1_n_8
    SLICE_X63Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     1.771 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.025     1.796    bd_0_i/hls_inst/inst/add_ln156_fu_606_p2[25]
    SLICE_X63Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[25]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.795ns  (logic 1.126ns (62.730%)  route 0.669ns (37.270%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y28         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y28         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     0.339 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[3]
                         net (fo=2, routed)           0.290     0.629    bd_0_i/hls_inst/inst/add_ln152_fu_558_p2[13]
    SLICE_X61Y29         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.777 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31/O
                         net (fo=1, routed)           0.022     0.799    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31_n_8
    SLICE_X61Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.052     1.010    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X61Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     1.102 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.180     1.282    bd_0_i/hls_inst/inst/icmp_ln152_fu_564_p2
    SLICE_X63Y31         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     1.382 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.013     1.395    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X63Y31         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.587 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.613    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X63Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.628 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.654    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X63Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     1.770 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/O[5]
                         net (fo=1, routed)           0.025     1.795    bd_0_i/hls_inst/inst/add_ln156_fu_606_p2[21]
    SLICE_X63Y33         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y33         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[21]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.788ns  (logic 1.092ns (61.074%)  route 0.696ns (38.926%))
  Logic Levels:           11  (CARRY8=8 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y28         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y28         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     0.339 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[3]
                         net (fo=2, routed)           0.290     0.629    bd_0_i/hls_inst/inst/add_ln152_fu_558_p2[13]
    SLICE_X61Y29         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.777 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31/O
                         net (fo=1, routed)           0.022     0.799    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31_n_8
    SLICE_X61Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.052     1.010    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X61Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     1.102 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.180     1.282    bd_0_i/hls_inst/inst/icmp_ln152_fu_564_p2
    SLICE_X63Y31         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     1.382 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.013     1.395    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X63Y31         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.587 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.613    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X63Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.628 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.654    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X63Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.669 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.695    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1_n_8
    SLICE_X63Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     1.762 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.026     1.788    bd_0_i/hls_inst/inst/add_ln156_fu_606_p2[26]
    SLICE_X63Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y34         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[26]/C

Slack:                    inf
  Source:                 in_i_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/sha_info_count_hi_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.783ns  (logic 1.113ns (62.423%)  route 0.670ns (37.577%))
  Logic Levels:           10  (CARRY8=7 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_i_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/in_i_q0[0]
    SLICE_X62Y28         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     0.036 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69/O
                         net (fo=1, routed)           0.009     0.045    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_69_n_8
    SLICE_X62Y28         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     0.231 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40/CO[7]
                         net (fo=1, routed)           0.026     0.257    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_40_n_8
    SLICE_X62Y29         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     0.339 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_39/O[3]
                         net (fo=2, routed)           0.290     0.629    bd_0_i/hls_inst/inst/add_ln152_fu_558_p2[13]
    SLICE_X61Y29         LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     0.777 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31/O
                         net (fo=1, routed)           0.022     0.799    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_31_n_8
    SLICE_X61Y29         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     0.958 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6/CO[7]
                         net (fo=1, routed)           0.052     1.010    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_6_n_8
    SLICE_X61Y30         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[6])
                                                      0.092     1.102 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_5/CO[6]
                         net (fo=1, routed)           0.180     1.282    bd_0_i/hls_inst/inst/icmp_ln152_fu_564_p2
    SLICE_X63Y31         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     1.382 r  bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4/O
                         net (fo=1, routed)           0.013     1.395    bd_0_i/hls_inst/inst/sha_info_count_hi[7]_i_4_n_8
    SLICE_X63Y31         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     1.587 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.613    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[7]_i_1_n_8
    SLICE_X63Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.628 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.026     1.654    bd_0_i/hls_inst/inst/sha_info_count_hi_reg[15]_i_1_n_8
    SLICE_X63Y33         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.103     1.757 r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.026     1.783    bd_0_i/hls_inst/inst/add_ln156_fu_606_p2[22]
    SLICE_X63Y33         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     0.021    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X63Y33         FDRE                                         r  bd_0_i/hls_inst/inst/sha_info_count_hi_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 indata_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[0]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[1]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[2]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[2]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[2] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[2]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[2]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[3]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[3]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[3] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[3]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[3]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[4]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[4]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[4] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[4]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[4]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[5]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[5]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[5] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[5]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[6]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[6] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[6]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[7]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[7] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[7]
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y2          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_0/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[0]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[0] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[0]
    RAMB36_X4Y3          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y3          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK

Slack:                    inf
  Source:                 indata_q0[1]
                            (input port)
  Destination:            bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[1]
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.076ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  indata_q0[1] (IN)
                         net (fo=3, unset)            0.000     0.000    bd_0_i/hls_inst/inst/local_indata_U/indata_q0[1]
    RAMB36_X4Y3          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/DINADIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/local_indata_U/ap_clk
    RAMB36_X4Y3          RAMB36E2                                     r  bd_0_i/hls_inst/inst/local_indata_U/ram_reg_bram_1/CLKARDCLK





