# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe RegisterFile-harness.cpp --assert --coverage-user -Wno-fatal -Wno-WIDTH -Wno-STMTDLY --top-module RegisterFile +define+TOP_TYPE=VRegisterFile -CFLAGS -O1 -DVL_USER_STOP -DVL_USER_FATAL -DVL_USER_FINISH -DTOP_TYPE=VRegisterFile -include VRegisterFile.h -fPIC -shared -I'/home/justinwu/.sdkman/candidates/java/11.0.29-tem/include' -I'/home/justinwu/.sdkman/candidates/java/11.0.29-tem/include/linux' -fvisibility=hidden -Mdir /mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated -LDFLAGS -shared -dynamiclib -fvisibility=hidden RegisterFile.sv"
T      4084 2251799814087381  1765301527   221270500  1765301527   221270500 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated/VRegisterFile.cpp"
T      3593 2251799814087364  1765301527   219269500  1765301527   219269500 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated/VRegisterFile.h"
T      2221 2251799814087405  1765301527   229306100  1765301527   229306100 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated/VRegisterFile.mk"
T       809 1970324837376706  1765301527   214272900  1765301527   214272900 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated/VRegisterFile__Syms.cpp"
T       993 2251799814087363  1765301527   216271800  1765301527   216271800 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated/VRegisterFile__Syms.h"
T      3236 2251799814087389  1765301527   224270400  1765301527   224270400 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated/VRegisterFile___024root.h"
T    118070 3377699720930025  1765301527   229306100  1765301527   229306100 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated/VRegisterFile___024root__DepSet_h6b6c3add__0.cpp"
T      9626 2251799814087394  1765301527   228271200  1765301527   228271200 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated/VRegisterFile___024root__DepSet_h6b6c3add__0__Slow.cpp"
T      1741 2251799814087399  1765301527   229306100  1765301527   229306100 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated/VRegisterFile___024root__DepSet_h6fbf810d__0.cpp"
T       937 2251799814087392  1765301527   226271500  1765301527   226271500 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated/VRegisterFile___024root__DepSet_h6fbf810d__0__Slow.cpp"
T      1511 2251799814087390  1765301527   225270000  1765301527   225270000 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated/VRegisterFile___024root__Slow.cpp"
T       729 2251799814087383  1765301527   222271800  1765301527   222271800 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated/VRegisterFile__pch.h"
T      2644 2251799814087406  1765301527   229306100  1765301527   229306100 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated/VRegisterFile__ver.d"
T         0        0  1765301527   229306100  1765301527   229306100 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated/VRegisterFile__verFiles.dat"
T      1710 2251799814087404  1765301527   229306100  1765301527   229306100 "/mnt/c/Users/nsda/chisel-tutorial/ca2025-mycpu/1-single-cycle/test_run_dir/RegisterFile_should_support_writethrough_read_during_write_cycle/verilated/VRegisterFile_classes.mk"
S  10993608    49671  1764858314   603955503  1705136080           0 "/usr/bin/verilator_bin"
S      4942    49832  1764858314   624311328  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
S     41411 1970324837376724  1765301527    88621200  1765301527    88621200 "RegisterFile.sv"
