{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "18e1a7ef",
   "metadata": {},
   "source": [
    "# Busses\n",
    "\n",
    "A typical application of a bulk signal is an interconnect bus that can be routed through several module hierarchies. To mimic the naming scheme of the **MaSoCist** SoC interface, we simply derive from the `ContainerGen` generator class and replace `._suffixes()`:\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "id": "dde40fc3",
   "metadata": {},
   "outputs": [],
   "source": [
    "from cyhdl import *\n",
    "from myirl.container import ContainerGen\n",
    "\n",
    "class MasocistBusGen(ContainerGen):\n",
    "    def _suffixes(self):\n",
    "        return 'ReadPort', 'WritePort', 'AuxPort'"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b27c66dc",
   "metadata": {},
   "source": [
    "## Wishbone class\n",
    "\n",
    "We define a Wishbone class as below. Also, simulation sequences are added to this class that are casted later."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "ece2a54a",
   "metadata": {},
   "outputs": [],
   "source": [
    "@container(MasocistBusGen)\n",
    "class WishBone:\n",
    "    _inputs = [\n",
    "        'dat', 'sel', 'ack', 'inta'\n",
    "    ]\n",
    "    _outputs = [\n",
    "        'adr', 'dat', 'sel', 'cyc', 'stb', 'we', 'rst'\n",
    "    ]\n",
    "    _other  = [ 'clk', 'rst' ]\n",
    "    \n",
    "    def __init__(self, asize, dsize, context):\n",
    "        Signal = context.Signal\n",
    "        self.dat = Signal(modbv()[dsize:])\n",
    "        self.adr = Signal(modbv()[asize:])\n",
    "        self.sel, self.cyc, self.stb, self.we  = [ Signal(bool()) for _ in range(4) ]\n",
    "        self.inta = Signal(bool())\n",
    "        self.ack = Signal(bool(0))\n",
    "        self.rst = context.ResetSignal(False, True)\n",
    "        self.clk = context.ClkSignal()\n",
    "\n",
    "    @cyrite_method.sequence\n",
    "    def seq_write(self, addr, data):\n",
    "        \"Single bus write cycle\"\n",
    "        yield self.clk.negedge\n",
    "        \n",
    "        self.we.next = True\n",
    "        self.adr.next = addr\n",
    "        self.dat.next = data\n",
    "        self.stb.next = True\n",
    "        self.cyc.next = True\n",
    "        yield self.clk.negedge\n",
    "        self.stb.next = False\n",
    "        self.cyc.next = False\n",
    "        yield self.clk.posedge\n",
    "        assert self.ack == True\n",
    "        \n",
    "    @cyrite_method.sequence\n",
    "    def seq_read(self, addr):\n",
    "        \"Single bus read cycle\"\n",
    "        yield self.clk.negedge\n",
    "        self.we.next = False\n",
    "        self.adr.next = addr\n",
    "        self.stb.next = True\n",
    "        self.cyc.next = True\n",
    "        yield self.clk.negedge\n",
    "        self.stb.next = False\n",
    "        self.cyc.next = False\n",
    "        assert self.ack == True        \n",
    "\n",
    "    @cyrite_method.sequence\n",
    "    def seq_reset(self):\n",
    "        \"Bus reset\"\n",
    "        self.cyc.next = False\n",
    "        self.stb.next = False\n",
    "        yield [ self.clk.negedge, self.clk.posedge ]\n",
    "        self.rst.next = True\n",
    "        yield self.clk.posedge\n",
    "        self.rst.next = False\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "072751ef",
   "metadata": {},
   "source": [
    "Creating a wishbone instance for test:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "d8b45f31",
   "metadata": {},
   "outputs": [],
   "source": [
    "import myirl\n",
    "w = WishBone(asize = 15, dsize = 32, context = myirl)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fc635ab8",
   "metadata": {},
   "source": [
    "The type definition of its children results in:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "53637118",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Emit type definition for bulkc209_ReadPort:\n",
      "\u001b[94mtype t_WishBone_15_32_obj_module_ReadPort is record\n",
      "\u001b[0m\u001b[94m    dat : unsigned(31 downto 0);\n",
      "\u001b[0m\u001b[94m    sel : std_ulogic;\n",
      "\u001b[0m\u001b[94m    ack : std_ulogic;\n",
      "\u001b[0m\u001b[94m    inta : std_ulogic;\n",
      "\u001b[0m\u001b[94mend record;\n",
      "\n",
      "\u001b[0mEmit type definition for bulkc209_WritePort:\n",
      "\u001b[94mtype t_WishBone_15_32_obj_module_WritePort is record\n",
      "\u001b[0m\u001b[94m    adr : unsigned(14 downto 0);\n",
      "\u001b[0m\u001b[94m    dat : unsigned(31 downto 0);\n",
      "\u001b[0m\u001b[94m    sel : std_ulogic;\n",
      "\u001b[0m\u001b[94m    cyc : std_ulogic;\n",
      "\u001b[0m\u001b[94m    stb : std_ulogic;\n",
      "\u001b[0m\u001b[94m    we : std_ulogic;\n",
      "\u001b[0m\u001b[94m    rst : std_ulogic;\n",
      "\u001b[0m\u001b[94mend record;\n",
      "\n",
      "\u001b[0mEmit type definition for bulkc209_AuxPort:\n",
      "\u001b[94mtype t_WishBone_15_32_obj_module_AuxPort is record\n",
      "\u001b[0m\u001b[94m    clk : std_ulogic;\n",
      "\u001b[0m\u001b[94m    rst : std_ulogic;\n",
      "\u001b[0m\u001b[94mend record;\n",
      "\n",
      "\u001b[0m"
     ]
    }
   ],
   "source": [
    "from myirl.targets.dummy import DummyVHDLModule\n",
    "d = DummyVHDLModule()\n",
    "for n, c in w.get_children().items():\n",
    "    print(\"Emit type definition for %s:\" % n)\n",
    "    c.typedef(d)"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "215b8c62",
   "metadata": {},
   "source": [
    "# A Wishbone 'consumer'\n",
    "\n",
    "A top level bus slave unit. We insert some monitor signals, as the VCD trace does not support tracing records. Using the `.ghw` wave format (--wave option of GHDL) this is supported by the GTKwave display (not within the browser)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "ebd1a39a",
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def top(bus : WishBone.reverse()):\n",
    "    \n",
    "    mon_adr = bus.adr.alias(\"adr\")\n",
    "    mon_dat = bus.dat.alias(\"data\")\n",
    "    mon_ack = bus.ack.alias(\"ack\")\n",
    "    mon_cyc = bus.cyc.alias(\"cyc\")\n",
    "    mon_rst = bus.rst.alias(\"rst\")\n",
    "\n",
    "    # Currently we need to explicitely wire them up:\n",
    "    wires = [\n",
    "        mon_adr.wireup(bus.adr),\n",
    "        mon_dat.wireup(bus.dat),\n",
    "        mon_rst.wireup(bus.rst),\n",
    "        mon_cyc.wireup(bus.cyc)\n",
    "    ]\n",
    "   \n",
    "    @always(delay(2))\n",
    "    def bus_ack(ctx = None):\n",
    "        bus.ack.next = mon_ack\n",
    "    \n",
    "    # Explicitely insert unused monitor signals:\n",
    "    top.insert(mon_adr, mon_dat, mon_ack, mon_cyc, mon_rst)\n",
    "    \n",
    "    @always_seq(bus.clk.posedge, bus.rst)\n",
    "    def worker():\n",
    "        mon_ack.next = bus.cyc          \n",
    "        \n",
    "    @always(bus.clk.posedge)\n",
    "    def debugger():\n",
    "        \"This just prints the data received upon each clock's rising edge\"\n",
    "        if bus.cyc == True:\n",
    "            print(\"ACK data\", mon_dat)\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "152dea19",
   "metadata": {},
   "source": [
    "### The test bench\n",
    "\n",
    "We create another derivative with the write_sequence extension below. This is a HDL macro, because we explicitely want to generate a sequence. The for loop is not emitted, but the yields inside it are unrolled."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "c0d4f655-8023-4e24-8ddc-102ec6a7b55c",
   "metadata": {},
   "outputs": [],
   "source": [
    "from myirl.kernel.components import Comment\n",
    "from myirl import simulation\n",
    "\n",
    "class WBX(WishBone):\n",
    "    comment = Comment\n",
    "    @hdlmacro\n",
    "    def write_sequence(self, mclk, addr, values):\n",
    "        \"Function unrolling a value sequence\"\n",
    "        yield [ self.comment(\"Write sequence\") ]\n",
    "        for i, e in enumerate(values):\n",
    "            yield [ self.comment(\"Run %d\" % i) ]\n",
    "            yield [ self.seq_write(addr + i, e) ]\n",
    "            yield 3 * (simulation.wait(mclk.posedge), )\n",
    "            "
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b07d54ff-b55f-4c39-8157-e22b9f754ff4",
   "metadata": {},
   "source": [
    "Next, we call this sequence writer using `.evaluate()` in the test bench below."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "794e18c5",
   "metadata": {},
   "outputs": [],
   "source": [
    "from myirl.test.common_test import gen_osc\n",
    "\n",
    "class MyDesign(cyrite_factory.Module):\n",
    "    \n",
    "    @cyrite_factory.testbench('ns')\n",
    "    def tbwb(self):\n",
    "        reset = self.ResetSignal(False, True)\n",
    "        \n",
    "        mclk = self.ClkSignal(name = \"mclk\")\n",
    "        \n",
    "        # Bus instance on the top level\n",
    "        bus = WBX(12, 16, name = \"wb0\", context = self)\n",
    "        \n",
    "        clkgen = gen_osc(mclk, CYCLE=5)\n",
    "        \n",
    "        wires = [\n",
    "            bus.clk.wireup(mclk)\n",
    "        ]\n",
    "\n",
    "        inst_top = top(bus)\n",
    "        \n",
    "        values = [ 0xdead, 0xbeef, 0xf00d, 0xface ]\n",
    "\n",
    "        @self.always(delay(2))\n",
    "        def clkgen():\n",
    "            mclk.next = ~mclk\n",
    "        \n",
    "        @self.sequence\n",
    "        def seq():\n",
    "            \"Bus master stimuli\"\n",
    "            yield delay(20)\n",
    "            yield from bus.seq_reset()\n",
    "            # This is the portable way to call an explicit hdlmacro:\n",
    "            bus.write_sequence(mclk, 0x800, values).evaluate(seq)\n",
    "            # Valid for HDL target simulation, but not portable to co-simulation:\n",
    "            # yield from bus.write_sequence(mclk, 0x800, values).evaluate(seq)\n",
    "\n",
    "    \n",
    "            raise StopSimulation\n",
    "            \n",
    "        return instances()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "15252945",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[7;35m Declare obj 'tbwb' in context '(MyDesign 'mine')'(<class '__main__.MyDesign'>) \u001b[0m\n",
      "\u001b[32m DEBUG REGISTER module_defs: WBX_12_16_obj_MyDesign_ReadPort \u001b[0m\n",
      "\u001b[32m DEBUG REGISTER module_defs: WBX_12_16_obj_MyDesign_WritePort \u001b[0m\n",
      "\u001b[32m DEBUG REGISTER module_defs: WBX_12_16_obj_MyDesign_AuxPort \u001b[0m\n",
      "\u001b[32m DEBUG REGISTER module_defs: WBX_12_16_obj_MyDesign_ReadPort \u001b[0m\n",
      "\u001b[32m DEBUG REGISTER module_defs: WBX_12_16_obj_MyDesign_WritePort \u001b[0m\n",
      "\u001b[32m DEBUG REGISTER module_defs: WBX_12_16_obj_MyDesign_AuxPort \u001b[0m\n",
      "\u001b[32m DEBUG REGISTER mine: WBX_12_16_obj_MyDesign_WritePort \u001b[0m\n",
      "\u001b[32m DEBUG REGISTER module_defs: WBX_12_16_obj_MyDesign_WritePort \u001b[0m\n",
      "\u001b[32m DEBUG REGISTER mine: WBX_12_16_obj_MyDesign_AuxPort \u001b[0m\n",
      "\u001b[32m DEBUG REGISTER module_defs: WBX_12_16_obj_MyDesign_AuxPort \u001b[0m\n",
      "\u001b[32m DEBUG REGISTER mine: WBX_12_16_obj_MyDesign_ReadPort \u001b[0m\n",
      "\u001b[32m DEBUG REGISTER module_defs: WBX_12_16_obj_MyDesign_ReadPort \u001b[0m\n",
      " Writing 'top' to file /tmp/top.vhdl \n",
      " Writing 'tbwb' to file /tmp/tbwb.vhdl \n",
      " Creating library file /tmp/module_defs.vhdl \n",
      "DEBUG_FILES ['/tmp/top.vhdl', '/tmp/tbwb.vhdl', '/tmp/module_defs.vhdl', '/home/cyrite/.local/lib/python3.10/site-packages/cyritehdl-0.1b0-py3.10-linux-x86_64.egg/myirl/targets/vhdl/libmyirl.vhdl', '/home/cyrite/.local/lib/python3.10/site-packages/cyritehdl-0.1b0-py3.10-linux-x86_64.egg/myirl/targets/vhdl/txt_util.vhdl']\n",
      "==== COSIM stdout ====\n",
      "analyze /tmp/module_defs.vhdl\n",
      "analyze /home/cyrite/.local/lib/python3.10/site-packages/cyritehdl-0.1b0-py3.10-linux-x86_64.egg/myirl/targets/vhdl/txt_util.vhdl\n",
      "analyze /home/cyrite/.local/lib/python3.10/site-packages/cyritehdl-0.1b0-py3.10-linux-x86_64.egg/myirl/targets/vhdl/libmyirl.vhdl\n",
      "analyze /tmp/top.vhdl\n",
      "analyze /tmp/tbwb.vhdl\n",
      "elaborate tbwb\n",
      "\n",
      "==== COSIM stdout ====\n",
      "ACK data 0xDEAD\n",
      "ACK data 0xBEEF\n",
      "ACK data 0xF00D\n",
      "ACK data 0xFACE\n",
      "simulation stopped @106ns\n",
      "\n"
     ]
    }
   ],
   "source": [
    "from cyrite.simulation import ghdl\n",
    "\n",
    "def test():     \n",
    "    m = MyDesign(\"mine\", ghdl.GHDL)\n",
    "    tb = m.tbwb()\n",
    "    tb.run(2000, wavetrace = \"tbwb.vcd\", debug = True)\n",
    "    return tb\n",
    "    \n",
    "tb = test()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "id": "fca21d10-4a56-4a82-b07b-e2d3e90eedde",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-- File generated from source:\n",
      "--     /tmp/ipykernel_95960/124006512.py\n",
      "-- (c) 2016-2022 section5.ch\n",
      "-- Modifications may be lost, edit the source file instead.\n",
      "\n",
      "library IEEE;\n",
      "use IEEE.std_logic_1164.all;\n",
      "use IEEE.numeric_std.all;\n",
      "\n",
      "library work;\n",
      "\n",
      "use work.module_defs.all;\n",
      "use work.txt_util.all;\n",
      "use work.myirl_conversion.all;\n",
      "\n",
      "entity tbwb is\n",
      "end entity tbwb;\n",
      "\n",
      "architecture irl_uncached of tbwb is\n",
      "    -- Local type declarations\n",
      "    -- Signal declarations\n",
      "    signal mclk : std_ulogic := '0';\n",
      "    signal wb0_WritePort : t_WBX_12_16_obj_MyDesign_WritePort;\n",
      "    signal wb0_AuxPort : t_WBX_12_16_obj_MyDesign_AuxPort := (clk => '0', rst => '0');\n",
      "    signal wb0_ReadPort : t_WBX_12_16_obj_MyDesign_ReadPort;\n",
      "begin\n",
      "    \n",
      "clkgen:\n",
      "    process(mclk)\n",
      "    begin\n",
      "        mclk <= not mclk after 2.000000 ns;\n",
      "    end process;\n",
      "\n",
      "    \n",
      "    -- Instance top\n",
      "    inst_top_0: entity work.top\n",
      "    port map (\n",
      "        bus_wb0_ReadPort => wb0_ReadPort,\n",
      "        bus_wb0_WritePort => wb0_WritePort,\n",
      "        bus_wb0_AuxPort => wb0_AuxPort\n",
      "    );\n",
      "    \n",
      "seq:\n",
      "    process\n",
      "    begin\n",
      "        wait for 20 ns;\n",
      "        wb0_WritePort.cyc <= '0';\n",
      "        wb0_WritePort.stb <= '0';\n",
      "        wait until falling_edge(wb0_AuxPort.clk);\n",
      "        wait until rising_edge(wb0_AuxPort.clk);\n",
      "        wb0_AuxPort.rst <= '1';\n",
      "        wait until rising_edge(wb0_AuxPort.clk);\n",
      "        wb0_AuxPort.rst <= '0';\n",
      "        -- Write sequence\n",
      "        -- Run 0\n",
      "        wait until falling_edge(wb0_AuxPort.clk);\n",
      "        wb0_WritePort.we <= '1';\n",
      "        wb0_WritePort.adr <= x\"800\";\n",
      "        wb0_WritePort.dat <= x\"dead\";\n",
      "        wb0_WritePort.stb <= '1';\n",
      "        wb0_WritePort.cyc <= '1';\n",
      "        wait until falling_edge(wb0_AuxPort.clk);\n",
      "        wb0_WritePort.stb <= '0';\n",
      "        wb0_WritePort.cyc <= '0';\n",
      "        wait until rising_edge(wb0_AuxPort.clk);\n",
      "        assert (wb0_ReadPort.ack = '1')\n",
      "            report \"Failed in /tmp/ipykernel_95960/3462363486.py:seq_write():seq_write():35\" severity failure;\n",
      "        wait until rising_edge(mclk);\n",
      "        wait until rising_edge(mclk);\n",
      "        wait until rising_edge(mclk);\n",
      "        -- Run 1\n",
      "        wait until falling_edge(wb0_AuxPort.clk);\n",
      "        wb0_WritePort.we <= '1';\n",
      "        wb0_WritePort.adr <= x\"801\";\n",
      "        wb0_WritePort.dat <= x\"beef\";\n",
      "        wb0_WritePort.stb <= '1';\n",
      "        wb0_WritePort.cyc <= '1';\n",
      "        wait until falling_edge(wb0_AuxPort.clk);\n",
      "        wb0_WritePort.stb <= '0';\n",
      "        wb0_WritePort.cyc <= '0';\n",
      "        wait until rising_edge(wb0_AuxPort.clk);\n",
      "        assert (wb0_ReadPort.ack = '1')\n",
      "            report \"Failed in /tmp/ipykernel_95960/3462363486.py:seq_write():seq_write():35\" severity failure;\n",
      "        wait until rising_edge(mclk);\n",
      "        wait until rising_edge(mclk);\n",
      "        wait until rising_edge(mclk);\n",
      "        -- Run 2\n",
      "        wait until falling_edge(wb0_AuxPort.clk);\n",
      "        wb0_WritePort.we <= '1';\n",
      "        wb0_WritePort.adr <= x\"802\";\n",
      "        wb0_WritePort.dat <= x\"f00d\";\n",
      "        wb0_WritePort.stb <= '1';\n",
      "        wb0_WritePort.cyc <= '1';\n",
      "        wait until falling_edge(wb0_AuxPort.clk);\n",
      "        wb0_WritePort.stb <= '0';\n",
      "        wb0_WritePort.cyc <= '0';\n",
      "        wait until rising_edge(wb0_AuxPort.clk);\n",
      "        assert (wb0_ReadPort.ack = '1')\n",
      "            report \"Failed in /tmp/ipykernel_95960/3462363486.py:seq_write():seq_write():35\" severity failure;\n",
      "        wait until rising_edge(mclk);\n",
      "        wait until rising_edge(mclk);\n",
      "        wait until rising_edge(mclk);\n",
      "        -- Run 3\n",
      "        wait until falling_edge(wb0_AuxPort.clk);\n",
      "        wb0_WritePort.we <= '1';\n",
      "        wb0_WritePort.adr <= x\"803\";\n",
      "        wb0_WritePort.dat <= x\"face\";\n",
      "        wb0_WritePort.stb <= '1';\n",
      "        wb0_WritePort.cyc <= '1';\n",
      "        wait until falling_edge(wb0_AuxPort.clk);\n",
      "        wb0_WritePort.stb <= '0';\n",
      "        wb0_WritePort.cyc <= '0';\n",
      "        wait until rising_edge(wb0_AuxPort.clk);\n",
      "        assert (wb0_ReadPort.ack = '1')\n",
      "            report \"Failed in /tmp/ipykernel_95960/3462363486.py:seq_write():seq_write():35\" severity failure;\n",
      "        wait until rising_edge(mclk);\n",
      "        wait until rising_edge(mclk);\n",
      "        wait until rising_edge(mclk);\n",
      "        std.env.stop;\n",
      "        wait;\n",
      "    end process;\n",
      "    wb0_AuxPort.clk <= mclk;\n",
      "end architecture irl_uncached;\n",
      "\n"
     ]
    }
   ],
   "source": [
    "!cat /tmp/tbwb.vhdl"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2e9965b0",
   "metadata": {},
   "source": [
    "### Waveform display\n",
    "\n",
    "Again a timing-inaccurate waveform display, just sufficient for explaining the cycles:"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "bf4e2a8d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"tbwb.mclk\", \"wave\": \"01010101010101010101010101010101010101010101010101010\", \"data\": \"01010101010101010101010101010101010101010101010101010\"}, {\"name\": \"tbwb.inst_top_0.adr[11:0]\", \"wave\": \"u.............=.........=.........=.........=........\", \"data\": \"800 801 802 803 \"}, {\"name\": \"tbwb.inst_top_0.data[15:0]\", \"wave\": \"u.............=.........=.........=.........=........\", \"data\": \"dead beef f00d face \"}, {\"name\": \"tbwb.inst_top_0.ack\", \"wave\": \"u..........0...1.0.......1.0.......1.0.......1.0.....\", \"data\": \"010101010\"}, {\"name\": \"tbwb.inst_top_0.cyc\", \"wave\": \"u.........0...1.0.......1.0.......1.0.......1.0......\", \"data\": \"010101010\"}, {\"name\": \"tbwb.inst_top_0.rst\", \"wave\": \"0..........1.0.......................................\", \"data\": \"010\"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "new Promise(function(resolve, reject) {\n",
       "\tvar script = document.createElement(\"script\");\n",
       "\tscript.onload = resolve;\n",
       "\tscript.onerror = reject;\n",
       "\tscript.src = \"https://wavedrom.com/wavedrom.min.js\";\n",
       "\tdocument.head.appendChild(script);\n",
       "}).then(() => {\n",
       "new Promise(function(resolve, reject) {\n",
       "\tvar script = document.createElement(\"script\");\n",
       "\tscript.onload = resolve;\n",
       "\tscript.onerror = reject;\n",
       "\tscript.src = \"https://wavedrom.com/skins/narrow.js\";\n",
       "\tdocument.head.appendChild(script);\n",
       "}).then(() => {\n",
       "WaveDrom.ProcessAll();\n",
       "});\n",
       "});"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "clkname = 'mclk'\n",
    "\n",
    "from cyrite import waveutils\n",
    "waveutils.draw_wavetrace(tb, 'tbwb.vcd', clkname)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.0"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
