<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Spresense NuttX SDK: nuttx/arch/arm/src/stm32l4/chip/stm32l4x5xx_rcc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Spresense NuttX SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(11)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_a087eb8c8217e7f024fc12aaad1b9d3e.html">nuttx</a></li><li class="navelem"><a class="el" href="dir_88610be0a0df6a45851e0b0324278b6c.html">arch</a></li><li class="navelem"><a class="el" href="dir_866c7ad0dc41518818f929c02064d5fe.html">arm</a></li><li class="navelem"><a class="el" href="dir_8471443f31d14d96bbf22349bee182fe.html">src</a></li><li class="navelem"><a class="el" href="dir_8ce54e226c5314579e49ed5618227fd4.html">stm32l4</a></li><li class="navelem"><a class="el" href="dir_47b894b297e28b947191678d9b2adac8.html">chip</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32l4x5xx_rcc.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * arch/arm/src/stm32l4/chip/stm32l4x6xx_rcc.h</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *   Copyright (C) 2017 Gregory Nutt. All rights reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *   Copyright (C) 2016 Sebastien Lorquet. All rights reserved.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *   Author: Gregory Nutt &lt;gnutt@nuttx.org&gt;</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *           Sebastien Lorquet &lt;sebastien@lorquet.fr&gt;</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * are met:</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * 1. Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *    notice, this list of conditions and the following disclaimer in</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *    the documentation and/or other materials provided with the</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *    distribution.</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * 3. Neither the name NuttX nor the names of its contributors may be</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *    used to endorse or promote products derived from this software</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *    without specific prior written permission.</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __ARCH_ARM_SRC_STM32L4_CHIP_STM32L4X5XX_RCC_H</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define __ARCH_ARM_SRC_STM32L4_CHIP_STM32L4X5XX_RCC_H</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Included Files</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &lt;nuttx/config.h&gt;</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#if defined(CONFIG_STM32L4_STM32L4X5)</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">/****************************************************************************************************</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * Pre-processor Definitions</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> ****************************************************************************************************/</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* Register Offsets *********************************************************************************/</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define STM32L4_RCC_CR_OFFSET         0x0000  </span><span class="comment">/* Clock control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_ICSCR_OFFSET      0x0004  </span><span class="comment">/* Internal clock sources calibration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_CFGR_OFFSET       0x0008  </span><span class="comment">/* Clock configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_PLLCFG_OFFSET     0x000c  </span><span class="comment">/* PLL configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_PLLSAI1CFG_OFFSET 0x0010  </span><span class="comment">/* PLLSAI1 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_PLLSAI2CFG_OFFSET 0x0014  </span><span class="comment">/* PLLSAI2 configuration register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_CIER_OFFSET       0x0018  </span><span class="comment">/* Clock interrupt enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_CIFR_OFFSET       0x001c  </span><span class="comment">/* Clock interrupt flag register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_CICR_OFFSET       0x0020  </span><span class="comment">/* Clock interrupt clear register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB1RSTR_OFFSET   0x0028  </span><span class="comment">/* AHB1 peripheral reset register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB2RSTR_OFFSET   0x002c  </span><span class="comment">/* AHB2 peripheral reset register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB3RSTR_OFFSET   0x0030  </span><span class="comment">/* AHB3 peripheral reset register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB1RSTR1_OFFSET  0x0038  </span><span class="comment">/* APB1 Peripheral reset register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB1RSTR2_OFFSET  0x003c  </span><span class="comment">/* APB1 Peripheral reset register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB2RSTR_OFFSET   0x0040  </span><span class="comment">/* APB2 Peripheral reset register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB1ENR_OFFSET    0x0048  </span><span class="comment">/* AHB1 Peripheral Clock enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB2ENR_OFFSET    0x004c  </span><span class="comment">/* AHB2 Peripheral Clock enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB3ENR_OFFSET    0x0050  </span><span class="comment">/* AHB3 Peripheral Clock enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB1ENR1_OFFSET   0x0058  </span><span class="comment">/* APB1 Peripheral Clock enable register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB1ENR2_OFFSET   0x005c  </span><span class="comment">/* APB1 Peripheral Clock enable register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB2ENR_OFFSET    0x0060  </span><span class="comment">/* APB2 Peripheral Clock enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB1SMENR_OFFSET  0x0068  </span><span class="comment">/* RCC AHB1 low power mode peripheral clock enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB2SMENR_OFFSET  0x006c  </span><span class="comment">/* RCC AHB2 low power mode peripheral clock enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB3SMENR_OFFSET  0x0070  </span><span class="comment">/* RCC AHB3 low power mode peripheral clock enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB1SMENR1_OFFSET 0x0078  </span><span class="comment">/* RCC APB1 low power mode peripheral clock enable register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB1SMENR2_OFFSET 0x007c  </span><span class="comment">/* RCC APB1 low power mode peripheral clock enable register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB2SMENR_OFFSET  0x0080  </span><span class="comment">/* RCC APB2 low power mode peripheral clock enable register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_CCIPR_OFFSET      0x0088  </span><span class="comment">/* Peripherals independent clock configuration register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_BDCR_OFFSET       0x0090  </span><span class="comment">/* Backup domain control register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_CSR_OFFSET        0x0094  </span><span class="comment">/* Control/status register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">/* Register Addresses *******************************************************************************/</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define STM32L4_RCC_CR                (STM32L4_RCC_BASE+STM32L4_RCC_CR_OFFSET)</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_ICSCR             (STM32L4_RCC_BASE+STM32L4_RCC_ICSCR_OFFSET)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_CFGR              (STM32L4_RCC_BASE+STM32L4_RCC_CFGR_OFFSET)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_PLLCFG            (STM32L4_RCC_BASE+STM32L4_RCC_PLLCFG_OFFSET)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_PLLSAI1CFG        (STM32L4_RCC_BASE+STM32L4_RCC_PLLSAI1CFG_OFFSET)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_PLLSAI2CFG        (STM32L4_RCC_BASE+STM32L4_RCC_PLLSAI2CFG_OFFSET)</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_CIER              (STM32L4_RCC_BASE+STM32L4_RCC_CIER_OFFSET)</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_CIFR              (STM32L4_RCC_BASE+STM32L4_RCC_CIFR_OFFSET)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_CICR              (STM32L4_RCC_BASE+STM32L4_RCC_CICR_OFFSET)</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB1RSTR          (STM32L4_RCC_BASE+STM32L4_RCC_AHB1RSTR_OFFSET)</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB2RSTR          (STM32L4_RCC_BASE+STM32L4_RCC_AHB2RSTR_OFFSET)</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB3RSTR          (STM32L4_RCC_BASE+STM32L4_RCC_AHB3RSTR_OFFSET)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB1RSTR1         (STM32L4_RCC_BASE+STM32L4_RCC_APB1RSTR1_OFFSET)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB1RSTR2         (STM32L4_RCC_BASE+STM32L4_RCC_APB1RSTR2_OFFSET)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB2RSTR          (STM32L4_RCC_BASE+STM32L4_RCC_APB2RSTR_OFFSET)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB1ENR           (STM32L4_RCC_BASE+STM32L4_RCC_AHB1ENR_OFFSET)</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB2ENR           (STM32L4_RCC_BASE+STM32L4_RCC_AHB2ENR_OFFSET)</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB3ENR           (STM32L4_RCC_BASE+STM32L4_RCC_AHB3ENR_OFFSET)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB1ENR1          (STM32L4_RCC_BASE+STM32L4_RCC_APB1ENR1_OFFSET)</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB1ENR2          (STM32L4_RCC_BASE+STM32L4_RCC_APB1ENR2_OFFSET)</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB2ENR           (STM32L4_RCC_BASE+STM32L4_RCC_APB2ENR_OFFSET)</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB1SMENR         (STM32L4_RCC_BASE+STM32L4_RCC_AHB1SMENR_OFFSET)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB2SMENR         (STM32L4_RCC_BASE+STM32L4_RCC_AHB2SMENR_OFFSET)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_AHB3SMENR         (STM32L4_RCC_BASE+STM32L4_RCC_AHB3SMENR_OFFSET)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB1SMENR1        (STM32L4_RCC_BASE+STM32L4_RCC_APB1SMENR1_OFFSET)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB1SMENR2        (STM32L4_RCC_BASE+STM32L4_RCC_APB1SMENR2_OFFSET)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_APB2SMENR         (STM32L4_RCC_BASE+STM32L4_RCC_APB2SMENR_OFFSET)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_CCIPR             (STM32L4_RCC_BASE+STM32L4_RCC_CCIPR_OFFSET)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_BDCR              (STM32L4_RCC_BASE+STM32L4_RCC_BDCR_OFFSET)</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define STM32L4_RCC_CSR               (STM32L4_RCC_BASE+STM32L4_RCC_CSR_OFFSET)</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* Register Bitfield Definitions ********************************************************************/</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* Clock control register */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define RCC_CR_MSION                (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Internal Multi Speed clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_MSIRDY               (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Internal Multi Speed clock ready flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_MSIPLLEN             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: MSI clock PLL enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_MSIRGSEL             (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: MSI clock range selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_MSIRANGE_SHIFT       (4)       </span><span class="comment">/* Bits 7-4: MSI clock range */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_MSIRANGE_MASK        (0x0f &lt;&lt; RCC_CR_MSIRANGE_SHIFT)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CR_MSIRANGE_100K      (0  &lt;&lt; RCC_CR_MSIRANGE_SHIFT) </span><span class="comment">/* 0000: around 100 kHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CR_MSIRANGE_200K      (1  &lt;&lt; RCC_CR_MSIRANGE_SHIFT) </span><span class="comment">/* 0001: around 200 kHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CR_MSIRANGE_400K      (2  &lt;&lt; RCC_CR_MSIRANGE_SHIFT) </span><span class="comment">/* 0010: around 400 kHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CR_MSIRANGE_800K      (3  &lt;&lt; RCC_CR_MSIRANGE_SHIFT) </span><span class="comment">/* 0011: around 800 kHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CR_MSIRANGE_1M        (4  &lt;&lt; RCC_CR_MSIRANGE_SHIFT) </span><span class="comment">/* 0100: around 1 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CR_MSIRANGE_2M        (5  &lt;&lt; RCC_CR_MSIRANGE_SHIFT) </span><span class="comment">/* 0101: around 2 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CR_MSIRANGE_4M        (6  &lt;&lt; RCC_CR_MSIRANGE_SHIFT) </span><span class="comment">/* 0110: around 4 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CR_MSIRANGE_8M        (7  &lt;&lt; RCC_CR_MSIRANGE_SHIFT) </span><span class="comment">/* 0111: around 8 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CR_MSIRANGE_16M       (8  &lt;&lt; RCC_CR_MSIRANGE_SHIFT) </span><span class="comment">/* 1000: around 16 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CR_MSIRANGE_24M       (9  &lt;&lt; RCC_CR_MSIRANGE_SHIFT) </span><span class="comment">/* 1001: around 24 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CR_MSIRANGE_32M       (10 &lt;&lt; RCC_CR_MSIRANGE_SHIFT) </span><span class="comment">/* 1010: around 32 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CR_MSIRANGE_48M       (11 &lt;&lt; RCC_CR_MSIRANGE_SHIFT) </span><span class="comment">/* 1011: around 48 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSION                (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Internal High Speed clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSIKERON             (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: HSI16 always enable for peripheral kernels */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSIRDY               (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: Internal High Speed clock ready flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSIASFS              (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: HSI automatic start from stop */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSEON                (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: External High Speed clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSERDY               (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: External High Speed clock ready flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSEBYP               (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: External High Speed clock Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_CSSON                (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: Clock Security System enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLON                (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: PLL enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLRDY               (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: PLL clock ready flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLSAI1ON            (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: PLLSAI1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLSAI1RDY           (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: PLLSAI1 clock ready flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLSAI2ON            (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: PLLSAI2 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_PLLSAI2RDY           (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: PLLSAI2 clock ready flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/* Internal Clock Sources Calibration */</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define RCC_CR_MSICAL_SHIFT         (0)       </span><span class="comment">/* Bits 7-0: Internal Multi Speed clock Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_MSICAL_MASK          (0xff &lt;&lt; RCC_CR_MSICAL_SHIFT)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_MSITRIM_SHIFT        (8)       </span><span class="comment">/* Bits 15-8: Internal Multi Speed clock trimming */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_MSITRIM_MASK         (0xff &lt;&lt; RCC_CR_MSITRIM_SHIFT)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSICAL_SHIFT         (16)      </span><span class="comment">/* Bits 23-16: Internal High Speed clock Calibration */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSICAL_MASK          (0xff &lt;&lt; RCC_CR_HSICAL_SHIFT)</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSITRIM_SHIFT        (24)       </span><span class="comment">/* Bits 28-24: Internal High Speed clock trimming */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CR_HSITRIM_MASK         (0x1f &lt;&lt; RCC_CR_HSITRIM_SHIFT)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">/* Clock configuration register */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define RCC_CFGR_SW_SHIFT           (0)       </span><span class="comment">/* Bits 0-1: System clock Switch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SW_MASK            (3 &lt;&lt; RCC_CFGR_SW_SHIFT)</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SW_MSI           (0 &lt;&lt; RCC_CFGR_SW_SHIFT) </span><span class="comment">/* 00: HSI selected as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SW_HSI           (1 &lt;&lt; RCC_CFGR_SW_SHIFT) </span><span class="comment">/* 00: HSI selected as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SW_HSE           (2 &lt;&lt; RCC_CFGR_SW_SHIFT) </span><span class="comment">/* 01: HSE selected as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SW_PLL           (3 &lt;&lt; RCC_CFGR_SW_SHIFT) </span><span class="comment">/* 10: PLL selected as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_SHIFT          (2)       </span><span class="comment">/* Bits 2-3: System Clock Switch Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_SWS_MASK           (3 &lt;&lt; RCC_CFGR_SWS_SHIFT)</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SWS_MSI          (0 &lt;&lt; RCC_CFGR_SWS_SHIFT) </span><span class="comment">/* 00: HSI oscillator used as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SWS_HSI          (1 &lt;&lt; RCC_CFGR_SWS_SHIFT) </span><span class="comment">/* 00: HSI oscillator used as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SWS_HSE          (2 &lt;&lt; RCC_CFGR_SWS_SHIFT) </span><span class="comment">/* 01: HSE oscillator used as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_SWS_PLL          (3 &lt;&lt; RCC_CFGR_SWS_SHIFT) </span><span class="comment">/* 10: PLL used as system clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_SHIFT         (4)       </span><span class="comment">/* Bits 4-7: AHB prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_HPRE_MASK          (0x0f &lt;&lt; RCC_CFGR_HPRE_SHIFT)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLK      (0 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 0xxx: SYSCLK not divided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd2    (8 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1000: SYSCLK divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd4    (9 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1001: SYSCLK divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd8    (10 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1010: SYSCLK divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd16   (11 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1011: SYSCLK divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd64   (12 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1100: SYSCLK divided by 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd128  (13 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1101: SYSCLK divided by 128 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd256  (14 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1110: SYSCLK divided by 256 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_HPRE_SYSCLKd512  (15 &lt;&lt; RCC_CFGR_HPRE_SHIFT) </span><span class="comment">/* 1111: SYSCLK divided by 512 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_SHIFT        (8)       </span><span class="comment">/* Bits 8-10: APB Low speed prescaler (APB1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE1_MASK         (7 &lt;&lt; RCC_CFGR_PPRE1_SHIFT)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE1_HCLK       (0 &lt;&lt; RCC_CFGR_PPRE1_SHIFT) </span><span class="comment">/* 0xx: HCLK not divided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE1_HCLKd2     (4 &lt;&lt; RCC_CFGR_PPRE1_SHIFT) </span><span class="comment">/* 100: HCLK divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE1_HCLKd4     (5 &lt;&lt; RCC_CFGR_PPRE1_SHIFT) </span><span class="comment">/* 101: HCLK divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE1_HCLKd8     (6 &lt;&lt; RCC_CFGR_PPRE1_SHIFT) </span><span class="comment">/* 110: HCLK divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE1_HCLKd16    (7 &lt;&lt; RCC_CFGR_PPRE1_SHIFT) </span><span class="comment">/* 111: HCLK divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_SHIFT        (11)      </span><span class="comment">/* Bits 11-13: APB High speed prescaler (APB2) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_PPRE2_MASK         (7 &lt;&lt; RCC_CFGR_PPRE2_SHIFT)</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE2_HCLK       (0 &lt;&lt; RCC_CFGR_PPRE2_SHIFT) </span><span class="comment">/* 0xx: HCLK not divided */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE2_HCLKd2     (4 &lt;&lt; RCC_CFGR_PPRE2_SHIFT) </span><span class="comment">/* 100: HCLK divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE2_HCLKd4     (5 &lt;&lt; RCC_CFGR_PPRE2_SHIFT) </span><span class="comment">/* 101: HCLK divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE2_HCLKd8     (6 &lt;&lt; RCC_CFGR_PPRE2_SHIFT) </span><span class="comment">/* 110: HCLK divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_PPRE2_HCLKd16    (7 &lt;&lt; RCC_CFGR_PPRE2_SHIFT) </span><span class="comment">/* 111: HCLK divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_STOPWUCK           (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: Wakeup from Stop and CSS backup clock selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_STOPWUCK_MSI     (0 &lt;&lt; 15) </span><span class="comment">/* 0: MSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_STOPWUCK_HSI     (1 &lt;&lt; 15) </span><span class="comment">/* 0: HSI */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_SHIFT          (24)      </span><span class="comment">/* Bits 24-26: Microcontroller Clock Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCO_MASK           (7 &lt;&lt; RCC_CFGR_MCO_SHIFT)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCO_NONE         (0 &lt;&lt; RCC_CFGR_MCO_SHIFT) </span><span class="comment">/* 000: Disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCO_SYSCLK       (1 &lt;&lt; RCC_CFGR_MCO_SHIFT) </span><span class="comment">/* 001: SYSCLK system clock selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCO_MSI          (2 &lt;&lt; RCC_CFGR_MCO_SHIFT) </span><span class="comment">/* 010: MSI clock selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCO_HSI          (3 &lt;&lt; RCC_CFGR_MCO_SHIFT) </span><span class="comment">/* 011: HSI clock selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCO_HSE          (4 &lt;&lt; RCC_CFGR_MCO_SHIFT) </span><span class="comment">/* 100: HSE clock selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCO_PLL          (5 &lt;&lt; RCC_CFGR_MCO_SHIFT) </span><span class="comment">/* 101: Main PLL selected  */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCO_LSI          (6 &lt;&lt; RCC_CFGR_MCO_SHIFT) </span><span class="comment">/* 110: LSI clock selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCO_LSE          (7 &lt;&lt; RCC_CFGR_MCO_SHIFT) </span><span class="comment">/* 111: LSE clock selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_SHIFT       (28)      </span><span class="comment">/* Bits 28-30: MCO prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CFGR_MCOPRE_MASK        (7 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCOPRE_NONE      (0 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT) </span><span class="comment">/* 000: no division */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCOPRE_DIV2      (1 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT) </span><span class="comment">/* 001: division by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCOPRE_DIV4      (2 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT) </span><span class="comment">/* 010: division by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCOPRE_DIV8      (3 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT) </span><span class="comment">/* 011: division by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CFGR_MCOPRE_DIV16     (4 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT) </span><span class="comment">/* 100: division by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment">/* PLL configuration register */</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define RCC_PLLCFG_PLLSRC_SHIFT     (0) </span><span class="comment">/* Bit 0-1: Main PLL(PLL) and audio PLLs (PLLSAIx)</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">                                         *          entry clock source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLCFG_PLLSRC_MASK      (3 &lt;&lt; RCC_PLLCFG_PLLSRC_SHIFT)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLSRC_NONE    (0 &lt;&lt; RCC_PLLCFG_PLLSRC_SHIFT) </span><span class="comment">/* 000: No clock sent to PLLs */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLSRC_MSI     (1 &lt;&lt; RCC_PLLCFG_PLLSRC_SHIFT) </span><span class="comment">/* 001: MSI selected as PLL source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLSRC_HSI     (2 &lt;&lt; RCC_PLLCFG_PLLSRC_SHIFT) </span><span class="comment">/* 001: HSI selected as PLL source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLSRC_HSE     (3 &lt;&lt; RCC_PLLCFG_PLLSRC_SHIFT) </span><span class="comment">/* 001: HSE selected as PLL source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLCFG_PLLM_SHIFT       (4)      </span><span class="comment">/* Bits 4-6: Main PLL (PLL) input clock divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLCFG_PLLM_MASK        (0x07 &lt;&lt; RCC_PLLCFG_PLLM_SHIFT)</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLM(n)        ((n-1) &lt;&lt; RCC_PLLCFG_PLLM_SHIFT) </span><span class="comment">/* m = 1..8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLCFG_PLLN_SHIFT       (8)      </span><span class="comment">/* Bits 6-14: Main PLL (PLL) VCO multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLCFG_PLLN_MASK        (0x7f &lt;&lt; RCC_PLLCFG_PLLN_SHIFT)</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLN(n)        ((n) &lt;&lt; RCC_PLLCFG_PLLN_SHIFT) </span><span class="comment">/* n = 8..86 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLCFG_PLLPEN           (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Main PLL PLLSAI3CLK output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLCFG_PLLP             (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Main PLL div factor for PLLSAI3CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLP_7         0               </span><span class="comment">/* 0: PLLP = 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLP_17        RCC_PLLCFG_PLLP </span><span class="comment">/* 1: PLLP = 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLCFG_PLLQEN           (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Main PLL PLL48M1CLK output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLCFG_PLLQ_SHIFT       (21)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLCFG_PLLQ_MASK        (3 &lt;&lt; RCC_PLLCFG_PLLQ_SHIFT)</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLQ(n)        ((((n)&gt;&gt;1)-1)&lt;&lt; RCC_PLLCFG_PLLQ_SHIFT) </span><span class="comment">/* n=2,4,6,8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLQ_2         (0 &lt;&lt; RCC_PLLCFG_PLLQ_SHIFT) </span><span class="comment">/* 00: PLLQ = 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLQ_4         (1 &lt;&lt; RCC_PLLCFG_PLLQ_SHIFT) </span><span class="comment">/* 01: PLLQ = 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLQ_6         (2 &lt;&lt; RCC_PLLCFG_PLLQ_SHIFT) </span><span class="comment">/* 10: PLLQ = 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLQ_8         (3 &lt;&lt; RCC_PLLCFG_PLLQ_SHIFT) </span><span class="comment">/* 11: PLLQ = 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLCFG_PLLREN           (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Main PLL PLLCLK output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLCFG_PLLR_SHIFT       (25)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLCFG_PLLR_MASK        (3 &lt;&lt; RCC_PLLCFG_PLLR_SHIFT)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLR(n)        ((((n)&gt;&gt;1)-1)&lt;&lt; RCC_PLLCFG_PLLR_SHIFT) </span><span class="comment">/* n=2,4,6,8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLR_2         (0 &lt;&lt; RCC_PLLCFG_PLLR_SHIFT) </span><span class="comment">/* 00: PLLR = 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLR_4         (1 &lt;&lt; RCC_PLLCFG_PLLR_SHIFT) </span><span class="comment">/* 01: PLLR = 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLR_6         (2 &lt;&lt; RCC_PLLCFG_PLLR_SHIFT) </span><span class="comment">/* 10: PLLR = 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLCFG_PLLR_8         (3 &lt;&lt; RCC_PLLCFG_PLLR_SHIFT) </span><span class="comment">/* 11: PLLR = 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define RCC_PLLCFG_RESET            (0x00001000) </span><span class="comment">/* PLLCFG reset value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/* PLLSAI1 Configuration register */</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define RCC_PLLSAI1CFG_PLLN_SHIFT   (8)      </span><span class="comment">/* Bits 6-14: SAI1 PLL (PLLSAI1) VCO multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLSAI1CFG_PLLN_MASK    (0x7f &lt;&lt; RCC_PLLSAI1CFG_PLLN_SHIFT)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI1CFG_PLLN(n)    ((n) &lt;&lt; RCC_PLLSAI1CFG_PLLN_SHIFT) </span><span class="comment">/* n = 8..86 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLSAI1CFG_PLLPEN       (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: SAI1 PLL PLLSAI1CLK output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLSAI1CFG_PLLP         (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Main PLL div factor for PLLSAI1CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI1CFG_PLLP_7     0               </span><span class="comment">/* 0: PLLP = 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI1CFG_PLLP_17    RCC_PLLSAI1CFG_PLLP </span><span class="comment">/* 1: PLLP = 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLSAI1CFG_PLLQEN       (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: Main PLL PLL48M2CLK output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLSAI1CFG_PLLQ_SHIFT   (21)</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLSAI1CFG_PLLQ_MASK    (3 &lt;&lt; RCC_PLLSAI1CFG_PLLQ_SHIFT)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI1CFG_PLLQ(n)    ((((n)&gt;&gt;1)-1)&lt;&lt; RCC_PLLSAI1CFG_PLLQ_SHIFT) </span><span class="comment">/* n=2,4,6,8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI1CFG_PLLQ_2     (0 &lt;&lt; RCC_PLLSAI1CFG_PLLQ_SHIFT) </span><span class="comment">/* 00: PLLQ = 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI1CFG_PLLQ_4     (1 &lt;&lt; RCC_PLLSAI1CFG_PLLQ_SHIFT) </span><span class="comment">/* 01: PLLQ = 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI1CFG_PLLQ_6     (2 &lt;&lt; RCC_PLLSAI1CFG_PLLQ_SHIFT) </span><span class="comment">/* 10: PLLQ = 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI1CFG_PLLQ_8     (3 &lt;&lt; RCC_PLLSAI1CFG_PLLQ_SHIFT) </span><span class="comment">/* 11: PLLQ = 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLSAI1CFG_PLLREN       (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: SAI1 PLL PLLADC1CLK output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLSAI1CFG_PLLR_SHIFT   (25)</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLSAI1CFG_PLLR_MASK    (3 &lt;&lt; RCC_PLLSAI1CFG_PLLR_SHIFT)</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI1CFG_PLLR(n)    ((((n)&gt;&gt;1)-1)&lt;&lt; RCC_PLLSAI1CFG_PLLR_SHIFT) </span><span class="comment">/* n=2,4,6,8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI1CFG_PLLR_2     (0 &lt;&lt; RCC_PLLSAI1CFG_PLLR_SHIFT) </span><span class="comment">/* 00: PLLR = 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI1CFG_PLLR_4     (1 &lt;&lt; RCC_PLLSAI1CFG_PLLR_SHIFT) </span><span class="comment">/* 01: PLLR = 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI1CFG_PLLR_6     (2 &lt;&lt; RCC_PLLSAI1CFG_PLLR_SHIFT) </span><span class="comment">/* 10: PLLR = 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI1CFG_PLLR_8     (3 &lt;&lt; RCC_PLLSAI1CFG_PLLR_SHIFT) </span><span class="comment">/* 11: PLLR = 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/* PLLSAI2 Configuration register */</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define RCC_PLLSAI2CFG_PLLN_SHIFT   (8)      </span><span class="comment">/* Bits 6-14: SAI2 PLL (PLLSAI2) VCO multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLSAI2CFG_PLLN_MASK    (0x7f &lt;&lt; RCC_PLLSAI2CFG_PLLN_SHIFT)</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI2CFG_PLLN(n)    ((n) &lt;&lt; RCC_PLLSAI2CFG_PLLN_SHIFT) </span><span class="comment">/* n = 8..86 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLSAI2CFG_PLLPEN       (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: SAI1 PLL PLLSAI2CLK output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLSAI2CFG_PLLP         (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: Main PLL div factor for PLLSAI2CLK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI2CFG_PLLP_7     0               </span><span class="comment">/* 0: PLLP = 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI2CFG_PLLP_17    RCC_PLLSAI2CFG_PLLP </span><span class="comment">/* 1: PLLP = 17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLSAI2CFG_PLLREN       (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: SAI2 PLL PLLADC2CLK output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLSAI2CFG_PLLR_SHIFT   (25)</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_PLLSAI2CFG_PLLR_MASK    (3 &lt;&lt; RCC_PLLSAI2CFG_PLLR_SHIFT)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI2CFG_PLLR(n)    ((((n)&gt;&gt;1)-1)&lt;&lt; RCC_PLLSAI2CFG_PLLR_SHIFT) </span><span class="comment">/* n=2,4,6,8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI2CFG_PLLR_2     (0 &lt;&lt; RCC_PLLSAI2CFG_PLLR_SHIFT) </span><span class="comment">/* 00: PLLR = 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI2CFG_PLLR_4     (1 &lt;&lt; RCC_PLLSAI2CFG_PLLR_SHIFT) </span><span class="comment">/* 01: PLLR = 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI2CFG_PLLR_6     (2 &lt;&lt; RCC_PLLSAI2CFG_PLLR_SHIFT) </span><span class="comment">/* 10: PLLR = 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_PLLSAI2CFG_PLLR_8     (3 &lt;&lt; RCC_PLLSAI2CFG_PLLR_SHIFT) </span><span class="comment">/* 11: PLLR = 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* Clock interrupt enable register */</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIE            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: LSI Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYIE            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: LSE Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_MSIRDYIE            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: MSI Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYIE            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: HSI Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYIE            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: HSE Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYIE            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: PLL Ready Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLSAI1RDYIE        (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: PLLSAI1 Ready Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLSAI2RDYIE        (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: PLLSAI2 Ready Interrupt enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSECSSIE            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: LSE Clock Security System Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/* Clock interrupt flag register */</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIF            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: LSI Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYIF            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: LSE Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_MSIRDYIF            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: MSI Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYIF            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: HSI Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYIF            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: HSE Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYIF            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: PLL Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLSAI1RDYIF        (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: PLLSAI1 Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLSAI2RDYIF        (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: PLLSAI2 Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_CSSF                (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Clock Security System Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSECSSIF            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: LSE Clock Security System Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSI48RDYIF          (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: HSI48 Ready Interrupt Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">/* Clock interrupt clear register */</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define RCC_CIR_LSIRDYIC            (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: LSI Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSERDYIC            (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: LSE Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_MSIRDYIC            (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: MSI Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSIRDYIC            (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3: HSI Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_HSERDYIC            (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4: HSE Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLRDYIC            (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5: PLL Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLSAI1RDYIC        (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6: PLLSAI1 Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_PLLSAI2RDYIC        (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: PLLSAI2 Ready Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_CSSC                (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Clock Security System Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CIR_LSECSSIC            (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9: LSE Clock Security System Interrupt Clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="comment">/* AHB1 peripheral reset register */</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define RCC_AHB1RSTR_DMA1RST        (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  DMA1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB1RSTR_DMA2RST        (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  DMA2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB1RSTR_FLASHRST       (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Flash memory interface reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB1RSTR_CRCRST         (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: CRC reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB1RSTR_TSCRST         (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Touch Sensing Controller reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/* AHB2 peripheral reset register */</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_GPIOEN(port)    (1 &lt;&lt; (port))</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOARST       (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  IO port A reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOBRST       (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  IO port B reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOCRST       (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  IO port C reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIODRST       (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  IO port D reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOERST       (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  IO port E reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOFRST       (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  IO port F reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOGRST       (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  IO port G reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2RSTR_GPIOHRST       (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  IO port H reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2RSTR_OTGFSRST       (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: USB OTG FS module reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2RSTR_ADCRST         (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: ADC interface reset (common to all ADCs) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2RSTR_RNGRST         (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Random number generator module reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment">/* AHB3 peripheral reset register */</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">#define RCC_AHB3RSTR_FSMCRST        (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Flexible static memory controller module reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB3RSTR_QSPIRST        (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Quad SPI module reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">/* APB1 Peripheral reset register 1 */</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;</div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR1_TIM2RST       (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  TIM2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM3RST       (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  TIM3 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM4RST       (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  TIM4 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM5RST       (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  TIM5 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM6RST       (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  TIM6 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_TIM7RST       (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  TIM7 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_SPI2RST       (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: SPI2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_SPI3RST       (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: SPI3 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_USART2RST     (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: USART2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_USART3RST     (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: USART3 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_UART4RST      (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: USART4 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_UART5RST      (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: USART5 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C1RST       (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: I2C1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C2RST       (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: I2C2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_I2C3RST       (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: I2C3 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_CAN1RST       (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: CAN1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_PWRRST        (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Power interface reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_DAC1RST       (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: DAC1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_OPAMPRST      (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: OPAMP reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR1_LPTIM1RST     (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Low-power Timer 1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">/* APB1 Peripheral reset register 2 */</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define RCC_APB1RSTR2_LPUART1RST    (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Low-power UART 1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR2_SWPMI1RST     (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Single Wire Protocol reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1RSTR2_LPTIM2RST     (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Low-power Timer 2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment">/* APB2 Peripheral reset register */</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define RCC_APB2RSTR_SYSCFGRST      (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  System configuration controller reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SDMMCRST       (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: SDMMC reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM1RST        (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: TIM1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SPI1RST        (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: SPI1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM8RST        (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: TIM8 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_USART1RST      (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: USART1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM15RST       (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: TIM15 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM16RST       (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: TIM16 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_TIM17RST       (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: TIM17 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SAI1RST        (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: SAI1 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_SAI2RST        (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: SAI2 reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2RSTR_DFSDMRST       (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: DFSDM reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">/* AHB1 Peripheral Clock enable register */</span></div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define RCC_AHB1ENR_DMA1EN          (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  DMA1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB1ENR_DMA2EN          (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  DMA2 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB1ENR_FLASHEN         (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Flash memory interface enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB1ENR_CRCEN           (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: CRC enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB1ENR_TSCEN           (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Touch Sensing Controller enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/* AHB2 Peripheral Clock enable register */</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define RCC_AHB2ENR_GPIOAEN         (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  IO port A enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOBEN         (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  IO port B enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOCEN         (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  IO port C enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2ENR_GPIODEN         (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  IO port D enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOEEN         (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  IO port E enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOFEN         (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  IO port F enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOGEN         (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  IO port G enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2ENR_GPIOHEN         (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  IO port H enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2ENR_OTGFSEN         (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: USB OTG FS module enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2ENR_ADCEN           (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: ADC interface enable (common to all ADCs) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2ENR_RNGEN           (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Random number generator module enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/* AHB3 Peripheral Clock enable register */</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="preprocessor">#define RCC_AHB3ENR_FSMCEN          (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Flexible static memory controller module enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB3ENR_QSPIEN          (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Quad SPI module enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/* APB1 Peripheral Clock enable register 1 */</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="preprocessor">#define RCC_APB1ENR1_TIM2EN         (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  TIM2 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_TIM3EN         (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  TIM3 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_TIM4EN         (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  TIM4 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_TIM5EN         (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  TIM5 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_TIM6EN         (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  TIM6 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_TIM7EN         (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  TIM7 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_WWDGEN         (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Windowed Watchdog enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_SPI2EN         (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: SPI2 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_SPI3EN         (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: SPI3 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_USART2EN       (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: USART2 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_USART3EN       (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: USART3 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_UART4EN        (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: USART4 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_UART5EN        (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: USART5 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_I2C1EN         (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: I2C1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_I2C2EN         (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: I2C2 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_I2C3EN         (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: I2C3 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_CAN1EN         (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: CAN1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_PWREN          (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Power interface enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_DAC1EN         (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: DAC1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_OPAMPEN        (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: OPAMP enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR1_LPTIM1EN       (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Low-power Timer 1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">/* APB1 Peripheral Clock enable register 2 */</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="preprocessor">#define RCC_APB1ENR2_LPUART1EN      (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Low-power UART 1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR2_SWPMI1EN       (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Single Wire Protocol enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1ENR2_LPTIM2EN       (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Low-power Timer 2 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/* APB2 Peripheral Clock enable register */</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="preprocessor">#define RCC_APB2ENR_SYSCFGEN        (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  System configuration controller enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_FWEN            (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7: Firewall enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SDMMCEN         (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: SDMMC enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM1EN          (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: TIM1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SPI1EN          (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: SPI1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM8EN          (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: TIM8 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_USART1EN        (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: USART1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM15EN         (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: TIM15 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM16EN         (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: TIM16 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_TIM17EN         (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: TIM17 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SAI1EN          (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: SAI1 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_SAI2EN          (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: SAI2 enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2ENR_DFSDMEN         (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: DFSDM enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">/* RCC AHB1 low power mode peripheral clock enable register */</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="preprocessor">#define RCC_AHB1SMENR_DMA1LPSMEN    (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  DMA1 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB1SMENR_DMA2LPSMEN    (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  DMA2 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB1SMENR_FLASHLPSMEN   (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8:  Flash memory interface enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB1SMENR_SRAM1SMEN     (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  SRAM1 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB1SMENR_CRCLPSMEN     (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: CRC enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB1SMENR_TSCLPSMEN     (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Touch Sensing Controller enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">/* RCC AHB2 low power mode peripheral clock enable register */</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor">#define RCC_AHB2SMENR_GPIOASMEN     (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  IO port A enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOBSMEN     (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  IO port B enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOCSMEN     (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  IO port C enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIODSMEN     (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  IO port D enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOESMEN     (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  IO port E enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOFSMEN     (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  IO port F enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOGSMEN     (1 &lt;&lt; 6)  </span><span class="comment">/* Bit 6:  IO port G enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2SMENR_GPIOHSMEN     (1 &lt;&lt; 7)  </span><span class="comment">/* Bit 7:  IO port H enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2SMENR_SRAM2SMEN     (1 &lt;&lt; 9)  </span><span class="comment">/* Bit 9:  SRAM2 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2SMENR_OTGFSSMEN     (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: USB OTG FS module enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2SMENR_ADCSMEN       (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: ADC interface enable during Sleep mode (common to all ADCs) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB2SMENR_RNGSMEN       (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: Random number generator module enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/* RCC AHB3 low power mode peripheral clock enable register */</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#define RCC_AHB3SMENR_FSMCSMEN      (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Flexible static memory controller module enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_AHB3SMENR_QSPISMEN      (1 &lt;&lt; 8)  </span><span class="comment">/* Bit 8: Quad SPI module enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">/* RCC APB1 low power mode peripheral clock enable register 1 */</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR1_TIM2SMEN     (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  TIM2 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM3SMEN     (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1:  TIM3 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM4SMEN     (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  TIM4 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM5SMEN     (1 &lt;&lt; 3)  </span><span class="comment">/* Bit 3:  TIM5 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM6SMEN     (1 &lt;&lt; 4)  </span><span class="comment">/* Bit 4:  TIM6 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_TIM7SMEN     (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  TIM7 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_WWDGSMEN     (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: Windowed Watchdog enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_SPI2SMEN     (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: SPI2 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_SPI3SMEN     (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: SPI3 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_USART2SMEN   (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: USART2 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_USART3SMEN   (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: USART3 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_UART4SMEN    (1 &lt;&lt; 19) </span><span class="comment">/* Bit 19: USART4 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_UART5SMEN    (1 &lt;&lt; 20) </span><span class="comment">/* Bit 20: USART5 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C1SMEN     (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: I2C1 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C2SMEN     (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: I2C2 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_I2C3SMEN     (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: I2C3 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_CAN1SMEN     (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: CAN1 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_PWRSMEN      (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Power interface enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_DAC1SMEN     (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: DAC1 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_OPAMPSMEN    (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: OPAMP enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR1_LPTIM1SMEN   (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Low-power Timer 1 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment">/* RCC APB1 low power modeperipheral clock enable register 2 */</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="preprocessor">#define RCC_APB1SMENR2_LPUART1SMEN  (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  Low-power UART 1 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR2_SWPMI1SMEN   (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2:  Single Wire Protocol enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB1SMENR2_LPTIM2SMEN   (1 &lt;&lt; 5)  </span><span class="comment">/* Bit 5:  Low-power Timer 2 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">/* RCC APB2 low power mode peripheral clock enable register */</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="preprocessor">#define RCC_APB2SMENR_SYSCFGSMEN    (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0:  System configuration controller enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2SMENR_SDMMCSMEN     (1 &lt;&lt; 10) </span><span class="comment">/* Bit 10: SDMMC enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2SMENR_TIM1SMEN      (1 &lt;&lt; 11) </span><span class="comment">/* Bit 11: TIM1 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2SMENR_SPI1SMEN      (1 &lt;&lt; 12) </span><span class="comment">/* Bit 12: SPI1 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2SMENR_TIM8SMEN      (1 &lt;&lt; 13) </span><span class="comment">/* Bit 13: TIM8 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2SMENR_USART1SMEN    (1 &lt;&lt; 14) </span><span class="comment">/* Bit 14: USART1 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2SMENR_TIM15SMEN     (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: TIM15 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2SMENR_TIM16SMEN     (1 &lt;&lt; 17) </span><span class="comment">/* Bit 17: TIM16 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2SMENR_TIM17SMEN     (1 &lt;&lt; 18) </span><span class="comment">/* Bit 18: TIM17 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2SMENR_SAI1SMEN      (1 &lt;&lt; 21) </span><span class="comment">/* Bit 21: SAI1 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2SMENR_SAI2SMEN      (1 &lt;&lt; 22) </span><span class="comment">/* Bit 22: SAI2 enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_APB2SMENR_DFSDMSMEN     (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: DFSDM enable during Sleep mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/* Peripheral Independent Clock Configuration register */</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="preprocessor">#define RCC_CCIPR_USART1SEL_SHIFT     (0)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_USART1SEL_MASK      (3 &lt;&lt; RCC_CCIPR_USART1SEL_SHIFT)</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_USART1SEL_PCLK    (0 &lt;&lt; RCC_CCIPR_USART1SEL_SHIFT)</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_USART1SEL_SYSCLK  (1 &lt;&lt; RCC_CCIPR_USART1SEL_SHIFT)</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_USART1SEL_HSI     (2 &lt;&lt; RCC_CCIPR_USART1SEL_SHIFT)</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_USART1SEL_LSE     (3 &lt;&lt; RCC_CCIPR_USART1SEL_SHIFT)</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_SHIFT     (2)</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_USART2SEL_MASK      (3 &lt;&lt; RCC_CCIPR_USART2SEL_SHIFT)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_USART2SEL_PCLK    (0 &lt;&lt; RCC_CCIPR_USART2SEL_SHIFT)</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_USART2SEL_SYSCLK  (1 &lt;&lt; RCC_CCIPR_USART2SEL_SHIFT)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_USART2SEL_HSI     (2 &lt;&lt; RCC_CCIPR_USART2SEL_SHIFT)</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_USART2SEL_LSE     (3 &lt;&lt; RCC_CCIPR_USART2SEL_SHIFT)</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_USART3SEL_SHIFT     (4)</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_USART3SEL_MASK      (3 &lt;&lt; RCC_CCIPR_USART3SEL_SHIFT)</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_USART3SEL_PCLK    (0 &lt;&lt; RCC_CCIPR_USART3SEL_SHIFT)</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_USART3SEL_SYSCLK  (1 &lt;&lt; RCC_CCIPR_USART3SEL_SHIFT)</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_USART3SEL_HSI     (2 &lt;&lt; RCC_CCIPR_USART3SEL_SHIFT)</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_USART3SEL_LSE     (3 &lt;&lt; RCC_CCIPR_USART3SEL_SHIFT)</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_UART4SEL_SHIFT      (6)</span></div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_UART4SEL_MASK       (3 &lt;&lt; RCC_CCIPR_UART4SEL_SHIFT)</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_UART4SEL_PCLK     (0 &lt;&lt; RCC_CCIPR_UART4SEL_SHIFT)</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_UART4SEL_SYSCLK   (1 &lt;&lt; RCC_CCIPR_UART4SEL_SHIFT)</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_UART4SEL_HSI      (2 &lt;&lt; RCC_CCIPR_UART4SEL_SHIFT)</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_UART4SEL_LSE      (3 &lt;&lt; RCC_CCIPR_UART4SEL_SHIFT)</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_UART5SEL_SHIFT      (8)</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_UART5SEL_MASK       (3 &lt;&lt; RCC_CCIPR_UART5SEL_SHIFT)</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_UART5SEL_PCLK     (0 &lt;&lt; RCC_CCIPR_UART5SEL_SHIFT)</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_UART5SEL_SYSCLK   (1 &lt;&lt; RCC_CCIPR_UART5SEL_SHIFT)</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_UART5SEL_HSI      (2 &lt;&lt; RCC_CCIPR_UART5SEL_SHIFT)</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_UART5SEL_LSE      (3 &lt;&lt; RCC_CCIPR_UART5SEL_SHIFT)</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_SHIFT    (10)</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_LPUART1SEL_MASK     (3 &lt;&lt; RCC_CCIPR_LPUART1SEL_SHIFT)</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_LPUART1SEL_PCLK   (0 &lt;&lt; RCC_CCIPR_LPUART1SEL_SHIFT)</span></div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_LPUART1SEL_SYSCLK (1 &lt;&lt; RCC_CCIPR_LPUART1SEL_SHIFT)</span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_LPUART1SEL_HSI    (2 &lt;&lt; RCC_CCIPR_LPUART1SEL_SHIFT)</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_LPUART1SEL_LSE    (3 &lt;&lt; RCC_CCIPR_LPUART1SEL_SHIFT)</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_SHIFT       (12)</span></div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_I2C1SEL_MASK        (3 &lt;&lt; RCC_CCIPR_I2C1SEL_SHIFT)</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_I2C1SEL_PCLK      (0 &lt;&lt; RCC_CCIPR_I2C1SEL_SHIFT)</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_I2C1SEL_SYSCLK    (1 &lt;&lt; RCC_CCIPR_I2C1SEL_SHIFT)</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_I2C1SEL_HSI       (2 &lt;&lt; RCC_CCIPR_I2C1SEL_SHIFT)</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_I2C2SEL_SHIFT       (14)</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_I2C2SEL_MASK        (3 &lt;&lt; RCC_CCIPR_I2C2SEL_SHIFT)</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_I2C2SEL_PCLK      (0 &lt;&lt; RCC_CCIPR_I2C2SEL_SHIFT)</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_I2C2SEL_SYSCLK    (1 &lt;&lt; RCC_CCIPR_I2C2SEL_SHIFT)</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_I2C2SEL_HSI       (2 &lt;&lt; RCC_CCIPR_I2C2SEL_SHIFT)</span></div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_SHIFT       (16)</span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_I2C3SEL_MASK        (3 &lt;&lt; RCC_CCIPR_I2C3SEL_SHIFT)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_I2C3SEL_PCLK      (0 &lt;&lt; RCC_CCIPR_I2C3SEL_SHIFT)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_I2C3SEL_SYSCLK    (1 &lt;&lt; RCC_CCIPR_I2C3SEL_SHIFT)</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_I2C3SEL_HSI       (2 &lt;&lt; RCC_CCIPR_I2C3SEL_SHIFT)</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_SHIFT     (18)</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_LPTIM1SEL_MASK      (3 &lt;&lt; RCC_CCIPR_LPTIM1SEL_SHIFT)</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_LPTIM1SEL_PCLK    (0 &lt;&lt; RCC_CCIPR_LPTIM1SEL_SHIFT)</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_LPTIM1SEL_LSI     (1 &lt;&lt; RCC_CCIPR_LPTIM1SEL_SHIFT)</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_LPTIM1SEL_HSI     (2 &lt;&lt; RCC_CCIPR_LPTIM1SEL_SHIFT)</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_LPTIM1SEL_LSE     (3 &lt;&lt; RCC_CCIPR_LPTIM1SEL_SHIFT)</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_SHIFT     (20)</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_LPTIM2SEL_MASK      (3 &lt;&lt; RCC_CCIPR_LPTIM2SEL_SHIFT)</span></div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_LPTIM2SEL_PCLK    (0 &lt;&lt; RCC_CCIPR_LPTIM2SEL_SHIFT)</span></div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_LPTIM2SEL_LSI     (1 &lt;&lt; RCC_CCIPR_LPTIM2SEL_SHIFT)</span></div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_LPTIM2SEL_HSI     (2 &lt;&lt; RCC_CCIPR_LPTIM2SEL_SHIFT)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_LPTIM2SEL_LSE     (3 &lt;&lt; RCC_CCIPR_LPTIM2SEL_SHIFT)</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_SAI1SEL_SHIFT       (22)</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_SAI1SEL_MASK        (3 &lt;&lt; RCC_CCIPR_SAI1SEL_SHIFT)</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_SAI1SEL_PLLSAI1   (0 &lt;&lt; RCC_CCIPR_SAI1SEL_SHIFT)</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_SAI1SEL_PLLSAI2   (1 &lt;&lt; RCC_CCIPR_SAI1SEL_SHIFT)</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_SAI1SEL_PLLMAIN   (2 &lt;&lt; RCC_CCIPR_SAI1SEL_SHIFT)</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_SAI1SEL_EXTCLK    (3 &lt;&lt; RCC_CCIPR_SAI1SEL_SHIFT)</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_SAI2SEL_SHIFT       (24)</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_SAI2SEL_MASK        (3 &lt;&lt; RCC_CCIPR_SAI2SEL_SHIFT)</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_SAI2SEL_PLLSAI1   (0 &lt;&lt; RCC_CCIPR_SAI2SEL_SHIFT)</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_SAI2SEL_PLLSAI2   (1 &lt;&lt; RCC_CCIPR_SAI2SEL_SHIFT)</span></div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_SAI2SEL_PLLMAIN   (2 &lt;&lt; RCC_CCIPR_SAI2SEL_SHIFT)</span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_SAI2SEL_EXTCLK    (3 &lt;&lt; RCC_CCIPR_SAI2SEL_SHIFT)</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_CLK48SEL_SHIFT      (26)</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_CLK48SEL_MASK       (3 &lt;&lt; RCC_CCIPR_CLK48SEL_SHIFT)</span></div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_CLK48SEL_NONE     (0 &lt;&lt; RCC_CCIPR_CLK48SEL_SHIFT)</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_CLK48SEL_PLLSAI1  (1 &lt;&lt; RCC_CCIPR_CLK48SEL_SHIFT)</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_CLK48SEL_PLLMAIN  (2 &lt;&lt; RCC_CCIPR_CLK48SEL_SHIFT)</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_CLK48SEL_MSI      (3 &lt;&lt; RCC_CCIPR_CLK48SEL_SHIFT)</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL_SHIFT        (28)</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_ADCSEL_MASK         (3 &lt;&lt; RCC_CCIPR_ADCSEL_SHIFT)</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_ADCSEL_NONE       (0 &lt;&lt; RCC_CCIPR_ADCSEL_SHIFT)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_ADCSEL_PLLSAI1    (1 &lt;&lt; RCC_CCIPR_ADCSEL_SHIFT)</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_ADCSEL_PLLSAI2    (2 &lt;&lt; RCC_CCIPR_ADCSEL_SHIFT)</span></div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_ADCSEL_SYSCLK     (3 &lt;&lt; RCC_CCIPR_ADCSEL_SHIFT)</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_SWPMI1SEL           (1 &lt;&lt; 30)</span></div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_SWPMI1SEL_PCLK    0</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_SWPMI1SEL_HSI     RCC_CCIPR_SWPMI1SEL</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CCIPR_DFSDMSEL            (1 &lt;&lt; 31)</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_DFSDMSEL_PCLK     0</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CCIPR_DFSDMSEL_SYSCLK   RCC_CCIPR_DFSDMSEL</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">/* Backup domain control register */</span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="preprocessor">#define RCC_BDCR_LSEON              (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: External Low Speed oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSERDY             (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: External Low Speed oscillator Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSEBYP             (1 &lt;&lt; 2)  </span><span class="comment">/* Bit 2: External Low Speed oscillator Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_SHIFT       (3)       </span><span class="comment">/* Bits 3-4: LSE oscillator drive capability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSEDRV_MASK        (3 &lt;&lt; RCC_BDCR_LSEDRV_SHIFT)</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_LSEDRV_LOWER     (0 &lt;&lt; RCC_BDCR_LSEDRV_SHIFT) </span><span class="comment">/* 00: Lower driving capability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_LSEDRV_MIDLOW    (1 &lt;&lt; RCC_BDCR_LSEDRV_SHIFT) </span><span class="comment">/* 01: Medium Low driving capability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_LSEDRV_MIDHI     (2 &lt;&lt; RCC_BDCR_LSEDRV_SHIFT) </span><span class="comment">/* 10: Medium High driving capability*/</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_LSEDRV_HIGER     (3 &lt;&lt; RCC_BDCR_LSEDRV_SHIFT) </span><span class="comment">/* 11: Higher driving capability */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSECSSON           (1 &lt;&lt; 5) </span><span class="comment">/* Bit 5: CSS on LSE enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSECSSD            (1 &lt;&lt; 6) </span><span class="comment">/* Bit 6: CSS on LSE failure Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_SHIFT       (8)       </span><span class="comment">/* Bits 9:8: RTC clock source selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_RTCSEL_MASK        (3 &lt;&lt; RCC_BDCR_RTCSEL_SHIFT)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_RTCSEL_NOCLK     (0 &lt;&lt; RCC_BDCR_RTCSEL_SHIFT) </span><span class="comment">/* 00: No clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_RTCSEL_LSE       (1 &lt;&lt; RCC_BDCR_RTCSEL_SHIFT) </span><span class="comment">/* 01: LSE oscillator clock used as RTC clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_RTCSEL_LSI       (2 &lt;&lt; RCC_BDCR_RTCSEL_SHIFT) </span><span class="comment">/* 10: LSI oscillator clock used as RTC clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_RTCSEL_HSE       (3 &lt;&lt; RCC_BDCR_RTCSEL_SHIFT) </span><span class="comment">/* 11: HSE oscillator clock divided by 32 used as RTC clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_RTCEN              (1 &lt;&lt; 15) </span><span class="comment">/* Bit 15: RTC clock enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_BDRST              (1 &lt;&lt; 16) </span><span class="comment">/* Bit 16: Backup domain software reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSCOEN             (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Low speed clock output enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_BDCR_LSCOSEL            (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Low speed clock output selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BCDR_LSCOSEL_LSI      0         </span><span class="comment">/*         LSI selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_BDCR_LSCOSEL_LSE      RCC_BDCR_LSCOSEL  </span><span class="comment">/* LSE selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">/* Control/status register */</span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">#define RCC_CSR_LSION               (1 &lt;&lt; 0)  </span><span class="comment">/* Bit 0: Internal Low Speed oscillator enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LSIRDY              (1 &lt;&lt; 1)  </span><span class="comment">/* Bit 1: Internal Low Speed oscillator Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_MSISRANGE_SHIFT     8</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CSR_MSISRANGE_MASK    (0x0F &lt;&lt; RCC_CSR_MSISRANGE_SHIFT) </span><span class="comment">/* MSI range after Standby mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CSR_MSISRANGE_1M      (4    &lt;&lt; RCC_CSR_MSISRANGE_SHIFT) </span><span class="comment">/* 0100: around 1 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CSR_MSISRANGE_2M      (5    &lt;&lt; RCC_CSR_MSISRANGE_SHIFT) </span><span class="comment">/* 0101: around 2 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CSR_MSISRANGE_4M      (6    &lt;&lt; RCC_CSR_MSISRANGE_SHIFT) </span><span class="comment">/* 0110: around 4 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#  define RCC_CSR_MSISRANGE_8M      (7    &lt;&lt; RCC_CSR_MSISRANGE_SHIFT) </span><span class="comment">/* 0111: around 8 MHz */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_RMVF                (1 &lt;&lt; 23) </span><span class="comment">/* Bit 23: Remove reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_FWRSTF              (1 &lt;&lt; 24) </span><span class="comment">/* Bit 24: Firewall reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_OBLRSTF             (1 &lt;&lt; 25) </span><span class="comment">/* Bit 25: Option byte loader reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_PINRSTF             (1 &lt;&lt; 26) </span><span class="comment">/* Bit 26: PIN reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_BORRSTF             (1 &lt;&lt; 27) </span><span class="comment">/* Bit 27: BOR reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_SFTRSTF             (1 &lt;&lt; 28) </span><span class="comment">/* Bit 28: Software Reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_IWDGRSTF            (1 &lt;&lt; 29) </span><span class="comment">/* Bit 29: Independent Watchdog reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_WWDGRSTF            (1 &lt;&lt; 30) </span><span class="comment">/* Bit 30: Window watchdog reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define RCC_CSR_LPWRRSTF            (1 &lt;&lt; 31) </span><span class="comment">/* Bit 31: Low-Power reset flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* CONFIG_STM32L4_STM32L4X5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#endif </span><span class="comment">/* __ARCH_ARM_SRC_STM32L4_CHIP_STM32L4X5XX_RCC_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
