Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jan 26 00:25:42 2024
| Host         : Nostromo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    20 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            5 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             695 |          284 |
| Yes          | No                    | Yes                    |              46 |           10 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                      | rst_IBUF         |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG |                                      |                  |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | db_start/timer.count[0]_i_1_n_0      | rst_IBUF         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | db_start/E[0]                        | rst_IBUF         |                5 |             26 |         5.20 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/aux_reg[2]_1[0] |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/E[0]            |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/aux_reg[3]_0[0] |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/aux_reg[3]_4[0] |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/aux_reg[3]_1[0] |                  |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/aux_reg[3]_7[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/aux_reg[5]_0[0] |                  |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/aux_reg[3]_8[0] |                  |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/aux_reg[5]_1[0] |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/aux_reg[3]_5[0] |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/aux_reg[2]_2[0] |                  |               13 |             32 |         2.46 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/aux_reg[3]_3[0] |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/aux_reg[3]_2[0] |                  |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/aux_reg[3]_6[0] |                  |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/aux_reg[2]_0[0] |                  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | CPU_CHIP_inst/fwBOUT/aux_reg[5]_2[0] |                  |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | clk_divider_inst/slow_clk            |                  |               92 |            190 |         2.07 |
+----------------+--------------------------------------+------------------+------------------+----------------+--------------+


