#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Apr 18 15:03:23 2019
# Process ID: 7848
# Current directory: C:/konkurs/vivado_projekty/klt_pyramid
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13352 C:\konkurs\vivado_projekty\klt_pyramid\klt_pyramid.xpr
# Log file: C:/konkurs/vivado_projekty/klt_pyramid/vivado.log
# Journal file: C:/konkurs/vivado_projekty/klt_pyramid\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/konkurs/IP_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 818.262 ; gain = 98.117
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_klt' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_klt_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/frame_delay_sim/sim/frame_delay_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_delay_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/delayLineBRAM/sim/delayLineBRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLineBRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module context_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/delayLinieBRAM_WP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delayLinieBRAM_WP
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/in_roi_check.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module in_roi_check
WARNING: [VRFC 10-1315] redeclaration of ansi port latched_x0_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/in_roi_check.v:63]
WARNING: [VRFC 10-1315] redeclaration of ansi port latched_y0_int is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/in_roi_check.v:64]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/klt_integrator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_integrator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module klt_tracker
WARNING: [VRFC 10-1315] redeclaration of ansi port context_valid is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:70]
WARNING: [VRFC 10-1315] redeclaration of ansi port center is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:71]
WARNING: [VRFC 10-1315] redeclaration of ansi port x_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:77]
WARNING: [VRFC 10-1315] redeclaration of ansi port y_pos is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:78]
WARNING: [VRFC 10-1315] redeclaration of ansi port first_frame is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:79]
WARNING: [VRFC 10-1315] redeclaration of ansi port dx_valid is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:81]
WARNING: [VRFC 10-1315] redeclaration of ansi port dx is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:82]
WARNING: [VRFC 10-1315] redeclaration of ansi port dy is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:83]
WARNING: [VRFC 10-1315] redeclaration of ansi port point_x0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:85]
WARNING: [VRFC 10-1315] redeclaration of ansi port point_y0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:86]
WARNING: [VRFC 10-1315] redeclaration of ansi port in_extended_roi is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:87]
WARNING: [VRFC 10-1315] redeclaration of ansi port in_roi is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:88]
WARNING: [VRFC 10-1315] redeclaration of ansi port roi_end is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:89]
WARNING: [VRFC 10-1315] redeclaration of ansi port prev_frame_pixel is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:91]
WARNING: [VRFC 10-1315] redeclaration of ansi port G11 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:94]
WARNING: [VRFC 10-1315] redeclaration of ansi port G12 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:95]
WARNING: [VRFC 10-1315] redeclaration of ansi port G21 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:96]
WARNING: [VRFC 10-1315] redeclaration of ansi port G22 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:97]
WARNING: [VRFC 10-1315] redeclaration of ansi port b1 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:98]
WARNING: [VRFC 10-1315] redeclaration of ansi port b2 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:99]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module linsolve
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/modul_puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modul_puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/pixel_position.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pixel_position
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/point_tracker.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module previous_roi_buffer
WARNING: [VRFC 10-1315] redeclaration of ansi port read_offset is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/point_tracker.v:52]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_x0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/point_tracker.v:57]
WARNING: [VRFC 10-1315] redeclaration of ansi port delta_y0 is not allowed [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/point_tracker.v:58]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/puz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/wysw_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wysw_box
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sim_1/new/tb_klt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_klt
"xvhdl --incr --relax -prj tb_klt_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/div_gen_0/sim/div_gen_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity div_gen_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/sub_52m52/sim/sub_52m52.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub_52m52
INFO: [VRFC 10-163] Analyzing VHDL file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/mult_26t26/sim/mult_26t26.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_26t26
INFO: [VRFC 10-163] Analyzing VHDL file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/add_26p18/sim/add_26p18.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_26p18
INFO: [VRFC 10-163] Analyzing VHDL file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/mult_9t9/sim/mult_9t9.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mult_9t9
INFO: [VRFC 10-163] Analyzing VHDL file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/sub_8m8/sim/sub_8m8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub_8m8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/ip/accumulator_adder/sim/accumulator_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity accumulator_adder
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 876.551 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto a6e86397ddca48019c2dcbbc70e9262d --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L xbip_pipe_v3_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_5 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L floating_point_v7_0_15 -L xbip_dsp48_mult_v3_0_5 -L xbip_dsp48_multadd_v3_0_5 -L div_gen_v5_1_13 -L xil_defaultlib -L c_reg_fd_v12_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L blk_mem_gen_v8_4_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_klt_behav xil_defaultlib.tb_klt xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:179]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port s_axis_divisor_tdata [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/linsolve.v:196]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port h_size [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_3x3.v:98]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port din [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_3x3.v:99]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port dout [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_3x3.v:100]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 11 for port addra [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/delayLinieBRAM_WP.v:69]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port dina [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/delayLinieBRAM_WP.v:70]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 17 for port douta [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/delayLinieBRAM_WP.v:71]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 13 for port h_size [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_3x3.v:109]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port din [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_3x3.v:110]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 16 for port dout [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/new/context_3x3.v:111]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port addrb [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/point_tracker.v:115]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 10 for port addrb [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/new/point_tracker.v:128]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 24 for port pixel_in [C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.srcs/sources_1/imports/moduly/klt_tracker.v:231]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_viv_comp
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package div_gen_v5_1_13.div_gen_v5_1_13_viv_comp
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package ieee.std_logic_unsigned
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_pkg
Compiling package div_gen_v5_1_13.div_gen_pkg
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_viv_comp
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_consts
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_exp_table...
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_pkg
Compiling package floating_point_v7_0_15.flt_utils
Compiling package floating_point_v7_0_15.vt2mutils
Compiling package floating_point_v7_0_15.vt2mcomps
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv_co...
Compiling package xbip_bram18k_v3_0_5.xbip_bram18k_hdl_pkg
Compiling package ieee.std_logic_textio
Compiling package xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_pkg
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv_com...
Compiling package xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_pkg
Compiling package xbip_dsp48_wrapper_v3_0_4.xbip_dsp48_wrapper_v3_0_4_pkg
Compiling module xil_defaultlib.hdmi_in
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.delayLineBRAM
Compiling module xil_defaultlib.delayLinieBRAM_WP
Compiling module xil_defaultlib.context_3x3
Compiling module xil_defaultlib.pixel_position
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=88...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture accumulator_adder_arch of entity xil_defaultlib.accumulator_adder [accumulator_adder_default]
Compiling module xil_defaultlib.puz(N=1)
Compiling module xil_defaultlib.modul_puz(N=1,DELAY=1)
Compiling module xil_defaultlib.in_roi_check
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_output_stage(...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_softecc_outpu...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1_mem_module(C_...
Compiling module blk_mem_gen_v8_4_1.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_1.blk_mem_gen_v8_4_1(C_FAMILY="zyn...
Compiling module xil_defaultlib.frame_delay_sim
Compiling module xil_defaultlib.previous_roi_buffer
Compiling module xil_defaultlib.modul_puz(N=1)
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture sub_8m8_arch of entity xil_defaultlib.sub_8m8 [sub_8m8_default]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=9,bi_width=9...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_9t9_arch of entity xil_defaultlib.mult_9t9 [mult_9t9_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture add_26p18_arch of entity xil_defaultlib.add_26p18 [add_26p18_default]
Compiling module xil_defaultlib.klt_integrator
Compiling module xil_defaultlib.modul_puz(N=1,DELAY=12)
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,a_inp...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14 [\mult_gen_v12_0_14(c_xdevicefami...]
Compiling architecture mult_26t26_arch of entity xil_defaultlib.mult_26t26 [mult_26t26_default]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_ainit_va...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=11...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_sync_pri...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_12.c_addsub_v12_0_12 [\c_addsub_v12_0_12(c_xdevicefami...]
Compiling architecture sub_52m52_arch of entity xil_defaultlib.sub_52m52 [sub_52m52_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=52)\]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_15.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_0_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_15.shift_msb_first [\shift_msb_first(a_width=52,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=26)\]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=25)\]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_0_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(length=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_0_15.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_0_15.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_15.delay [\delay(width=60,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_0_15.floating_point_v7_0_15_viv [\floating_point_v7_0_15_viv(c_xd...]
Compiling architecture synth of entity div_gen_v5_1_13.fixed_to_float [\fixed_to_float(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.prenormalizer [\prenormalizer(c_xdevicefamily="...]
Compiling architecture synth of entity div_gen_v5_1_13.flow_ctrl [\flow_ctrl(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,in...]
Compiling architecture ramb16_v of entity unisim.RAMB16 [\RAMB16(doa_reg=1,dob_reg=1,init...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_bram18k_v3_0_5.xbip_bram18k_synth [\xbip_bram18k_synth(c_xdevicefam...]
Compiling architecture synth of entity xbip_bram18k_v3_0_5.xbip_bram18k_v3_0_5_viv [\xbip_bram18k_v3_0_5_viv(c_xdevi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture synth of entity div_gen_v5_1_13.estimator [\estimator(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=53,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.mult_gen_v12_0_14_viv [\mult_gen_v12_0_14_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,dreg=0,inmodere...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_4.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_synth [\xbip_dsp48_multadd_synth(c_xdev...]
Compiling architecture synth of entity xbip_dsp48_multadd_v3_0_5.xbip_dsp48_multadd_v3_0_5_viv [\xbip_dsp48_multadd_v3_0_5_viv(c...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.iterative_unit [\iterative_unit(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_synth [\xbip_dsp48_addsub_synth(c_xdevi...]
Compiling architecture synth of entity xbip_dsp48_addsub_v3_0_5.xbip_dsp48_addsub_v3_0_5_viv [\xbip_dsp48_addsub_v3_0_5_viv(c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.quot_addsub [\quot_addsub(c_xdevicefamily="zy...]
Compiling architecture synth of entity div_gen_v5_1_13.quotient_collector [\quotient_collector(c_xdevicefam...]
Compiling architecture synth of entity div_gen_v5_1_13.hrdiv_viv [\hrdiv_viv(c_xdevicefamily="zynq...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_synth [\div_gen_synth(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity div_gen_v5_1_13.div_gen_v5_1_13_viv [\div_gen_v5_1_13_viv(c_xdevicefa...]
Compiling architecture xilinx of entity div_gen_v5_1_13.div_gen_v5_1_13 [\div_gen_v5_1_13(c_xdevicefamily...]
Compiling architecture div_gen_0_arch of entity xil_defaultlib.div_gen_0 [div_gen_0_default]
Compiling module xil_defaultlib.linsolve
Compiling module xil_defaultlib.wysw_box
Compiling module xil_defaultlib.klt_tracker
Compiling module xil_defaultlib.tb_klt
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_klt_behav
run_program: Time (s): cpu = 00:00:08 ; elapsed = 00:01:57 . Memory (MB): peak = 876.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '117' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/konkurs/vivado_projekty/klt_pyramid/klt_pyramid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_klt_behav -key {Behavioral:sim_1:Functional:tb_klt} -tclbatch {tb_klt.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb_klt.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ms
Block Memory Generator module tb_klt.tracker.context.line1.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_klt.tracker.context.line2.BRAM.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_klt.tracker.previous_frame_pixel.memA.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module tb_klt.tracker.previous_frame_pixel.memB.inst.native_mem_module.blk_mem_gen_v8_4_1_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Simulator 45-29] Cannot open source file /wrk/2018.2/continuous/2018_06_14_2258646/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:04:51 ; elapsed = 00:55:30 . Memory (MB): peak = 923.961 ; gain = 32.156
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:04:57 ; elapsed = 00:55:35 . Memory (MB): peak = 923.961 ; gain = 47.098
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:05:11 ; elapsed = 00:57:42 . Memory (MB): peak = 923.961 ; gain = 60.711
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 16:16:21 2019...
