{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1755684348974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1755684348974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 20 15:35:48 2025 " "Processing started: Wed Aug 20 15:35:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1755684348974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1755684348974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off adder_32bit -c adder_32bit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off adder_32bit -c adder_32bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1755684348974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1755684349333 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "adder_32bit.svo D:/IntelFPGA/sem 5/adder_32bit/simulation/modelsim/ simulation " "Generated file adder_32bit.svo in folder \"D:/IntelFPGA/sem 5/adder_32bit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1755684349384 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_6_1200mv_85c_board_slow.mod D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_6_1200mv_85c_board_slow.data " "Generated files \"D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_6_1200mv_85c_board_slow.mod\" and \"D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_6_1200mv_85c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1755684349425 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_6_1200mv_0c_board_slow.mod D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_6_1200mv_0c_board_slow.data " "Generated files \"D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_6_1200mv_0c_board_slow.mod\" and \"D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_6_1200mv_0c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1755684349425 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_min_1200mv_0c_board_fast.mod D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_min_1200mv_0c_board_fast.data " "Generated files \"D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_min_1200mv_0c_board_fast.mod\" and \"D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_min_1200mv_0c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1755684349425 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_board.mod D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_board.data " "Generated files \"D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_board.mod\" and \"D:/IntelFPGA/sem 5/adder_32bit/timing/stamp//adder_32bit_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1755684349425 ""}
{ "Info" "IQNETO_GENERATED_HSPICE_FILES" "119 " "Generated 119 HSPICE Output files for board level analysis" { { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b7_sum_0__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b7_sum_0__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d1_sum_1__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d1_sum_1__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f1_sum_2__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f1_sum_2__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_l13_sum_3__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_l13_sum_3__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_k2_sum_4__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_k2_sum_4__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_t10_sum_5__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_t10_sum_5__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a13_sum_6__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a13_sum_6__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b16_sum_7__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b16_sum_7__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a2_sum_8__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a2_sum_8__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a15_sum_9__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a15_sum_9__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b13_sum_10__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b13_sum_10__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c11_sum_11__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c11_sum_11__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b3_sum_12__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b3_sum_12__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d11_sum_13__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d11_sum_13__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a12_sum_14__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a12_sum_14__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d9_sum_15__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d9_sum_15__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_n9_sum_16__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_n9_sum_16__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_g1_sum_17__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_g1_sum_17__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a14_sum_18__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a14_sum_18__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f15_sum_19__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f15_sum_19__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_j15_sum_20__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_j15_sum_20__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_p8_sum_21__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_p8_sum_21__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_n8_sum_22__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_n8_sum_22__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a3_sum_23__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a3_sum_23__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_l8_sum_24__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_l8_sum_24__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_g5_sum_25__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_g5_sum_25__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b4_sum_26__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b4_sum_26__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_j16_sum_27__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_j16_sum_27__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_r10_sum_28__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_r10_sum_28__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f13_sum_29__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f13_sum_29__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_r11_sum_30__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_r11_sum_30__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_r12_sum_31__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_r12_sum_31__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_l15_cout_out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_l15_cout_out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b10_reset_in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b10_reset_in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_e1_clk_in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_e1_clk_in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d14_num_a_31__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d14_num_a_31__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_e11_num_b_31__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_e11_num_b_31__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_t11_num_a_30__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_t11_num_a_30__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b12_num_b_30__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b12_num_b_30__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_e10_num_a_29__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_e10_num_a_29__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d15_num_b_29__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d15_num_b_29__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_n16_num_a_28__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_n16_num_a_28__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c15_num_b_28__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c15_num_b_28__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b14_num_a_27__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b14_num_a_27__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d12_num_b_27__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d12_num_b_27__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f14_num_a_26__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f14_num_a_26__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_g15_num_b_26__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_g15_num_b_26__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c14_num_a_25__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c14_num_a_25__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_l14_num_b_25__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_l14_num_b_25__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_p9_num_a_24__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_p9_num_a_24__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_g16_num_b_24__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_g16_num_b_24__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f2_num_a_23__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f2_num_a_23__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d16_num_b_23__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d16_num_b_23__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_l7_num_a_22__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_l7_num_a_22__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_t7_num_b_22__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_t7_num_b_22__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_j1_num_a_21__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_j1_num_a_21__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_r8_num_b_21__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_r8_num_b_21__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_t8_num_a_20__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_t8_num_a_20__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_k15_num_b_20__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_k15_num_b_20__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_r9_num_a_19__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_r9_num_a_19__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_t9_num_b_19__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_t9_num_b_19__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c9_num_a_18__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c9_num_a_18__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c8_num_b_18__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c8_num_b_18__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_e7_num_a_17__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_e7_num_a_17__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f3_num_b_17__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f3_num_b_17__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b11_num_a_16__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b11_num_a_16__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c16_num_b_16__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c16_num_b_16__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_e9_num_a_15__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_e9_num_a_15__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c3_num_b_15__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c3_num_b_15__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d6_num_a_14__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d6_num_a_14__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a11_num_b_14__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a11_num_b_14__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d5_num_a_13__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d5_num_a_13__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_t12_num_b_13__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_t12_num_b_13__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_p11_num_a_12__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_p11_num_a_12__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f9_num_b_12__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f9_num_b_12__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d8_num_a_11__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d8_num_a_11__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_n15_num_b_11__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_n15_num_b_11__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_k16_num_a_10__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_k16_num_a_10__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a10_num_b_10__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a10_num_b_10__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_m2_num_a_9__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_m2_num_a_9__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_m1_num_b_9__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_m1_num_b_9__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_l16_num_a_8__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_l16_num_a_8__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_m8_num_b_8__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_m8_num_b_8__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_g2_num_a_7__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_g2_num_a_7__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c6_num_b_7__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c6_num_b_7__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d3_num_a_6__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d3_num_a_6__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c2_num_b_6__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c2_num_b_6__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_j13_num_a_5__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_j13_num_a_5__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a5_num_b_5__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a5_num_b_5__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b6_num_a_4__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b6_num_a_4__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a7_num_b_4__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a7_num_b_4__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_r7_num_a_3__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_r7_num_a_3__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b1_num_b_3__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b1_num_b_3__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b5_num_a_2__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_b5_num_a_2__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_e8_num_b_2__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_e8_num_b_2__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f8_num_a_1__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f8_num_a_1__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a6_num_b_1__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a6_num_b_1__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a4_num_a_0__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_a4_num_a_0__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_e6_num_b_0__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_e6_num_b_0__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_j14_cin_in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_j14_cin_in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c1__altera_asdo_data1__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_c1__altera_asdo_data1__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d2__altera_flash_nce_ncso__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_d2__altera_flash_nce_ncso__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_h1__altera_dclk__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_h1__altera_dclk__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_h2__altera_data0__in.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_h2__altera_data0__in.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f16__altera_nceo__out.sp " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/ep4ce22_f16__altera_nceo__out.sp for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/output_delay_control.lib " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/output_delay_control.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/slew_rate.lib " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/slew_rate.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/package.lib " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/package.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/drive_select_lvds.lib " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/drive_select_lvds.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/cir/vio_buffer.inc " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/cir/vio_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/cir/hio_diff_buffer.inc " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/cir/hio_diff_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/cir/vio_diff_buffer.inc " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/cir/vio_diff_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/cive_ff.inc " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/cive_ff.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/cive_ss.inc " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/cive_ss.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/drive_select_hio.lib " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/drive_select_hio.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/drive_select_vio.lib " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/drive_select_vio.lib for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/cir/hio_buffer.inc " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/cir/hio_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/cir/hio_deddiff_buffer.inc " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/cir/hio_deddiff_buffer.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""} { "Info" "IQNETO_DONE_HSPICE_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/cive_tt.inc " "Generated HSPICE Output File D:/IntelFPGA/sem 5/adder_32bit/board/hspice/lib/cive_tt.inc for board level analysis" {  } {  } 0 199051 "Generated HSPICE Output File %1!s! for board level analysis" 0 0 "Design Software" 0 -1 1755684349885 ""}  } {  } 0 199053 "Generated %1!d! HSPICE Output files for board level analysis" 0 0 "EDA Netlist Writer" 0 -1 1755684349885 ""}
{ "Info" "0" "" "TOTAL BSCAN REGISTERS IS 244" {  } {  } 0 0 "TOTAL BSCAN REGISTERS IS 244" 0 0 "EDA Netlist Writer" 0 0 1755684349966 ""}
{ "Info" "0" "" "TOTAL IO PAD COUNT IS 236" {  } {  } 0 0 "TOTAL IO PAD COUNT IS 236" 0 0 "EDA Netlist Writer" 0 0 1755684349966 ""}
{ "Warning" "0" "" "New Pin Type UDCLK" {  } {  } 0 0 "New Pin Type UDCLK" 0 0 "EDA Netlist Writer" 0 0 1755684349987 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684349997 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684349997 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684349997 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684349997 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684350038 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684350038 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684350038 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684350038 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684350079 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684350079 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684350079 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684350079 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684350120 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684350130 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684350130 ""}
{ "Warning" "0" "" "New Pin Type Dedicated Clock" {  } {  } 0 0 "New Pin Type Dedicated Clock" 0 0 "EDA Netlist Writer" 0 0 1755684350130 ""}
{ "Info" "0" "" "EP4CE22F17 has 244 JTAG SEQUENCE AVAILABLE" {  } {  } 0 0 "EP4CE22F17 has 244 JTAG SEQUENCE AVAILABLE" 0 0 "EDA Netlist Writer" 0 0 1755684350161 ""}
{ "Info" "IQNETO_DONE_BSDL_GENERATION" "D:/IntelFPGA/sem 5/adder_32bit/board/bsd/EP4CE22F17C6_pre.bsd " "Generated Boundary-Scan Description Language output file D:/IntelFPGA/sem 5/adder_32bit/board/bsd/EP4CE22F17C6_pre.bsd for board-level analysis" {  } {  } 0 199065 "Generated Boundary-Scan Description Language output file %1!s! for board-level analysis" 0 0 "EDA Netlist Writer" 0 -1 1755684350171 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 18 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4667 " "Peak virtual memory: 4667 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1755684350201 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 20 15:35:50 2025 " "Processing ended: Wed Aug 20 15:35:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1755684350201 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1755684350201 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1755684350201 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1755684350201 ""}
