<stg><name>yolo_acc_top</name>


<trans_list>

<trans id="250" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="5" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="10" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i64* %outStream_V_data), !map !156

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i64* %inStream_b_V_data), !map !171

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %inStream_a_V_data), !map !184

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %bias_en_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %bias_en_V)

]]></Node>
<StgValue><ssdm name="bias_en_V_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %leaky_V_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %leaky_V)

]]></Node>
<StgValue><ssdm name="leaky_V_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %fold_input_ch_V_read = call i4 @_ssdm_op_Read.s_axilite.i4(i4 %fold_input_ch_V)

]]></Node>
<StgValue><ssdm name="fold_input_ch_V_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %input_w_V_read = call i9 @_ssdm_op_Read.s_axilite.i9(i9 %input_w_V)

]]></Node>
<StgValue><ssdm name="input_w_V_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %input_h_V_read = call i9 @_ssdm_op_Read.s_axilite.i9(i9 %input_h_V)

]]></Node>
<StgValue><ssdm name="input_h_V_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_a_V_keep_V), !map !197

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_a_V_strb_V), !map !201

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_a_V_user_V), !map !205

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_a_V_last_V), !map !209

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_a_V_id_V), !map !213

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_a_V_dest_V), !map !217

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_b_V_keep_V), !map !221

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_b_V_strb_V), !map !225

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_b_V_user_V), !map !229

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_b_V_last_V), !map !233

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:18  call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_b_V_id_V), !map !237

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:19  call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_b_V_dest_V), !map !241

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_keep_V), !map !245

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecBitsMap(i8* %outStream_V_strb_V), !map !249

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !253

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !257

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !261

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !265

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecBitsMap(i9 %input_h_V), !map !269

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecBitsMap(i9 %input_w_V), !map !275

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecBitsMap(i4 %fold_input_ch_V), !map !279

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecBitsMap(i1 %leaky_V), !map !283

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecBitsMap(i1 %bias_en_V), !map !287

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @yolo_acc_top_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="64">
<![CDATA[
:32  %kernel_bias_fp_0_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_0_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="64">
<![CDATA[
:33  %kernel_bias_fp_1_V = alloca [16 x i16], align 2

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_1_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecInterface(i1 %bias_en_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln10"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecInterface(i1 %leaky_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln11"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecInterface(i4 %fold_input_ch_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln12"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecInterface(i9 %input_w_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln13"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecInterface(i9 %input_h_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln14"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln15"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecInterface(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln16"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecInterface(i64* %inStream_a_V_data, i8* %inStream_a_V_keep_V, i8* %inStream_a_V_strb_V, i2* %inStream_a_V_user_V, i1* %inStream_a_V_last_V, i5* %inStream_a_V_id_V, i6* %inStream_a_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln17"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecInterface(i64* %inStream_b_V_data, i8* %inStream_b_V_keep_V, i8* %inStream_b_V_strb_V, i2* %inStream_b_V_user_V, i1* %inStream_b_V_last_V, i5* %inStream_b_V_id_V, i6* %inStream_b_V_dest_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln18"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %1

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %t_V = phi i4 [ 0, %0 ], [ %i_V, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln23 = icmp eq i4 %t_V, %fold_input_ch_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %i_V = add i4 %t_V, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln23, label %.preheader.preheader, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
hls_label_0_begin:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 4, i32 4, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln25"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln26"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:3  br i1 %bias_en_V_read, label %branch14, label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="94" op_0_bw="94" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
branch14:0  %empty = call { i64, i8, i8, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %inStream_b_V_data, i8* %inStream_b_V_keep_V, i8* %inStream_b_V_strb_V, i2* %inStream_b_V_user_V, i1* %inStream_b_V_last_V, i5* %inStream_b_V_id_V, i6* %inStream_b_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="94">
<![CDATA[
branch14:1  %tmp_data = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="64">
<![CDATA[
branch14:2  %trunc_ln203 = trunc i64 %tmp_data to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch14:3  %tmp_data_sub_data_1_s = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_1_s"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch14:4  %tmp_data_sub_data_2_s = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_2_s"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
branch14:5  %tmp_data_sub_data_3_s = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_3_s"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
branch14:6  %tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %t_V, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="5">
<![CDATA[
branch14:7  %zext_ln203 = zext i5 %tmp_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:8  %kernel_bias_fp_0_V_s = getelementptr [16 x i16]* %kernel_bias_fp_0_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_0_V_s"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch14:9  store i16 %trunc_ln203, i16* %kernel_bias_fp_0_V_s, align 8

]]></Node>
<StgValue><ssdm name="store_ln31"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:10  %kernel_bias_fp_1_V_s = getelementptr [16 x i16]* %kernel_bias_fp_1_V, i64 0, i64 %zext_ln203

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_1_V_s"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch14:11  store i16 %tmp_data_sub_data_1_s, i16* %kernel_bias_fp_1_V_s, align 2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
branch14:12  %or_ln203 = or i5 %tmp_1, 1

]]></Node>
<StgValue><ssdm name="or_ln203"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="5">
<![CDATA[
branch14:13  %zext_ln203_1 = zext i5 %or_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:14  %kernel_bias_fp_0_V_1 = getelementptr [16 x i16]* %kernel_bias_fp_0_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_0_V_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch14:15  store i16 %tmp_data_sub_data_2_s, i16* %kernel_bias_fp_0_V_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch14:16  %kernel_bias_fp_1_V_1 = getelementptr [16 x i16]* %kernel_bias_fp_1_V, i64 0, i64 %zext_ln203_1

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_1_V_1"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
branch14:17  store i16 %tmp_data_sub_data_3_s, i16* %kernel_bias_fp_1_V_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
<literal name="bias_en_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0">
<![CDATA[
branch14:18  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln35"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="9">
<![CDATA[
.preheader.preheader:4  %zext_ln1354_2 = zext i9 %input_w_V_read to i13

]]></Node>
<StgValue><ssdm name="zext_ln1354_2"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="4">
<![CDATA[
.preheader.preheader:5  %zext_ln1354_3 = zext i4 %fold_input_ch_V_read to i13

]]></Node>
<StgValue><ssdm name="zext_ln1354_3"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:6  %mul_ln1354 = mul i13 %zext_ln1354_3, %zext_ln1354_2

]]></Node>
<StgValue><ssdm name="mul_ln1354"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:0  %zext_ln1354 = zext i9 %input_w_V_read to i10

]]></Node>
<StgValue><ssdm name="zext_ln1354"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:1  %add_ln1354 = add i10 %zext_ln1354, -1

]]></Node>
<StgValue><ssdm name="add_ln1354"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="10" op_0_bw="9">
<![CDATA[
.preheader.preheader:2  %zext_ln1354_1 = zext i9 %input_h_V_read to i10

]]></Node>
<StgValue><ssdm name="zext_ln1354_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:3  %add_ln1354_1 = add i10 %zext_ln1354_1, -1

]]></Node>
<StgValue><ssdm name="add_ln1354_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="22" op_0_bw="9">
<![CDATA[
.preheader.preheader:7  %zext_ln1354_4 = zext i9 %input_h_V_read to i22

]]></Node>
<StgValue><ssdm name="zext_ln1354_4"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="22" op_0_bw="13">
<![CDATA[
.preheader.preheader:8  %zext_ln1354_5 = zext i13 %mul_ln1354 to i22

]]></Node>
<StgValue><ssdm name="zext_ln1354_5"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
.preheader.preheader:9  %mul_ln1354_1 = mul i22 %zext_ln1354_5, %zext_ln1354_4

]]></Node>
<StgValue><ssdm name="mul_ln1354_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.preheader:10  %icmp_ln73_3 = icmp ne i10 %add_ln1354, 0

]]></Node>
<StgValue><ssdm name="icmp_ln73_3"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:11  %icmp_ln46 = icmp eq i4 %fold_input_ch_V_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln46"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:12  br label %2

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="22" op_0_bw="22" op_1_bw="0" op_2_bw="22" op_3_bw="0">
<![CDATA[
:0  %indvar_flatten17 = phi i22 [ 0, %.preheader.preheader ], [ %add_ln40, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten17"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %i_op_assign = phi i9 [ 0, %.preheader.preheader ], [ %select_ln40, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="i_op_assign"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i13 [ 0, %.preheader.preheader ], [ %select_ln43_1, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:3  %i_op_assign_1 = phi i9 [ 0, %.preheader.preheader ], [ %select_ln43, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="i_op_assign_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:4  %i_op_assign_2 = phi i4 [ 0, %.preheader.preheader ], [ %input_ch_idx, %hls_label_3 ]

]]></Node>
<StgValue><ssdm name="i_op_assign_2"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="9">
<![CDATA[
:5  %zext_ln43 = zext i9 %i_op_assign to i10

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %icmp_ln73_2 = icmp ne i10 %zext_ln43, %add_ln1354_1

]]></Node>
<StgValue><ssdm name="icmp_ln73_2"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="9">
<![CDATA[
:7  %zext_ln46 = zext i9 %i_op_assign_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %icmp_ln73_1 = icmp ne i10 %zext_ln46, %add_ln1354

]]></Node>
<StgValue><ssdm name="icmp_ln73_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %or_ln73 = or i1 %icmp_ln73_1, %icmp_ln73_2

]]></Node>
<StgValue><ssdm name="or_ln73"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
:10  %icmp_ln40 = icmp eq i22 %indvar_flatten17, %mul_ln1354_1

]]></Node>
<StgValue><ssdm name="icmp_ln40"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
:11  %add_ln40 = add i22 %indvar_flatten17, 1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %icmp_ln40, label %3, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln40"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:1  %icmp_ln43 = icmp eq i13 %indvar_flatten, %mul_ln1354

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_3:2  %select_ln1598 = select i1 %icmp_ln43, i9 0, i9 %i_op_assign_1

]]></Node>
<StgValue><ssdm name="select_ln1598"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:3  %add_ln40_1 = add i9 1, %i_op_assign

]]></Node>
<StgValue><ssdm name="add_ln40_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="9">
<![CDATA[
hls_label_3:4  %zext_ln43_1 = zext i9 %add_ln40_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:5  %icmp_ln73_4 = icmp ne i10 %zext_ln43_1, %add_ln1354_1

]]></Node>
<StgValue><ssdm name="icmp_ln73_4"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_3:6  %select_ln1598_1 = select i1 %icmp_ln43, i1 %icmp_ln73_4, i1 %icmp_ln73_2

]]></Node>
<StgValue><ssdm name="select_ln1598_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:7  %or_ln73_2 = or i1 %icmp_ln73_3, %icmp_ln73_4

]]></Node>
<StgValue><ssdm name="or_ln73_2"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_3:8  %select_ln1598_2 = select i1 %icmp_ln43, i1 %or_ln73_2, i1 %or_ln73

]]></Node>
<StgValue><ssdm name="select_ln1598_2"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_3:9  %icmp_ln46_1 = icmp eq i4 %i_op_assign_2, %fold_input_ch_V_read

]]></Node>
<StgValue><ssdm name="icmp_ln46_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_3:10  %select_ln1598_3 = select i1 %icmp_ln43, i1 %icmp_ln46, i1 %icmp_ln46_1

]]></Node>
<StgValue><ssdm name="select_ln1598_3"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_3:11  %select_ln40 = select i1 %icmp_ln43, i9 %add_ln40_1, i9 %i_op_assign

]]></Node>
<StgValue><ssdm name="select_ln40"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_3:12  %col_idx = add i9 1, %select_ln1598

]]></Node>
<StgValue><ssdm name="col_idx"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:13  %or_ln1598 = or i1 %select_ln1598_3, %icmp_ln43

]]></Node>
<StgValue><ssdm name="or_ln1598"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_3:14  %select_ln1598_4 = select i1 %or_ln1598, i4 0, i4 %i_op_assign_2

]]></Node>
<StgValue><ssdm name="select_ln1598_4"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="9">
<![CDATA[
hls_label_3:15  %zext_ln46_1 = zext i9 %col_idx to i10

]]></Node>
<StgValue><ssdm name="zext_ln46_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_3:16  %icmp_ln73_5 = icmp ne i10 %zext_ln46_1, %add_ln1354

]]></Node>
<StgValue><ssdm name="icmp_ln73_5"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:17  %or_ln73_3 = or i1 %icmp_ln73_5, %select_ln1598_1

]]></Node>
<StgValue><ssdm name="or_ln73_3"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_3:18  %select_ln1598_5 = select i1 %select_ln1598_3, i1 %or_ln73_3, i1 %select_ln1598_2

]]></Node>
<StgValue><ssdm name="select_ln1598_5"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_3:19  %select_ln43 = select i1 %select_ln1598_3, i9 %col_idx, i9 %select_ln1598

]]></Node>
<StgValue><ssdm name="select_ln43"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="94" op_0_bw="94" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
hls_label_3:22  %empty_8 = call { i64, i8, i8, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %inStream_a_V_data, i8* %inStream_a_V_keep_V, i8* %inStream_a_V_strb_V, i2* %inStream_a_V_user_V, i1* %inStream_a_V_last_V, i5* %inStream_a_V_id_V, i6* %inStream_a_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="94">
<![CDATA[
hls_label_3:23  %tmp_data_1 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 0

]]></Node>
<StgValue><ssdm name="tmp_data_1"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="94">
<![CDATA[
hls_label_3:24  %tmp_keep_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 1

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="94">
<![CDATA[
hls_label_3:25  %tmp_strb_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 2

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="94">
<![CDATA[
hls_label_3:26  %tmp_user_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 3

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="94">
<![CDATA[
hls_label_3:27  %tmp_id_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 5

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="6" op_0_bw="94">
<![CDATA[
hls_label_3:28  %tmp_dest_V = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_8, 6

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="64">
<![CDATA[
hls_label_3:29  %p_Val2_s = trunc i64 %tmp_data_1 to i16

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:30  %p_Val2_4 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_1, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:31  %p_Val2_8 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_1, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:32  %p_Val2_13 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_1, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Val2_13"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="94" op_0_bw="94" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6">
<![CDATA[
hls_label_3:33  %empty_9 = call { i64, i8, i8, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %inStream_b_V_data, i8* %inStream_b_V_keep_V, i8* %inStream_b_V_strb_V, i2* %inStream_b_V_user_V, i1* %inStream_b_V_last_V, i5* %inStream_b_V_id_V, i6* %inStream_b_V_dest_V)

]]></Node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="94">
<![CDATA[
hls_label_3:34  %tmp_data_2 = extractvalue { i64, i8, i8, i2, i1, i5, i6 } %empty_9, 0

]]></Node>
<StgValue><ssdm name="tmp_data_2"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="64">
<![CDATA[
hls_label_3:35  %p_Val2_1 = trunc i64 %tmp_data_2 to i16

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:36  %p_Val2_5 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_2, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:37  %p_Val2_9 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_2, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="p_Val2_9"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:38  %p_Val2_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %tmp_data_2, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="17" op_0_bw="16">
<![CDATA[
hls_label_3:39  %lhs_V = sext i16 %p_Val2_s to i17

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="17" op_0_bw="16">
<![CDATA[
hls_label_3:40  %rhs_V = sext i16 %p_Val2_1 to i17

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_3:41  %ret_V = add nsw i17 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_3:42  %p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:43  %p_Val2_6 = add i16 %p_Val2_s, %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:44  %p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_6, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:45  %xor_ln786 = xor i1 %p_Result_1, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:46  %underflow = and i1 %p_Result_s, %xor_ln786

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:47  %xor_ln340_4 = xor i1 %p_Result_s, %p_Result_1

]]></Node>
<StgValue><ssdm name="xor_ln340_4"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:48  %xor_ln340 = xor i1 %p_Result_s, true

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:49  %or_ln340 = or i1 %p_Result_1, %xor_ln340

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:50  %select_ln340 = select i1 %xor_ln340_4, i16 32767, i16 %p_Val2_6

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:51  %select_ln388 = select i1 %underflow, i16 -32768, i16 %p_Val2_6

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:52  %output_acc_0_V = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388

]]></Node>
<StgValue><ssdm name="output_acc_0_V"/></StgValue>
</operation>

<operation id="161" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="17" op_0_bw="16">
<![CDATA[
hls_label_3:53  %lhs_V_1 = sext i16 %p_Val2_4 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="162" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="17" op_0_bw="16">
<![CDATA[
hls_label_3:54  %rhs_V_1 = sext i16 %p_Val2_5 to i17

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="163" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_3:55  %ret_V_1 = add nsw i17 %rhs_V_1, %lhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="164" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_3:56  %p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_1, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="165" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:57  %p_Val2_10 = add i16 %p_Val2_4, %p_Val2_5

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:58  %p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_10, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:59  %xor_ln786_1 = xor i1 %p_Result_3, true

]]></Node>
<StgValue><ssdm name="xor_ln786_1"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:60  %underflow_1 = and i1 %p_Result_2, %xor_ln786_1

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:61  %xor_ln340_5 = xor i1 %p_Result_2, %p_Result_3

]]></Node>
<StgValue><ssdm name="xor_ln340_5"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:62  %xor_ln340_1 = xor i1 %p_Result_2, true

]]></Node>
<StgValue><ssdm name="xor_ln340_1"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:63  %or_ln340_1 = or i1 %p_Result_3, %xor_ln340_1

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:64  %select_ln340_1 = select i1 %xor_ln340_5, i16 32767, i16 %p_Val2_10

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:65  %select_ln388_1 = select i1 %underflow_1, i16 -32768, i16 %p_Val2_10

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:66  %output_acc_1_V = select i1 %or_ln340_1, i16 %select_ln340_1, i16 %select_ln388_1

]]></Node>
<StgValue><ssdm name="output_acc_1_V"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="17" op_0_bw="16">
<![CDATA[
hls_label_3:67  %lhs_V_2 = sext i16 %p_Val2_8 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="17" op_0_bw="16">
<![CDATA[
hls_label_3:68  %rhs_V_2 = sext i16 %p_Val2_9 to i17

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_3:69  %ret_V_2 = add nsw i17 %rhs_V_2, %lhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_3:70  %p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_2, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:71  %p_Val2_12 = add i16 %p_Val2_8, %p_Val2_9

]]></Node>
<StgValue><ssdm name="p_Val2_12"/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:72  %p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_12, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:73  %xor_ln786_2 = xor i1 %p_Result_5, true

]]></Node>
<StgValue><ssdm name="xor_ln786_2"/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:74  %underflow_2 = and i1 %p_Result_4, %xor_ln786_2

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:75  %xor_ln340_6 = xor i1 %p_Result_4, %p_Result_5

]]></Node>
<StgValue><ssdm name="xor_ln340_6"/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:76  %xor_ln340_2 = xor i1 %p_Result_4, true

]]></Node>
<StgValue><ssdm name="xor_ln340_2"/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:77  %or_ln340_2 = or i1 %p_Result_5, %xor_ln340_2

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:78  %select_ln340_2 = select i1 %xor_ln340_6, i16 32767, i16 %p_Val2_12

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:79  %select_ln388_2 = select i1 %underflow_2, i16 -32768, i16 %p_Val2_12

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:80  %output_acc_2_V = select i1 %or_ln340_2, i16 %select_ln340_2, i16 %select_ln388_2

]]></Node>
<StgValue><ssdm name="output_acc_2_V"/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="17" op_0_bw="16">
<![CDATA[
hls_label_3:81  %lhs_V_3 = sext i16 %p_Val2_13 to i17

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="17" op_0_bw="16">
<![CDATA[
hls_label_3:82  %rhs_V_3 = sext i16 %p_Val2_2 to i17

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
hls_label_3:83  %ret_V_3 = add nsw i17 %rhs_V_3, %lhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
hls_label_3:84  %p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_3, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:85  %p_Val2_15 = add i16 %p_Val2_13, %p_Val2_2

]]></Node>
<StgValue><ssdm name="p_Val2_15"/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_3:86  %p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_15, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:87  %xor_ln786_3 = xor i1 %p_Result_7, true

]]></Node>
<StgValue><ssdm name="xor_ln786_3"/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:88  %underflow_3 = and i1 %p_Result_6, %xor_ln786_3

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:89  %xor_ln340_7 = xor i1 %p_Result_6, %p_Result_7

]]></Node>
<StgValue><ssdm name="xor_ln340_7"/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:90  %xor_ln340_3 = xor i1 %p_Result_6, true

]]></Node>
<StgValue><ssdm name="xor_ln340_3"/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:91  %or_ln340_3 = or i1 %p_Result_7, %xor_ln340_3

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:92  %select_ln340_3 = select i1 %xor_ln340_7, i16 32767, i16 %p_Val2_15

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:93  %select_ln388_3 = select i1 %underflow_3, i16 -32768, i16 %p_Val2_15

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
hls_label_3:94  %output_acc_3_V = select i1 %or_ln340_3, i16 %select_ln340_3, i16 %select_ln388_3

]]></Node>
<StgValue><ssdm name="output_acc_3_V"/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
hls_label_3:95  %shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln1598_4, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="5">
<![CDATA[
hls_label_3:96  %zext_ln63 = zext i5 %shl_ln1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:97  %kernel_bias_fp_0_V_2 = getelementptr [16 x i16]* %kernel_bias_fp_0_V, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_0_V_2"/></StgValue>
</operation>

<operation id="206" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="4">
<![CDATA[
hls_label_3:98  %kernel_bias_fp_0_V_3 = load i16* %kernel_bias_fp_0_V_2, align 8

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_0_V_3"/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:100  %kernel_bias_fp_1_V_2 = getelementptr [16 x i16]* %kernel_bias_fp_1_V, i64 0, i64 %zext_ln63

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_1_V_2"/></StgValue>
</operation>

<operation id="208" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="4">
<![CDATA[
hls_label_3:101  %kernel_bias_fp_1_V_3 = load i16* %kernel_bias_fp_1_V_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_1_V_3"/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_3:103  %or_ln65 = or i5 %shl_ln1, 1

]]></Node>
<StgValue><ssdm name="or_ln65"/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="5">
<![CDATA[
hls_label_3:104  %zext_ln65 = zext i5 %or_ln65 to i64

]]></Node>
<StgValue><ssdm name="zext_ln65"/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:105  %kernel_bias_fp_0_V_4 = getelementptr [16 x i16]* %kernel_bias_fp_0_V, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_0_V_4"/></StgValue>
</operation>

<operation id="212" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="4">
<![CDATA[
hls_label_3:106  %kernel_bias_fp_0_V_5 = load i16* %kernel_bias_fp_0_V_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_0_V_5"/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:108  %kernel_bias_fp_1_V_4 = getelementptr [16 x i16]* %kernel_bias_fp_1_V, i64 0, i64 %zext_ln65

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_1_V_4"/></StgValue>
</operation>

<operation id="214" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="4">
<![CDATA[
hls_label_3:109  %kernel_bias_fp_1_V_5 = load i16* %kernel_bias_fp_1_V_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_1_V_5"/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_3:111  %icmp_ln73 = icmp ne i4 %select_ln1598_4, 7

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:112  %or_ln73_1 = or i1 %select_ln1598_5, %icmp_ln73

]]></Node>
<StgValue><ssdm name="or_ln73_1"/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_3:113  %tmp_last_V = xor i1 %or_ln73_1, true

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_3:117  %input_ch_idx = add i4 1, %select_ln1598_4

]]></Node>
<StgValue><ssdm name="input_ch_idx"/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_3:118  %add_ln43_1 = add i13 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
hls_label_3:119  %select_ln43_1 = select i1 %icmp_ln43, i13 1, i13 %add_ln43_1

]]></Node>
<StgValue><ssdm name="select_ln43_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="221" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="4">
<![CDATA[
hls_label_3:98  %kernel_bias_fp_0_V_3 = load i16* %kernel_bias_fp_0_V_2, align 8

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_0_V_3"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:99  %tmp_data_sub_data_0_s = call fastcc i16 @post_process_unit(i16 %output_acc_0_V, i16 %kernel_bias_fp_0_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_0_s"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="4">
<![CDATA[
hls_label_3:101  %kernel_bias_fp_1_V_3 = load i16* %kernel_bias_fp_1_V_2, align 2

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_1_V_3"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:102  %tmp_data_sub_data_1_1 = call fastcc i16 @post_process_unit(i16 %output_acc_1_V, i16 %kernel_bias_fp_1_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_1_1"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="4">
<![CDATA[
hls_label_3:106  %kernel_bias_fp_0_V_5 = load i16* %kernel_bias_fp_0_V_4, align 4

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_0_V_5"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:107  %tmp_data_sub_data_2_1 = call fastcc i16 @post_process_unit(i16 %output_acc_2_V, i16 %kernel_bias_fp_0_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_2_1"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="4">
<![CDATA[
hls_label_3:109  %kernel_bias_fp_1_V_5 = load i16* %kernel_bias_fp_1_V_4, align 2

]]></Node>
<StgValue><ssdm name="kernel_bias_fp_1_V_5"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:110  %tmp_data_sub_data_3_1 = call fastcc i16 @post_process_unit(i16 %output_acc_3_V, i16 %kernel_bias_fp_1_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_3_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="229" st_id="7" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:99  %tmp_data_sub_data_0_s = call fastcc i16 @post_process_unit(i16 %output_acc_0_V, i16 %kernel_bias_fp_0_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_0_s"/></StgValue>
</operation>

<operation id="230" st_id="7" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:102  %tmp_data_sub_data_1_1 = call fastcc i16 @post_process_unit(i16 %output_acc_1_V, i16 %kernel_bias_fp_1_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_1_1"/></StgValue>
</operation>

<operation id="231" st_id="7" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:107  %tmp_data_sub_data_2_1 = call fastcc i16 @post_process_unit(i16 %output_acc_2_V, i16 %kernel_bias_fp_0_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_2_1"/></StgValue>
</operation>

<operation id="232" st_id="7" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:110  %tmp_data_sub_data_3_1 = call fastcc i16 @post_process_unit(i16 %output_acc_3_V, i16 %kernel_bias_fp_1_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_3_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="233" st_id="8" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:99  %tmp_data_sub_data_0_s = call fastcc i16 @post_process_unit(i16 %output_acc_0_V, i16 %kernel_bias_fp_0_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_0_s"/></StgValue>
</operation>

<operation id="234" st_id="8" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:102  %tmp_data_sub_data_1_1 = call fastcc i16 @post_process_unit(i16 %output_acc_1_V, i16 %kernel_bias_fp_1_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_1_1"/></StgValue>
</operation>

<operation id="235" st_id="8" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:107  %tmp_data_sub_data_2_1 = call fastcc i16 @post_process_unit(i16 %output_acc_2_V, i16 %kernel_bias_fp_0_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_2_1"/></StgValue>
</operation>

<operation id="236" st_id="8" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:110  %tmp_data_sub_data_3_1 = call fastcc i16 @post_process_unit(i16 %output_acc_3_V, i16 %kernel_bias_fp_1_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_3_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="237" st_id="9" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:99  %tmp_data_sub_data_0_s = call fastcc i16 @post_process_unit(i16 %output_acc_0_V, i16 %kernel_bias_fp_0_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_0_s"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:102  %tmp_data_sub_data_1_1 = call fastcc i16 @post_process_unit(i16 %output_acc_1_V, i16 %kernel_bias_fp_1_V_3, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_1_1"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:107  %tmp_data_sub_data_2_1 = call fastcc i16 @post_process_unit(i16 %output_acc_2_V, i16 %kernel_bias_fp_0_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_2_1"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="1">
<![CDATA[
hls_label_3:110  %tmp_data_sub_data_3_1 = call fastcc i16 @post_process_unit(i16 %output_acc_3_V, i16 %kernel_bias_fp_1_V_5, i1 %bias_en_V_read, i1 %leaky_V_read)

]]></Node>
<StgValue><ssdm name="tmp_data_sub_data_3_1"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="64" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
hls_label_3:114  %tmp_data_3 = call i64 @_ssdm_op_BitConcatenate.i64.i16.i16.i16.i16(i16 %tmp_data_sub_data_3_1, i16 %tmp_data_sub_data_2_1, i16 %tmp_data_sub_data_1_1, i16 %tmp_data_sub_data_0_s)

]]></Node>
<StgValue><ssdm name="tmp_data_3"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
hls_label_3:115  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i64 %tmp_data_3, i8 %tmp_keep_V, i8 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="243" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_3:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 692224, i64 692224, i64 692224)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="244" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:20  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="245" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:21  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln49"/></StgValue>
</operation>

<operation id="246" st_id="10" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="64" op_9_bw="8" op_10_bw="8" op_11_bw="2" op_12_bw="1" op_13_bw="5" op_14_bw="6">
<![CDATA[
hls_label_3:115  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %outStream_V_data, i8* %outStream_V_keep_V, i8* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i64 %tmp_data_3, i8 %tmp_keep_V, i8 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)

]]></Node>
<StgValue><ssdm name="write_ln83"/></StgValue>
</operation>

<operation id="247" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:116  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_3)

]]></Node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="248" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln40" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:120  br label %2

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln89"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
