-- VHDL for IBM SMS ALD group MEMAr
-- Title: MEMAr
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 8/22/2020 3:48:56 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity MEMAr is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		MY_LOGIC_GATE_B_OR_S: in STD_LOGIC;
		PS_SET_MEM_AR_TO_I_AR: in STD_LOGIC;
		PS_SET_MEM_AR_1_GATED: in STD_LOGIC;
		PS_ADDR_SCNR_2_POS: in STD_LOGIC;
		PS_SET_MEM_AR_2_GATED: in STD_LOGIC;
		MY_LOGIC_GATE_C_OR_T: in STD_LOGIC;
		PS_ADDR_SCNR_3_POS: in STD_LOGIC;
		MY_LOGIC_GATE_D_OR_U: in STD_LOGIC;
		PS_ADDR_SCNR_4_POS: in STD_LOGIC;
		MY_LOGIC_GATE_E_OR_V: in STD_LOGIC;
		PS_ADDR_SCNR_5_POS: in STD_LOGIC;
		MY_LOGIC_GATE_F_OR_W: in STD_LOGIC;
		PS_ADDR_SCNR_6_POS: in STD_LOGIC;
		PS_AR_BUS_UP_BUS: in STD_LOGIC_VECTOR (4 downTo 0);
		PS_AR_BUS_TP_BUS: in STD_LOGIC_VECTOR (4 downTo 0);
		PS_AR_BUS_HP_BUS: in STD_LOGIC_VECTOR (4 downTo 0);
		PS_AR_BUS_THP_BUS: in STD_LOGIC_VECTOR (4 downTo 0);
		PS_AR_BUS_TTHP_BUS: in STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_NOT_TTPH4B: out STD_LOGIC;
		MS_MEM_AR_TO_I_AR_UP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MS_AR_BUS_GTD_OUT_UP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_NOT_UP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		PY_MEM_AR_UP_TO_ADDR_MOD_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_UP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MS_MEM_AR_TO_I_AR_TP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MS_AR_BUS_GTD_OUT_TP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_NOT_TP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		PY_MEM_AR_TP_TO_ADDR_MOD_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_TP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MS_MEM_AR_TO_I_AR_HP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MS_AR_BUS_GTD_OUT_HP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_NOT_HP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		PY_MEM_AR_HP_TO_ADDR_MOD_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_HP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MS_MEM_AR_TO_I_AR_THP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MS_AR_BUS_GTD_OUT_THP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_NOT_THP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		PY_MEM_AR_THP_TO_ADDR_MOD_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_THP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MS_MEM_AR_TO_I_AR_TTHP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MS_AR_BUS_GTD_OUT_TTHP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		PY_MEM_AR_TTHP_TO_ADDR_MOD_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		MY_MEM_AR_TTHP_BUS: out STD_LOGIC_VECTOR (4 downTo 0);
		LAMPS_MAR_UP: out STD_LOGIC_VECTOR (4 downTo 0);
		LAMPS_MAR_TP: out STD_LOGIC_VECTOR (4 downTo 0);
		LAMPS_MAR_HP: out STD_LOGIC_VECTOR (4 downTo 0);
		LAMPS_MAR_THP: out STD_LOGIC_VECTOR (4 downTo 0);
		LAMPS_MAR_TTHP: out STD_LOGIC_VECTOR (4 downTo 0));
end MEMAr;


ARCHITECTURE structural of MEMAr is

	 signal XX_MS_MEM_AR_TO_I_AR_UP0B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_UP1B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_UP2B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_UP4B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_UP8B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_UP0B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_UP1B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_UP2B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_UP4B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_UP8B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_UP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_UP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_UP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_UP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_UP8B: STD_LOGIC;
	 signal XX_PY_MEM_AR_UP0B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_UP1B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_UP2B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_UP4B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_UP8B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_MY_MEM_AR_UP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_UP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_UP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_UP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_UP8B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_TP0B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_TP1B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_TP2B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_TP4B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_TP8B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_TP0B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_TP1B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_TP2B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_TP4B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_TP8B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_TP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_TP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_TP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_TP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_TP8B: STD_LOGIC;
	 signal XX_PY_MEM_AR_TP0B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_TP1B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_TP2B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_TP4B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_TP8B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_MY_MEM_AR_TP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TP8B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_HP0B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_HP1B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_HP2B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_HP4B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_HP8B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_HP0B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_HP1B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_HP2B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_HP4B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_HP8B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_HP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_HP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_HP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_HP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_HP8B: STD_LOGIC;
	 signal XX_PY_MEM_AR_HP0B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_HP1B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_HP2B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_HP4B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_HP8B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_MY_MEM_AR_HP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_HP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_HP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_HP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_HP8B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_THP0B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_THP1B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_THP2B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_THP4B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_THP8B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_THP0B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_THP1B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_THP2B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_THP4B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_THP8B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_THP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_THP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_THP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_THP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_NOT_THP8B: STD_LOGIC;
	 signal XX_PY_MEM_AR_THP0B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_THP1B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_THP2B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_THP4B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_THP8B_TO_ADDR_MOD: STD_LOGIC;
	 signal XX_MY_MEM_AR_THP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_THP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_THP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_THP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_THP8B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_TTHP0B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_TTHP1B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_TTHP2B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_TTHP4B: STD_LOGIC;
	 signal XX_MS_MEM_AR_TO_I_AR_TTHP8B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_TTHP0B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_TTHP1B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_TTHP2B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_TTHP4B: STD_LOGIC;
	 signal XX_MS_AR_BUS_GTD_OUT_TTHP8B: STD_LOGIC;
	 signal XX_PY_MEM_AR_TTHP0B_TO_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_TTHP1B_TO_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_TTHP2B_TO_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_TTHP4B_TO_MOD: STD_LOGIC;
	 signal XX_PY_MEM_AR_TTHP8B_TO_MOD: STD_LOGIC;
	 signal XX_MY_MEM_AR_TTHP0B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TTHP1B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TTHP2B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TTHP4B: STD_LOGIC;
	 signal XX_MY_MEM_AR_TTHP8B: STD_LOGIC;
	 signal XX_LAMP_11C8K01: STD_LOGIC;
	 signal XX_LAMP_11C8J01: STD_LOGIC;
	 signal XX_LAMP_11C8H01: STD_LOGIC;
	 signal XX_LAMP_11C8G01: STD_LOGIC;
	 signal XX_LAMP_11C8F01: STD_LOGIC;
	 signal XX_LAMP_11C8K02: STD_LOGIC;
	 signal XX_LAMP_11C8J02: STD_LOGIC;
	 signal XX_LAMP_11C8H02: STD_LOGIC;
	 signal XX_LAMP_11C8G02: STD_LOGIC;
	 signal XX_LAMP_11C8F02: STD_LOGIC;
	 signal XX_LAMP_11C8K03: STD_LOGIC;
	 signal XX_LAMP_11C8J03: STD_LOGIC;
	 signal XX_LAMP_11C8H03: STD_LOGIC;
	 signal XX_LAMP_11C8G03: STD_LOGIC;
	 signal XX_LAMP_11C8F03: STD_LOGIC;
	 signal XX_LAMP_11C8K04: STD_LOGIC;
	 signal XX_LAMP_11C8J04: STD_LOGIC;
	 signal XX_LAMP_11C8H04: STD_LOGIC;
	 signal XX_LAMP_11C8G04: STD_LOGIC;
	 signal XX_LAMP_11C8F04: STD_LOGIC;
	 signal XX_LAMP_11C8K05: STD_LOGIC;
	 signal XX_LAMP_11C8J05: STD_LOGIC;
	 signal XX_LAMP_11C8H05: STD_LOGIC;
	 signal XX_LAMP_11C8G05: STD_LOGIC;
	 signal XX_LAMP_11C8F05: STD_LOGIC;

BEGIN


	MS_MEM_AR_TO_I_AR_UP_BUS <= (
		XX_MS_MEM_AR_TO_I_AR_UP8B,
		XX_MS_MEM_AR_TO_I_AR_UP4B,
		XX_MS_MEM_AR_TO_I_AR_UP2B,
		XX_MS_MEM_AR_TO_I_AR_UP1B,
		XX_MS_MEM_AR_TO_I_AR_UP0B);

	MS_AR_BUS_GTD_OUT_UP_BUS <= (
		XX_MS_AR_BUS_GTD_OUT_UP8B,
		XX_MS_AR_BUS_GTD_OUT_UP4B,
		XX_MS_AR_BUS_GTD_OUT_UP2B,
		XX_MS_AR_BUS_GTD_OUT_UP1B,
		XX_MS_AR_BUS_GTD_OUT_UP0B);

	MY_MEM_AR_NOT_UP_BUS <= (
		XX_MY_MEM_AR_NOT_UP8B,
		XX_MY_MEM_AR_NOT_UP4B,
		XX_MY_MEM_AR_NOT_UP2B,
		XX_MY_MEM_AR_NOT_UP1B,
		XX_MY_MEM_AR_NOT_UP0B);

	PY_MEM_AR_UP_TO_ADDR_MOD_BUS <= (
		XX_PY_MEM_AR_UP8B_TO_ADDR_MOD,
		XX_PY_MEM_AR_UP4B_TO_ADDR_MOD,
		XX_PY_MEM_AR_UP2B_TO_ADDR_MOD,
		XX_PY_MEM_AR_UP1B_TO_ADDR_MOD,
		XX_PY_MEM_AR_UP0B_TO_ADDR_MOD);

	MY_MEM_AR_UP_BUS <= (
		XX_MY_MEM_AR_UP8B,
		XX_MY_MEM_AR_UP4B,
		XX_MY_MEM_AR_UP2B,
		XX_MY_MEM_AR_UP1B,
		XX_MY_MEM_AR_UP0B);

	MS_MEM_AR_TO_I_AR_TP_BUS <= (
		XX_MS_MEM_AR_TO_I_AR_TP8B,
		XX_MS_MEM_AR_TO_I_AR_TP4B,
		XX_MS_MEM_AR_TO_I_AR_TP2B,
		XX_MS_MEM_AR_TO_I_AR_TP1B,
		XX_MS_MEM_AR_TO_I_AR_TP0B);

	MS_AR_BUS_GTD_OUT_TP_BUS <= (
		XX_MS_AR_BUS_GTD_OUT_TP8B,
		XX_MS_AR_BUS_GTD_OUT_TP4B,
		XX_MS_AR_BUS_GTD_OUT_TP2B,
		XX_MS_AR_BUS_GTD_OUT_TP1B,
		XX_MS_AR_BUS_GTD_OUT_TP0B);

	MY_MEM_AR_NOT_TP_BUS <= (
		XX_MY_MEM_AR_NOT_TP8B,
		XX_MY_MEM_AR_NOT_TP4B,
		XX_MY_MEM_AR_NOT_TP2B,
		XX_MY_MEM_AR_NOT_TP1B,
		XX_MY_MEM_AR_NOT_TP0B);

	PY_MEM_AR_TP_TO_ADDR_MOD_BUS <= (
		XX_PY_MEM_AR_TP8B_TO_ADDR_MOD,
		XX_PY_MEM_AR_TP4B_TO_ADDR_MOD,
		XX_PY_MEM_AR_TP2B_TO_ADDR_MOD,
		XX_PY_MEM_AR_TP1B_TO_ADDR_MOD,
		XX_PY_MEM_AR_TP0B_TO_ADDR_MOD);

	MY_MEM_AR_TP_BUS <= (
		XX_MY_MEM_AR_TP8B,
		XX_MY_MEM_AR_TP4B,
		XX_MY_MEM_AR_TP2B,
		XX_MY_MEM_AR_TP1B,
		XX_MY_MEM_AR_TP0B);

	MS_MEM_AR_TO_I_AR_HP_BUS <= (
		XX_MS_MEM_AR_TO_I_AR_HP8B,
		XX_MS_MEM_AR_TO_I_AR_HP4B,
		XX_MS_MEM_AR_TO_I_AR_HP2B,
		XX_MS_MEM_AR_TO_I_AR_HP1B,
		XX_MS_MEM_AR_TO_I_AR_HP0B);

	MS_AR_BUS_GTD_OUT_HP_BUS <= (
		XX_MS_AR_BUS_GTD_OUT_HP8B,
		XX_MS_AR_BUS_GTD_OUT_HP4B,
		XX_MS_AR_BUS_GTD_OUT_HP2B,
		XX_MS_AR_BUS_GTD_OUT_HP1B,
		XX_MS_AR_BUS_GTD_OUT_HP0B);

	MY_MEM_AR_NOT_HP_BUS <= (
		XX_MY_MEM_AR_NOT_HP8B,
		XX_MY_MEM_AR_NOT_HP4B,
		XX_MY_MEM_AR_NOT_HP2B,
		XX_MY_MEM_AR_NOT_HP1B,
		XX_MY_MEM_AR_NOT_HP0B);

	PY_MEM_AR_HP_TO_ADDR_MOD_BUS <= (
		XX_PY_MEM_AR_HP8B_TO_ADDR_MOD,
		XX_PY_MEM_AR_HP4B_TO_ADDR_MOD,
		XX_PY_MEM_AR_HP2B_TO_ADDR_MOD,
		XX_PY_MEM_AR_HP1B_TO_ADDR_MOD,
		XX_PY_MEM_AR_HP0B_TO_ADDR_MOD);

	MY_MEM_AR_HP_BUS <= (
		XX_MY_MEM_AR_HP8B,
		XX_MY_MEM_AR_HP4B,
		XX_MY_MEM_AR_HP2B,
		XX_MY_MEM_AR_HP1B,
		XX_MY_MEM_AR_HP0B);

	MS_MEM_AR_TO_I_AR_THP_BUS <= (
		XX_MS_MEM_AR_TO_I_AR_THP8B,
		XX_MS_MEM_AR_TO_I_AR_THP4B,
		XX_MS_MEM_AR_TO_I_AR_THP2B,
		XX_MS_MEM_AR_TO_I_AR_THP1B,
		XX_MS_MEM_AR_TO_I_AR_THP0B);

	MS_AR_BUS_GTD_OUT_THP_BUS <= (
		XX_MS_AR_BUS_GTD_OUT_THP8B,
		XX_MS_AR_BUS_GTD_OUT_THP4B,
		XX_MS_AR_BUS_GTD_OUT_THP2B,
		XX_MS_AR_BUS_GTD_OUT_THP1B,
		XX_MS_AR_BUS_GTD_OUT_THP0B);

	MY_MEM_AR_NOT_THP_BUS <= (
		XX_MY_MEM_AR_NOT_THP8B,
		XX_MY_MEM_AR_NOT_THP4B,
		XX_MY_MEM_AR_NOT_THP2B,
		XX_MY_MEM_AR_NOT_THP1B,
		XX_MY_MEM_AR_NOT_THP0B);

	PY_MEM_AR_THP_TO_ADDR_MOD_BUS <= (
		XX_PY_MEM_AR_THP8B_TO_ADDR_MOD,
		XX_PY_MEM_AR_THP4B_TO_ADDR_MOD,
		XX_PY_MEM_AR_THP2B_TO_ADDR_MOD,
		XX_PY_MEM_AR_THP1B_TO_ADDR_MOD,
		XX_PY_MEM_AR_THP0B_TO_ADDR_MOD);

	MY_MEM_AR_THP_BUS <= (
		XX_MY_MEM_AR_THP8B,
		XX_MY_MEM_AR_THP4B,
		XX_MY_MEM_AR_THP2B,
		XX_MY_MEM_AR_THP1B,
		XX_MY_MEM_AR_THP0B);

	MS_MEM_AR_TO_I_AR_TTHP_BUS <= (
		XX_MS_MEM_AR_TO_I_AR_TTHP8B,
		XX_MS_MEM_AR_TO_I_AR_TTHP4B,
		XX_MS_MEM_AR_TO_I_AR_TTHP2B,
		XX_MS_MEM_AR_TO_I_AR_TTHP1B,
		XX_MS_MEM_AR_TO_I_AR_TTHP0B);

	MS_AR_BUS_GTD_OUT_TTHP_BUS <= (
		XX_MS_AR_BUS_GTD_OUT_TTHP8B,
		XX_MS_AR_BUS_GTD_OUT_TTHP4B,
		XX_MS_AR_BUS_GTD_OUT_TTHP2B,
		XX_MS_AR_BUS_GTD_OUT_TTHP1B,
		XX_MS_AR_BUS_GTD_OUT_TTHP0B);

	PY_MEM_AR_TTHP_TO_ADDR_MOD_BUS <= (
		XX_PY_MEM_AR_TTHP8B_TO_MOD,
		XX_PY_MEM_AR_TTHP4B_TO_MOD,
		XX_PY_MEM_AR_TTHP2B_TO_MOD,
		XX_PY_MEM_AR_TTHP1B_TO_MOD,
		XX_PY_MEM_AR_TTHP0B_TO_MOD);

	MY_MEM_AR_TTHP_BUS <= (
		XX_MY_MEM_AR_TTHP8B,
		XX_MY_MEM_AR_TTHP4B,
		XX_MY_MEM_AR_TTHP2B,
		XX_MY_MEM_AR_TTHP1B,
		XX_MY_MEM_AR_TTHP0B);

	LAMPS_MAR_UP <= (
		XX_LAMP_11C8F01,
		XX_LAMP_11C8G01,
		XX_LAMP_11C8H01,
		XX_LAMP_11C8J01,
		XX_LAMP_11C8K01);

	LAMPS_MAR_TP <= (
		XX_LAMP_11C8F02,
		XX_LAMP_11C8G02,
		XX_LAMP_11C8H02,
		XX_LAMP_11C8J02,
		XX_LAMP_11C8K02);

	LAMPS_MAR_HP <= (
		XX_LAMP_11C8F03,
		XX_LAMP_11C8G03,
		XX_LAMP_11C8H03,
		XX_LAMP_11C8J03,
		XX_LAMP_11C8K03);

	LAMPS_MAR_THP <= (
		XX_LAMP_11C8F04,
		XX_LAMP_11C8G04,
		XX_LAMP_11C8H04,
		XX_LAMP_11C8J04,
		XX_LAMP_11C8K04);

	LAMPS_MAR_TTHP <= (
		XX_LAMP_11C8F05,
		XX_LAMP_11C8G05,
		XX_LAMP_11C8H05,
		XX_LAMP_11C8J05,
		XX_LAMP_11C8K05);

Page_14_17_01_1: ENTITY ALD_14_17_01_1_MEM_AR_UNITS_POS_0_AND_1_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_UP0B =>
		PS_AR_BUS_UP_BUS(0),
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_ADDR_SCNR_2_POS =>
		PS_ADDR_SCNR_2_POS,
	MY_LOGIC_GATE_B_OR_S =>
		MY_LOGIC_GATE_B_OR_S,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_UP1B =>
		PS_AR_BUS_UP_BUS(1),
	MS_MEM_AR_TO_I_AR_UP0B =>
		XX_MS_MEM_AR_TO_I_AR_UP0B,
	MY_MEM_AR_NOT_UP0B =>
		XX_MY_MEM_AR_NOT_UP0B,
	MS_AR_BUS_GTD_OUT_UP0B =>
		XX_MS_AR_BUS_GTD_OUT_UP0B,
	PY_MEM_AR_UP0B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_UP0B_TO_ADDR_MOD,
	MY_MEM_AR_UP0B =>
		XX_MY_MEM_AR_UP0B,
	MY_MEM_AR_UP1B =>
		XX_MY_MEM_AR_UP1B,
	MS_MEM_AR_TO_I_AR_UP1B =>
		XX_MS_MEM_AR_TO_I_AR_UP1B,
	MY_MEM_AR_NOT_UP1B =>
		XX_MY_MEM_AR_NOT_UP1B,
	MS_AR_BUS_GTD_OUT_UP1B =>
		XX_MS_AR_BUS_GTD_OUT_UP1B,
	PY_MEM_AR_UP1B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_UP1B_TO_ADDR_MOD,
	LAMP_11C8K01 =>
		XX_LAMP_11C8K01,
	LAMP_11C8J01 =>
		XX_LAMP_11C8J01
	);

Page_14_17_02_1: ENTITY ALD_14_17_02_1_MEM_AR_UNITS_POS_2_AND_4_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_UP2B =>
		PS_AR_BUS_UP_BUS(2),
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	MY_LOGIC_GATE_B_OR_S =>
		MY_LOGIC_GATE_B_OR_S,
	PS_ADDR_SCNR_2_POS =>
		PS_ADDR_SCNR_2_POS,
	PS_AR_BUS_UP4B =>
		PS_AR_BUS_UP_BUS(3),
	MS_MEM_AR_TO_I_AR_UP2B =>
		XX_MS_MEM_AR_TO_I_AR_UP2B,
	MY_MEM_AR_NOT_UP2B =>
		XX_MY_MEM_AR_NOT_UP2B,
	MS_AR_BUS_GTD_OUT_UP2B =>
		XX_MS_AR_BUS_GTD_OUT_UP2B,
	PY_MEM_AR_UP2B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_UP2B_TO_ADDR_MOD,
	MY_MEM_AR_UP2B =>
		XX_MY_MEM_AR_UP2B,
	MS_MEM_AR_TO_I_AR_UP4B =>
		XX_MS_MEM_AR_TO_I_AR_UP4B,
	MY_MEM_AR_NOT_UP4B =>
		XX_MY_MEM_AR_NOT_UP4B,
	MS_AR_BUS_GTD_OUT_UP4B =>
		XX_MS_AR_BUS_GTD_OUT_UP4B,
	PY_MEM_AR_UP4B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_UP4B_TO_ADDR_MOD,
	MY_MEM_AR_UP4B =>
		XX_MY_MEM_AR_UP4B,
	LAMP_11C8H01 =>
		XX_LAMP_11C8H01,
	LAMP_11C8G01 =>
		XX_LAMP_11C8G01
	);

Page_14_17_03_1: ENTITY ALD_14_17_03_1_MEM_AR_UNITS_POS_8_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_AR_BUS_UP8B =>
		PS_AR_BUS_UP_BUS(4),
	MY_LOGIC_GATE_B_OR_S =>
		MY_LOGIC_GATE_B_OR_S,
	PS_ADDR_SCNR_2_POS =>
		PS_ADDR_SCNR_2_POS,
	MS_MEM_AR_TO_I_AR_UP8B =>
		XX_MS_MEM_AR_TO_I_AR_UP8B,
	MY_MEM_AR_NOT_UP8B =>
		XX_MY_MEM_AR_NOT_UP8B,
	MS_AR_BUS_GTD_OUT_UP8B =>
		XX_MS_AR_BUS_GTD_OUT_UP8B,
	PY_MEM_AR_UP8B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_UP8B_TO_ADDR_MOD,
	MY_MEM_AR_UP8B =>
		XX_MY_MEM_AR_UP8B,
	LAMP_11C8F01 =>
		XX_LAMP_11C8F01
	);

Page_14_17_04_1: ENTITY ALD_14_17_04_1_MEM_AR_TENS_POS_0_AND_1_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_TP0B =>
		PS_AR_BUS_TP_BUS(0),
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_ADDR_SCNR_3_POS =>
		PS_ADDR_SCNR_3_POS,
	MY_LOGIC_GATE_C_OR_T =>
		MY_LOGIC_GATE_C_OR_T,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_TP1B =>
		PS_AR_BUS_TP_BUS(1),
	MS_MEM_AR_TO_I_AR_TP0B =>
		XX_MS_MEM_AR_TO_I_AR_TP0B,
	MY_MEM_AR_NOT_TP0B =>
		XX_MY_MEM_AR_NOT_TP0B,
	MS_AR_BUS_GTD_OUT_TP0B =>
		XX_MS_AR_BUS_GTD_OUT_TP0B,
	PY_MEM_AR_TP0B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_TP0B_TO_ADDR_MOD,
	MY_MEM_AR_TP0B =>
		XX_MY_MEM_AR_TP0B,
	MS_MEM_AR_TO_I_AR_TP1B =>
		XX_MS_MEM_AR_TO_I_AR_TP1B,
	MY_MEM_AR_NOT_TP1B =>
		XX_MY_MEM_AR_NOT_TP1B,
	MS_AR_BUS_GTD_OUT_TP1B =>
		XX_MS_AR_BUS_GTD_OUT_TP1B,
	PY_MEM_AR_TP1B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_TP1B_TO_ADDR_MOD,
	MY_MEM_AR_TP1B =>
		XX_MY_MEM_AR_TP1B,
	LAMP_11C8K02 =>
		XX_LAMP_11C8K02,
	LAMP_11C8J02 =>
		XX_LAMP_11C8J02
	);

Page_14_17_05_1: ENTITY ALD_14_17_05_1_MEM_AR_TENS_POS_2_AND_4_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_TP2B =>
		PS_AR_BUS_TP_BUS(2),
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_ADDR_SCNR_3_POS =>
		PS_ADDR_SCNR_3_POS,
	MY_LOGIC_GATE_C_OR_T =>
		MY_LOGIC_GATE_C_OR_T,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_TP4B =>
		PS_AR_BUS_TP_BUS(3),
	MS_MEM_AR_TO_I_AR_TP2B =>
		XX_MS_MEM_AR_TO_I_AR_TP2B,
	MY_MEM_AR_NOT_TP2B =>
		XX_MY_MEM_AR_NOT_TP2B,
	MS_AR_BUS_GTD_OUT_TP2B =>
		XX_MS_AR_BUS_GTD_OUT_TP2B,
	PY_MEM_AR_TP2B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_TP2B_TO_ADDR_MOD,
	MY_MEM_AR_TP2B =>
		XX_MY_MEM_AR_TP2B,
	MS_MEM_AR_TO_I_AR_TP4B =>
		XX_MS_MEM_AR_TO_I_AR_TP4B,
	MY_MEM_AR_NOT_TP4B =>
		XX_MY_MEM_AR_NOT_TP4B,
	MS_AR_BUS_GTD_OUT_TP4B =>
		XX_MS_AR_BUS_GTD_OUT_TP4B,
	PY_MEM_AR_TP4B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_TP4B_TO_ADDR_MOD,
	MY_MEM_AR_TP4B =>
		XX_MY_MEM_AR_TP4B,
	LAMP_11C8H02 =>
		XX_LAMP_11C8H02,
	LAMP_11C8G02 =>
		XX_LAMP_11C8G02
	);

Page_14_17_06_1: ENTITY ALD_14_17_06_1_MEM_AR_TENS_POS_8_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_AR_BUS_TP8B =>
		PS_AR_BUS_TP_BUS(4),
	PS_ADDR_SCNR_3_POS =>
		PS_ADDR_SCNR_3_POS,
	MY_LOGIC_GATE_C_OR_T =>
		MY_LOGIC_GATE_C_OR_T,
	MS_MEM_AR_TO_I_AR_TP8B =>
		XX_MS_MEM_AR_TO_I_AR_TP8B,
	MY_MEM_AR_NOT_TP8B =>
		XX_MY_MEM_AR_NOT_TP8B,
	MS_AR_BUS_GTD_OUT_TP8B =>
		XX_MS_AR_BUS_GTD_OUT_TP8B,
	PY_MEM_AR_TP8B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_TP8B_TO_ADDR_MOD,
	MY_MEM_AR_TP8B =>
		XX_MY_MEM_AR_TP8B,
	LAMP_11C8F02 =>
		XX_LAMP_11C8F02
	);

Page_14_17_07_1: ENTITY ALD_14_17_07_1_MEM_AR_HUNDREDS_POS_0_1_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_HP0B =>
		PS_AR_BUS_HP_BUS(0),
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_ADDR_SCNR_4_POS =>
		PS_ADDR_SCNR_4_POS,
	MY_LOGIC_GATE_D_OR_U =>
		MY_LOGIC_GATE_D_OR_U,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_HP1B =>
		PS_AR_BUS_HP_BUS(1),
	MS_MEM_AR_TO_I_AR_HP0B =>
		XX_MS_MEM_AR_TO_I_AR_HP0B,
	MY_MEM_AR_NOT_HP0B =>
		XX_MY_MEM_AR_NOT_HP0B,
	MS_AR_BUS_GTD_OUT_HP0B =>
		XX_MS_AR_BUS_GTD_OUT_HP0B,
	PY_MEM_AR_HP0B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_HP0B_TO_ADDR_MOD,
	MY_MEM_AR_HP0B =>
		XX_MY_MEM_AR_HP0B,
	MS_AR_BUS_GTD_OUT_HP1B =>
		XX_MS_AR_BUS_GTD_OUT_HP1B,
	MS_MEM_AR_TO_I_AR_HP1B =>
		XX_MS_MEM_AR_TO_I_AR_HP1B,
	MY_MEM_AR_NOT_HP1B =>
		XX_MY_MEM_AR_NOT_HP1B,
	PY_MEM_AR_HP1B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_HP1B_TO_ADDR_MOD,
	MY_MEM_AR_HP1B =>
		XX_MY_MEM_AR_HP1B,
	LAMP_11C8K03 =>
		XX_LAMP_11C8K03,
	LAMP_11C8J03 =>
		XX_LAMP_11C8J03
	);

Page_14_17_08_1: ENTITY ALD_14_17_08_1_MEM_AR_HUNDREDS_POS_2_4_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_HP2B =>
		PS_AR_BUS_HP_BUS(2),
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	MY_LOGIC_GATE_D_OR_U =>
		MY_LOGIC_GATE_D_OR_U,
	PS_ADDR_SCNR_4_POS =>
		PS_ADDR_SCNR_4_POS,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_HP4B =>
		PS_AR_BUS_HP_BUS(3),
	MS_MEM_AR_TO_I_AR_HP2B =>
		XX_MS_MEM_AR_TO_I_AR_HP2B,
	MY_MEM_AR_NOT_HP2B =>
		XX_MY_MEM_AR_NOT_HP2B,
	MS_AR_BUS_GTD_OUT_HP2B =>
		XX_MS_AR_BUS_GTD_OUT_HP2B,
	PY_MEM_AR_HP2B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_HP2B_TO_ADDR_MOD,
	MY_MEM_AR_HP2B =>
		XX_MY_MEM_AR_HP2B,
	MS_AR_BUS_GTD_OUT_HP4B =>
		XX_MS_AR_BUS_GTD_OUT_HP4B,
	MS_MEM_AR_TO_I_AR_HP4B =>
		XX_MS_MEM_AR_TO_I_AR_HP4B,
	MY_MEM_AR_NOT_HP4B =>
		XX_MY_MEM_AR_NOT_HP4B,
	PY_MEM_AR_HP4B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_HP4B_TO_ADDR_MOD,
	MY_MEM_AR_HP4B =>
		XX_MY_MEM_AR_HP4B,
	LAMP_11C8H03 =>
		XX_LAMP_11C8H03,
	LAMP_11C8G03 =>
		XX_LAMP_11C8G03
	);

Page_14_17_09_1: ENTITY ALD_14_17_09_1_MEM_AR_HUNDREDS_POS_8_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_AR_BUS_HP8B =>
		PS_AR_BUS_HP_BUS(4),
	MY_LOGIC_GATE_D_OR_U =>
		MY_LOGIC_GATE_D_OR_U,
	PS_ADDR_SCNR_4_POS =>
		PS_ADDR_SCNR_4_POS,
	MS_MEM_AR_TO_I_AR_HP8B =>
		XX_MS_MEM_AR_TO_I_AR_HP8B,
	MY_MEM_AR_NOT_HP8B =>
		XX_MY_MEM_AR_NOT_HP8B,
	MS_AR_BUS_GTD_OUT_HP8B =>
		XX_MS_AR_BUS_GTD_OUT_HP8B,
	PY_MEM_AR_HP8B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_HP8B_TO_ADDR_MOD,
	MY_MEM_AR_HP8B =>
		XX_MY_MEM_AR_HP8B,
	LAMP_11C8F03 =>
		XX_LAMP_11C8F03
	);

Page_14_17_10_1: ENTITY ALD_14_17_10_1_MEM_AR_THOUSANDS_POS_0_1_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_THP0B =>
		PS_AR_BUS_THP_BUS(0),
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_ADDR_SCNR_5_POS =>
		PS_ADDR_SCNR_5_POS,
	MY_LOGIC_GATE_E_OR_V =>
		MY_LOGIC_GATE_E_OR_V,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_THP1B =>
		PS_AR_BUS_THP_BUS(1),
	MS_MEM_AR_TO_I_AR_THP0B =>
		XX_MS_MEM_AR_TO_I_AR_THP0B,
	MY_MEM_AR_NOT_THP0B =>
		XX_MY_MEM_AR_NOT_THP0B,
	MS_AR_BUS_GTD_OUT_THP0B =>
		XX_MS_AR_BUS_GTD_OUT_THP0B,
	PY_MEM_AR_THP0B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_THP0B_TO_ADDR_MOD,
	MY_MEM_AR_THP0B =>
		XX_MY_MEM_AR_THP0B,
	MS_MEM_AR_TO_I_AR_THP1B =>
		XX_MS_MEM_AR_TO_I_AR_THP1B,
	MY_MEM_AR_NOT_THP1B =>
		XX_MY_MEM_AR_NOT_THP1B,
	MS_AR_BUS_GTD_OUT_THP1B =>
		XX_MS_AR_BUS_GTD_OUT_THP1B,
	PY_MEM_AR_THP1B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_THP1B_TO_ADDR_MOD,
	MY_MEM_AR_THP1B =>
		XX_MY_MEM_AR_THP1B,
	LAMP_11C8K04 =>
		XX_LAMP_11C8K04,
	LAMP_11C8J04 =>
		XX_LAMP_11C8J04
	);

Page_14_17_11_1: ENTITY ALD_14_17_11_1_MEM_AR_THOUS_POS_2_AND_4_BITS_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_THP2B =>
		PS_AR_BUS_THP_BUS(2),
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	MY_LOGIC_GATE_E_OR_V =>
		MY_LOGIC_GATE_E_OR_V,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_ADDR_SCNR_5_POS =>
		PS_ADDR_SCNR_5_POS,
	PS_AR_BUS_THP4B =>
		PS_AR_BUS_THP_BUS(3),
	MS_MEM_AR_TO_I_AR_THP2B =>
		XX_MS_MEM_AR_TO_I_AR_THP2B,
	MY_MEM_AR_NOT_THP2B =>
		XX_MY_MEM_AR_NOT_THP2B,
	MS_AR_BUS_GTD_OUT_THP2B =>
		XX_MS_AR_BUS_GTD_OUT_THP2B,
	PY_MEM_AR_THP2B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_THP2B_TO_ADDR_MOD,
	MY_MEM_AR_THP2B =>
		XX_MY_MEM_AR_THP2B,
	MS_MEM_AR_TO_I_AR_THP4B =>
		XX_MS_MEM_AR_TO_I_AR_THP4B,
	MS_AR_BUS_GTD_OUT_THP4B =>
		XX_MS_AR_BUS_GTD_OUT_THP4B,
	MY_MEM_AR_NOT_THP4B =>
		XX_MY_MEM_AR_NOT_THP4B,
	PY_MEM_AR_THP4B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_THP4B_TO_ADDR_MOD,
	MY_MEM_AR_THP4B =>
		XX_MY_MEM_AR_THP4B,
	LAMP_11C8H04 =>
		XX_LAMP_11C8H04,
	LAMP_11C8G04 =>
		XX_LAMP_11C8G04
	);

Page_14_17_12_1: ENTITY ALD_14_17_12_1_MEM_AR_THOUSANDS_POS_8_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_THP8B =>
		PS_AR_BUS_THP_BUS(4),
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	MY_LOGIC_GATE_E_OR_V =>
		MY_LOGIC_GATE_E_OR_V,
	PS_ADDR_SCNR_5_POS =>
		PS_ADDR_SCNR_5_POS,
	MS_MEM_AR_TO_I_AR_THP8B =>
		XX_MS_MEM_AR_TO_I_AR_THP8B,
	MY_MEM_AR_NOT_THP8B =>
		XX_MY_MEM_AR_NOT_THP8B,
	MS_AR_BUS_GTD_OUT_THP8B =>
		XX_MS_AR_BUS_GTD_OUT_THP8B,
	PY_MEM_AR_THP8B_TO_ADDR_MOD =>
		XX_PY_MEM_AR_THP8B_TO_ADDR_MOD,
	MY_MEM_AR_THP8B =>
		XX_MY_MEM_AR_THP8B,
	LAMP_11C8F04 =>
		XX_LAMP_11C8F04
	);

Page_14_17_13_1: ENTITY ALD_14_17_13_1_MEM_AR_TEN_THOUS_POS_0_AND_1_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_TTHP0B =>
		PS_AR_BUS_TTHP_BUS(0),
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	MY_LOGIC_GATE_F_OR_W =>
		MY_LOGIC_GATE_F_OR_W,
	PS_ADDR_SCNR_6_POS =>
		PS_ADDR_SCNR_6_POS,
	PS_AR_BUS_TTHP1B =>
		PS_AR_BUS_TTHP_BUS(1),
	MS_MEM_AR_TO_I_AR_TTHP0B =>
		XX_MS_MEM_AR_TO_I_AR_TTHP0B,
	MS_AR_BUS_GTD_OUT_TTHP0B =>
		XX_MS_AR_BUS_GTD_OUT_TTHP0B,
	PY_MEM_AR_TTHP0B_TO_MOD =>
		XX_PY_MEM_AR_TTHP0B_TO_MOD,
	MY_MEM_AR_TTHP0B =>
		XX_MY_MEM_AR_TTHP0B,
	MS_MEM_AR_TO_I_AR_TTHP1B =>
		XX_MS_MEM_AR_TO_I_AR_TTHP1B,
	MS_AR_BUS_GTD_OUT_TTHP1B =>
		XX_MS_AR_BUS_GTD_OUT_TTHP1B,
	PY_MEM_AR_TTHP1B_TO_MOD =>
		XX_PY_MEM_AR_TTHP1B_TO_MOD,
	MY_MEM_AR_TTHP1B =>
		XX_MY_MEM_AR_TTHP1B,
	LAMP_11C8K05 =>
		XX_LAMP_11C8K05,
	LAMP_11C8J05 =>
		XX_LAMP_11C8J05
	);

Page_14_17_14_1: ENTITY ALD_14_17_14_1_MEM_AR_TTHP_2_AND_4_BIT_FEAT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_AR_BUS_TTHP2B =>
		PS_AR_BUS_TTHP_BUS(2),
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_ADDR_SCNR_6_POS =>
		PS_ADDR_SCNR_6_POS,
	MY_LOGIC_GATE_F_OR_W =>
		MY_LOGIC_GATE_F_OR_W,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_TTHP4B =>
		PS_AR_BUS_TTHP_BUS(3),
	MS_MEM_AR_TO_I_AR_TTHP2B =>
		XX_MS_MEM_AR_TO_I_AR_TTHP2B,
	MS_AR_BUS_GTD_OUT_TTHP2B =>
		XX_MS_AR_BUS_GTD_OUT_TTHP2B,
	PY_MEM_AR_TTHP2B_TO_MOD =>
		XX_PY_MEM_AR_TTHP2B_TO_MOD,
	MY_MEM_AR_TTHP2B =>
		XX_MY_MEM_AR_TTHP2B,
	MS_MEM_AR_TO_I_AR_TTHP4B =>
		XX_MS_MEM_AR_TO_I_AR_TTHP4B,
	MY_MEM_AR_NOT_TTPH4B =>
		MY_MEM_AR_NOT_TTPH4B,
	MS_AR_BUS_GTD_OUT_TTHP4B =>
		XX_MS_AR_BUS_GTD_OUT_TTHP4B,
	PY_MEM_AR_TTHP4B_TO_MOD =>
		XX_PY_MEM_AR_TTHP4B_TO_MOD,
	MY_MEM_AR_TTHP4B =>
		XX_MY_MEM_AR_TTHP4B,
	LAMP_11C8H05 =>
		XX_LAMP_11C8H05,
	LAMP_11C8G05 =>
		XX_LAMP_11C8G05
	);

Page_14_17_15_1: ENTITY ALD_14_17_15_1_MEM_AR_TEN_THOUS_POS_8_BIT_ACC
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PS_SET_MEM_AR_TO_I_AR =>
		PS_SET_MEM_AR_TO_I_AR,
	PS_SET_MEM_AR_2_GATED =>
		PS_SET_MEM_AR_2_GATED,
	PS_AR_BUS_TTHP8B =>
		PS_AR_BUS_TTHP_BUS(4),
	PS_SET_MEM_AR_1_GATED =>
		PS_SET_MEM_AR_1_GATED,
	PS_ADDR_SCNR_6_POS =>
		PS_ADDR_SCNR_6_POS,
	MY_LOGIC_GATE_F_OR_W =>
		MY_LOGIC_GATE_F_OR_W,
	MS_MEM_AR_TO_I_AR_TTHP8B =>
		XX_MS_MEM_AR_TO_I_AR_TTHP8B,
	MS_AR_BUS_GTD_OUT_TTHP8B =>
		XX_MS_AR_BUS_GTD_OUT_TTHP8B,
	PY_MEM_AR_TTHP8B_TO_MOD =>
		XX_PY_MEM_AR_TTHP8B_TO_MOD,
	MY_MEM_AR_TTHP8B =>
		XX_MY_MEM_AR_TTHP8B,
	LAMP_11C8F05 =>
		XX_LAMP_11C8F05
	);


END;
