#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Tue Apr  2 16:18:08 2019
# Process ID: 9976
# Current directory: D:/DSD-II/Exercise6/Exercise6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7904 D:\DSD-II\Exercise6\Exercise6\Exercise6.xpr
# Log file: D:/DSD-II/Exercise6/Exercise6/vivado.log
# Journal file: D:/DSD-II/Exercise6/Exercise6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/DSD-II/Exercise6/Exercise6/Exercise6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 769.793 ; gain = 93.105
update_compile_order -fileset sources_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav/xelab.pb
WARNING: [Vivado 12-3661] Failed to remove file:D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav/elaborate.log
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'WriteBack_stagetb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj WriteBack_stagetb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sources_1/new/Data_Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sources_1/new/Memory_Stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_Stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/Memory_StageTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_StageTB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 341a082127074a34817f35e5167c0b15 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot WriteBack_stagetb_behav xil_defaultlib.WriteBack_stagetb -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.WriteBack_stagetb in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Pleset_property is_enabled true [get_files  D:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sources_1/new/WriteBack_Stage.vhd]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/WriteBack_StageTB.vhd]
set_property top Memory_Stage [current_fileset]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property top Memory_StageTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_StageTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav'
"xvhdl -m64 --relax -prj Memory_StageTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sources_1/new/Data_Memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity data_memory
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sources_1/new/Memory_Stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_Stage
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/Memory_StageTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_StageTB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 341a082127074a34817f35e5167c0b15 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Memory_StageTB_behav xil_defaultlib.Memory_StageTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behav of entity xil_defaultlib.data_memory [data_memory_default]
Compiling architecture behavioral of entity xil_defaultlib.Memory_Stage [memory_stage_default]
Compiling architecture behav of entity xil_defaultlib.memory_stagetb
Built simulation snapshot Memory_StageTB_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav/xsim.dir/Memory_StageTB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav/xsim.dir/Memory_StageTB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr  2 16:20:02 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  2 16:20:02 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 795.469 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memory_StageTB_behav -key {Behavioral:sim_1:Functional:Memory_StageTB} -tclbatch {Memory_StageTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Memory_StageTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: error
Time: 800 ns  Iteration: 0  Process: /Memory_StageTB/line__62  File: D:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/Memory_StageTB.vhd
Error: error
Time: 1 us  Iteration: 0  Process: /Memory_StageTB/line__62  File: D:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/Memory_StageTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Memory_StageTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 797.617 ; gain = 2.148
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/DSD-II/Exercise6/Exercise6/Exercise6.runs/synth_1

launch_runs impl_1 -jobs 2
[Tue Apr  2 16:21:11 2019] Launched synth_1...
Run output will be captured here: D:/DSD-II/Exercise6/Exercise6/Exercise6.runs/synth_1/runme.log
[Tue Apr  2 16:21:11 2019] Launched impl_1...
Run output will be captured here: D:/DSD-II/Exercise6/Exercise6/Exercise6.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1287.313 ; gain = 0.598
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1287.313 ; gain = 0.598
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM256X1S => RAM256X1S (RAMS64E, RAMS64E, RAMS64E, RAMS64E, MUXF7, MUXF7, MUXF8): 128 instances

open_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:55 . Memory (MB): peak = 1407.762 ; gain = 569.977
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/impl/timing/Memory_StageTB_time_impl.v"
write_verilog: Time (s): cpu = 00:00:26 ; elapsed = 00:00:13 . Memory (MB): peak = 1539.820 ; gain = 132.059
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/impl/timing/Memory_StageTB_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/impl/timing/Memory_StageTB_time_impl.v
INFO: [SIM-utils-37] SDF generated:D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/impl/timing/Memory_StageTB_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'Memory_StageTB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/impl/timing'
"xvlog -m64 --relax -prj Memory_StageTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/impl/timing/Memory_StageTB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM256X1S_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD1
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD10
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD100
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD101
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD102
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD103
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD104
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD105
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD106
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD107
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD108
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD109
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD11
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD110
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD111
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD112
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD113
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD114
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD115
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD116
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD117
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD118
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD119
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD12
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD120
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD121
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD122
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD123
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD124
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD125
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD126
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD127
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD13
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD14
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD15
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD16
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD17
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD18
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD19
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD2
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD20
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD21
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD22
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD23
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD24
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD25
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD26
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD27
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD28
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD29
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD3
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD30
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD31
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD32
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD33
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD34
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD35
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD36
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD37
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD38
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD39
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD4
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD40
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD41
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD42
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD43
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD44
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD45
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD46
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD47
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD48
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD49
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD5
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD50
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD51
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD52
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD53
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD54
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD55
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD56
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD57
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD58
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD59
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD6
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD60
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD61
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD62
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD63
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD64
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD65
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD66
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD67
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD68
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD69
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD7
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD70
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD71
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD72
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD73
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD74
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD75
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD76
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD77
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD78
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD79
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD8
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD80
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD81
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD82
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD83
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD84
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD85
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD86
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD87
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD88
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD89
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD9
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD90
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD91
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD92
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD93
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD94
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD95
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD96
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD97
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD98
INFO: [VRFC 10-311] analyzing module RAM256X1S_HD99
INFO: [VRFC 10-311] analyzing module Memory_Stage
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj Memory_StageTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/Memory_StageTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Memory_StageTB
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 2027.527 ; gain = 2.453
INFO: [USF-XSim-69] 'compile' step finished in '16' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/impl/timing'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 341a082127074a34817f35e5167c0b15 --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Memory_StageTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Memory_StageTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Memory_StageTB_time_impl.sdf", for root module "Memory_StageTB/mem_stage_inst".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Memory_StageTB_time_impl.sdf", for root module "Memory_StageTB/mem_stage_inst".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.RAM256X1S_HD1
Compiling module xil_defaultlib.RAM256X1S_HD2
Compiling module xil_defaultlib.RAM256X1S_HD3
Compiling module xil_defaultlib.RAM256X1S_HD4
Compiling module xil_defaultlib.RAM256X1S_HD5
Compiling module xil_defaultlib.RAM256X1S_HD6
Compiling module xil_defaultlib.RAM256X1S_HD7
Compiling module xil_defaultlib.RAM256X1S_HD8
Compiling module xil_defaultlib.RAM256X1S_HD9
Compiling module xil_defaultlib.RAM256X1S_HD10
Compiling module xil_defaultlib.RAM256X1S_HD11
Compiling module xil_defaultlib.RAM256X1S_HD12
Compiling module xil_defaultlib.RAM256X1S_HD13
Compiling module xil_defaultlib.RAM256X1S_HD14
Compiling module xil_defaultlib.RAM256X1S_HD15
Compiling module xil_defaultlib.RAM256X1S_HD16
Compiling module xil_defaultlib.RAM256X1S_HD17
Compiling module xil_defaultlib.RAM256X1S_HD18
Compiling module xil_defaultlib.RAM256X1S_HD19
Compiling module xil_defaultlib.RAM256X1S_HD20
Compiling module xil_defaultlib.RAM256X1S_HD21
Compiling module xil_defaultlib.RAM256X1S_HD22
Compiling module xil_defaultlib.RAM256X1S_HD23
Compiling module xil_defaultlib.RAM256X1S_HD24
Compiling module xil_defaultlib.RAM256X1S_HD25
Compiling module xil_defaultlib.RAM256X1S_HD26
Compiling module xil_defaultlib.RAM256X1S_HD27
Compiling module xil_defaultlib.RAM256X1S_HD28
Compiling module xil_defaultlib.RAM256X1S_HD29
Compiling module xil_defaultlib.RAM256X1S_HD30
Compiling module xil_defaultlib.RAM256X1S_HD31
Compiling module xil_defaultlib.RAM256X1S_HD32
Compiling module xil_defaultlib.RAM256X1S_HD33
Compiling module xil_defaultlib.RAM256X1S_HD34
Compiling module xil_defaultlib.RAM256X1S_HD35
Compiling module xil_defaultlib.RAM256X1S_HD36
Compiling module xil_defaultlib.RAM256X1S_HD37
Compiling module xil_defaultlib.RAM256X1S_HD38
Compiling module xil_defaultlib.RAM256X1S_HD39
Compiling module xil_defaultlib.RAM256X1S_HD40
Compiling module xil_defaultlib.RAM256X1S_HD41
Compiling module xil_defaultlib.RAM256X1S_HD42
Compiling module xil_defaultlib.RAM256X1S_HD43
Compiling module xil_defaultlib.RAM256X1S_HD44
Compiling module xil_defaultlib.RAM256X1S_HD45
Compiling module xil_defaultlib.RAM256X1S_HD46
Compiling module xil_defaultlib.RAM256X1S_HD47
Compiling module xil_defaultlib.RAM256X1S_HD48
Compiling module xil_defaultlib.RAM256X1S_HD49
Compiling module xil_defaultlib.RAM256X1S_HD50
Compiling module xil_defaultlib.RAM256X1S_HD51
Compiling module xil_defaultlib.RAM256X1S_HD52
Compiling module xil_defaultlib.RAM256X1S_HD53
Compiling module xil_defaultlib.RAM256X1S_HD54
Compiling module xil_defaultlib.RAM256X1S_HD55
Compiling module xil_defaultlib.RAM256X1S_HD56
Compiling module xil_defaultlib.RAM256X1S_HD57
Compiling module xil_defaultlib.RAM256X1S_HD58
Compiling module xil_defaultlib.RAM256X1S_HD59
Compiling module xil_defaultlib.RAM256X1S_HD60
Compiling module xil_defaultlib.RAM256X1S_HD61
Compiling module xil_defaultlib.RAM256X1S_HD62
Compiling module xil_defaultlib.RAM256X1S_HD63
Compiling module xil_defaultlib.RAM256X1S_HD64
Compiling module xil_defaultlib.RAM256X1S_HD65
Compiling module xil_defaultlib.RAM256X1S_HD66
Compiling module xil_defaultlib.RAM256X1S_HD67
Compiling module xil_defaultlib.RAM256X1S_HD68
Compiling module xil_defaultlib.RAM256X1S_HD69
Compiling module xil_defaultlib.RAM256X1S_HD70
Compiling module xil_defaultlib.RAM256X1S_HD71
Compiling module xil_defaultlib.RAM256X1S_HD72
Compiling module xil_defaultlib.RAM256X1S_HD73
Compiling module xil_defaultlib.RAM256X1S_HD74
Compiling module xil_defaultlib.RAM256X1S_HD75
Compiling module xil_defaultlib.RAM256X1S_HD76
Compiling module xil_defaultlib.RAM256X1S_HD77
Compiling module xil_defaultlib.RAM256X1S_HD78
Compiling module xil_defaultlib.RAM256X1S_HD79
Compiling module xil_defaultlib.RAM256X1S_HD80
Compiling module xil_defaultlib.RAM256X1S_HD81
Compiling module xil_defaultlib.RAM256X1S_HD82
Compiling module xil_defaultlib.RAM256X1S_HD83
Compiling module xil_defaultlib.RAM256X1S_HD84
Compiling module xil_defaultlib.RAM256X1S_HD85
Compiling module xil_defaultlib.RAM256X1S_HD86
Compiling module xil_defaultlib.RAM256X1S_HD87
Compiling module xil_defaultlib.RAM256X1S_HD88
Compiling module xil_defaultlib.RAM256X1S_HD89
Compiling module xil_defaultlib.RAM256X1S_HD90
Compiling module xil_defaultlib.RAM256X1S_HD91
Compiling module xil_defaultlib.RAM256X1S_HD92
Compiling module xil_defaultlib.RAM256X1S_HD93
Compiling module xil_defaultlib.RAM256X1S_HD94
Compiling module xil_defaultlib.RAM256X1S_HD95
Compiling module xil_defaultlib.RAM256X1S_HD96
Compiling module xil_defaultlib.RAM256X1S_HD97
Compiling module xil_defaultlib.RAM256X1S_HD98
Compiling module xil_defaultlib.RAM256X1S_HD99
Compiling module xil_defaultlib.RAM256X1S_HD100
Compiling module xil_defaultlib.RAM256X1S_HD101
Compiling module xil_defaultlib.RAM256X1S_HD102
Compiling module xil_defaultlib.RAM256X1S_HD103
Compiling module xil_defaultlib.RAM256X1S_HD104
Compiling module xil_defaultlib.RAM256X1S_HD105
Compiling module xil_defaultlib.RAM256X1S_HD106
Compiling module xil_defaultlib.RAM256X1S_HD107
Compiling module xil_defaultlib.RAM256X1S_HD108
Compiling module xil_defaultlib.RAM256X1S_HD109
Compiling module xil_defaultlib.RAM256X1S_HD110
Compiling module xil_defaultlib.RAM256X1S_HD111
Compiling module xil_defaultlib.RAM256X1S_HD112
Compiling module xil_defaultlib.RAM256X1S_HD113
Compiling module xil_defaultlib.RAM256X1S_HD114
Compiling module xil_defaultlib.RAM256X1S_HD115
Compiling module xil_defaultlib.RAM256X1S_HD116
Compiling module xil_defaultlib.RAM256X1S_HD117
Compiling module xil_defaultlib.RAM256X1S_HD118
Compiling module xil_defaultlib.RAM256X1S_HD119
Compiling module xil_defaultlib.RAM256X1S_HD120
Compiling module xil_defaultlib.RAM256X1S_HD121
Compiling module xil_defaultlib.RAM256X1S_HD122
Compiling module xil_defaultlib.RAM256X1S_HD123
Compiling module xil_defaultlib.RAM256X1S_HD124
Compiling module xil_defaultlib.RAM256X1S_HD125
Compiling module xil_defaultlib.RAM256X1S_HD126
Compiling module xil_defaultlib.RAM256X1S_HD127
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.Memory_Stage
Compiling architecture behav of entity xil_defaultlib.memory_stagetb
Built simulation snapshot Memory_StageTB_time_impl

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/impl/timing/xsim.dir/Memory_StageTB_time_impl/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/impl/timing/xsim.dir/Memory_StageTB_time_impl/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Apr  2 16:28:53 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Apr  2 16:28:53 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:40 . Memory (MB): peak = 2027.527 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DSD-II/Exercise6/Exercise6/Exercise6.sim/sim_1/impl/timing'
INFO: [USF-XSim-98] *** Running xsim
   with args "Memory_StageTB_time_impl -key {Post-Implementation:sim_1:Timing:Memory_StageTB} -tclbatch {Memory_StageTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source Memory_StageTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: error
Time: 800 ns  Iteration: 0  Process: /Memory_StageTB/line__62  File: D:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/Memory_StageTB.vhd
Error: error
Time: 1 us  Iteration: 0  Process: /Memory_StageTB/line__62  File: D:/DSD-II/Exercise6/Exercise6/Exercise6.srcs/sim_1/new/Memory_StageTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Memory_StageTB_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:03 ; elapsed = 00:02:21 . Memory (MB): peak = 2039.031 ; gain = 1201.246
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2062.367 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2062.367 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr  2 16:30:14 2019...
