$date
	Thu Dec 25 17:37:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module ff_jk_tb $end
$var wire 1 ! Q $end
$var reg 1 " clk $end
$var reg 1 # j $end
$var reg 1 $ k $end
$scope module uut $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 " clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1$
x#
1"
x!
$end
#5
0"
#10
0!
1"
0#
#15
0"
#20
1"
0$
#25
0"
#30
1"
1$
#35
0"
#40
1!
1"
0$
1#
#45
0"
#50
0!
1"
1$
#55
0"
#60
1!
1"
#65
0"
#70
0!
1"
