/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [7:0] _01_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [34:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [25:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_16z;
  wire [10:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [19:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [8:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(in_data[97] ? celloutsig_1_2z : celloutsig_1_1z);
  assign celloutsig_0_7z = !(celloutsig_0_5z ? celloutsig_0_2z : in_data[53]);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[8] | celloutsig_1_3z);
  assign celloutsig_0_26z = ~(celloutsig_0_5z | celloutsig_0_3z[3]);
  reg [7:0] _06_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _06_ <= 8'h00;
    else _06_ <= { celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z };
  assign { _01_[7:1], _00_ } = _06_;
  assign celloutsig_1_6z = { celloutsig_1_4z[7:0], celloutsig_1_5z } & { celloutsig_1_4z[8:2], celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_18z = { celloutsig_0_1z[5:4], celloutsig_0_5z } & celloutsig_0_14z[5:3];
  assign celloutsig_1_2z = { in_data[185:182], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } > { in_data[128:121], celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_4z[3:1], celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z } > { in_data[136:125], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_12z = celloutsig_1_10z[14:0] && { celloutsig_1_4z[8:1], celloutsig_1_8z };
  assign celloutsig_1_0z = in_data[177:159] || in_data[124:106];
  assign celloutsig_1_11z = { celloutsig_1_8z[6:5], celloutsig_1_1z } || { celloutsig_1_4z[3], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_5z = celloutsig_0_0z || celloutsig_0_3z[5:2];
  assign celloutsig_0_10z = { celloutsig_0_4z[2:1], celloutsig_0_3z } || { _01_[7:3], celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_1z } || celloutsig_0_9z[7:0];
  assign celloutsig_0_12z = celloutsig_0_1z[3:1] < celloutsig_0_6z;
  assign celloutsig_0_2z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } < in_data[93:78];
  assign celloutsig_1_19z = { celloutsig_1_6z[1], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_17z, celloutsig_1_13z, celloutsig_1_11z } % { 1'h1, celloutsig_1_4z[6:1], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_14z, in_data[96] };
  assign celloutsig_1_16z = celloutsig_1_8z[6:2] * { celloutsig_1_15z[3:1], celloutsig_1_12z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[11:6] * in_data[45:40];
  assign celloutsig_0_11z = { celloutsig_0_7z, celloutsig_0_1z } * { celloutsig_0_3z[5:1], celloutsig_0_10z, celloutsig_0_2z };
  assign celloutsig_0_0z = - in_data[13:10];
  assign celloutsig_0_15z = - _01_[4:1];
  assign celloutsig_1_18z = in_data[181:168] !== { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_16z };
  assign celloutsig_1_9z = in_data[117] & celloutsig_1_1z;
  assign celloutsig_0_31z = ^ { in_data[33:31], celloutsig_0_15z };
  assign celloutsig_1_10z = { in_data[177:155], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_0z } >> { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z };
  assign celloutsig_1_13z = { in_data[98:96], celloutsig_1_7z, celloutsig_1_1z } >> { celloutsig_1_4z[5:2], celloutsig_1_9z };
  assign celloutsig_1_15z = { celloutsig_1_4z[8:3], celloutsig_1_11z } >> { celloutsig_1_8z[5:3], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_7z };
  assign celloutsig_1_17z = { celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_2z } >> { celloutsig_1_10z[18:15], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_3z[5:1], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z } >> { in_data[60:42], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_19z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_18z } >> { celloutsig_0_11z[1], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_0_4z = celloutsig_0_1z[4:2] << in_data[83:81];
  assign celloutsig_1_8z = { celloutsig_1_4z[7:3], celloutsig_1_0z, celloutsig_1_3z } << { celloutsig_1_6z[1], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_6z = celloutsig_0_1z[4:2] << celloutsig_0_4z;
  assign celloutsig_0_3z = { in_data[2:1], celloutsig_0_0z } << { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[157:149] >> { in_data[104:97], celloutsig_1_0z };
  assign celloutsig_0_9z = { _01_[5:1], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } >> { _01_[6:1], celloutsig_0_1z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[99]) | in_data[143]);
  assign celloutsig_1_14z = ~((celloutsig_1_9z & celloutsig_1_7z) | celloutsig_1_3z);
  assign celloutsig_0_30z = ~((celloutsig_0_19z[1] & celloutsig_0_26z) | celloutsig_0_6z[1]);
  assign _01_[0] = _00_;
  assign { out_data[128], out_data[115:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
