module module_0 (
    output logic id_1,
    output [id_1 : id_1  &  id_1] id_2,
    output id_3,
    input id_4
);
  id_5 id_6 (
      .id_2(id_4),
      .id_3(1'b0)
  );
endmodule
