/*
 * Copyright (c) 2024 Rapid Silicon
 *
 * SPDX-License-Identifier: Apache-2.0
 */

 /dts-v1/;

 #include <rapidsilicon/rapidsi_virgo.dtsi>
 /
 {
	 model = "Rapid Silicon Virgo Proto";
	 compatible = "rapidsi,virgo_proto";
	 timebase-frequency = <26666667>; // 26.6MHz for fpga only
 
	 chosen {
		 zephyr,console = &uart0;
		 zephyr,shell-uart = &uart0;
		 zephyr,sram = &sram;
		 zephyr,flash = &flash;
	 };
 };
 
 &uart0 {
	 clock-frequency = <26666667>;
	 current-speed = <115200>;
	 status = "okay";
 };
 
 &cpu0 {
	 clock-frequency = <26666667>; // 26.6MHz for fpga only
 };
 