{
  "Top": "sobel",
  "RtlTop": "sobel",
  "RtlPrefix": "",
  "RtlSubPrefix": "sobel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "src": {
      "index": "0",
      "direction": "in",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "src_address0",
          "name": "src_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "src_ce0",
          "name": "src_ce0",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "src_q0",
          "name": "src_q0",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "src_address1",
          "name": "src_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "src_ce1",
          "name": "src_ce1",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "src_q1",
          "name": "src_q1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "dst": {
      "index": "1",
      "direction": "out",
      "srcType": "short*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "dst_address0",
          "name": "dst_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dst_ce0",
          "name": "dst_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dst_we0",
          "name": "dst_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dst_d0",
          "name": "dst_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dst_address1",
          "name": "dst_address1",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dst_ce1",
          "name": "dst_ce1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dst_we1",
          "name": "dst_we1",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "dst_d1",
          "name": "dst_d1",
          "usage": "data",
          "direction": "out"
        }
      ]
    },
    "rows": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "rows",
          "name": "rows",
          "usage": "data",
          "direction": "in"
        }]
    },
    "cols": {
      "index": "3",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "cols",
          "name": "cols",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "DirectiveTcl": ["set_directive_top sobel -name sobel"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "sobel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "x",
    "Latency": "461522"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "sobel",
    "Version": "1.0",
    "DisplayName": "Sobel",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_sobel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/sobel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/sobel_adder.vhd",
      "impl\/vhdl\/sobel_buffer_a_1.vhd",
      "impl\/vhdl\/sobel_buffer_a_2.vhd",
      "impl\/vhdl\/sobel_crop.vhd",
      "impl\/vhdl\/sobel_crop_upper.vhd",
      "impl\/vhdl\/sobel_mul_mul_10ns_12ns_20_4_1.vhd",
      "impl\/vhdl\/sobel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/sobel_adder.v",
      "impl\/verilog\/sobel_buffer_a_1.v",
      "impl\/verilog\/sobel_buffer_a_2.v",
      "impl\/verilog\/sobel_crop.v",
      "impl\/verilog\/sobel_crop_upper.v",
      "impl\/verilog\/sobel_mul_mul_10ns_12ns_20_4_1.v",
      "impl\/verilog\/sobel.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "DesignXml": ".autopilot\/db\/sobel.design.xml",
    "DebugDir": ".debug",
    "ProtoInst": ["\/home\/lduac\/Projects\/CCC-Pragma_OK\/problems\/sobel5\/sobel\/solution1\/.debug\/sobel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "cols": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"cols": "DATA"},
      "ports": ["cols"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "cols"
        }]
    },
    "dst_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"dst_address0": "DATA"},
      "ports": ["dst_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dst"
        }]
    },
    "dst_address1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"dst_address1": "DATA"},
      "ports": ["dst_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dst"
        }]
    },
    "dst_d0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"dst_d0": "DATA"},
      "ports": ["dst_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dst"
        }]
    },
    "dst_d1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"dst_d1": "DATA"},
      "ports": ["dst_d1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "dst"
        }]
    },
    "rows": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"rows": "DATA"},
      "ports": ["rows"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "rows"
        }]
    },
    "src_address0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"src_address0": "DATA"},
      "ports": ["src_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "src"
        }]
    },
    "src_address1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "master",
      "dataWidth": "20",
      "portMap": {"src_address1": "DATA"},
      "ports": ["src_address1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "src"
        }]
    },
    "src_q0": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"src_q0": "DATA"},
      "ports": ["src_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "src"
        }]
    },
    "src_q1": {
      "type": "data",
      "busTypeName": "data",
      "mode": "slave",
      "dataWidth": "16",
      "portMap": {"src_q1": "DATA"},
      "ports": ["src_q1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "src"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "src_address0": {
      "dir": "out",
      "width": "20"
    },
    "src_ce0": {
      "dir": "out",
      "width": "1"
    },
    "src_q0": {
      "dir": "in",
      "width": "16"
    },
    "src_address1": {
      "dir": "out",
      "width": "20"
    },
    "src_ce1": {
      "dir": "out",
      "width": "1"
    },
    "src_q1": {
      "dir": "in",
      "width": "16"
    },
    "dst_address0": {
      "dir": "out",
      "width": "20"
    },
    "dst_ce0": {
      "dir": "out",
      "width": "1"
    },
    "dst_we0": {
      "dir": "out",
      "width": "1"
    },
    "dst_d0": {
      "dir": "out",
      "width": "16"
    },
    "dst_address1": {
      "dir": "out",
      "width": "20"
    },
    "dst_ce1": {
      "dir": "out",
      "width": "1"
    },
    "dst_we1": {
      "dir": "out",
      "width": "1"
    },
    "dst_d1": {
      "dir": "out",
      "width": "16"
    },
    "rows": {
      "dir": "in",
      "width": "32"
    },
    "cols": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "sobel",
      "Instances": [
        {
          "ModuleName": "crop",
          "InstanceName": "sumx_a_1_crop_fu_361"
        },
        {
          "ModuleName": "crop",
          "InstanceName": "sumy_a_1_crop_fu_366"
        },
        {
          "ModuleName": "crop",
          "InstanceName": "sumx_b_1_crop_fu_371"
        },
        {
          "ModuleName": "crop",
          "InstanceName": "sumy_b_1_crop_fu_376"
        },
        {
          "ModuleName": "adder",
          "InstanceName": "temp_a_adder_fu_381"
        },
        {
          "ModuleName": "adder",
          "InstanceName": "temp_b_adder_fu_389"
        },
        {
          "ModuleName": "crop_upper",
          "InstanceName": "pout_a_crop_upper_fu_397"
        },
        {
          "ModuleName": "crop_upper",
          "InstanceName": "pout_b_crop_upper_fu_402"
        }
      ]
    },
    "Info": {
      "crop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "adder": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "crop_upper": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "sobel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "crop": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.884"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "25",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "adder": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.705"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "16",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "crop_upper": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "0.303"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "0",
          "LUT": "9",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "sobel": {
        "Latency": {
          "LatencyBest": "461522",
          "LatencyAvg": "461522",
          "LatencyWorst": "461523",
          "PipelineII": "461520",
          "PipelineDepth": "",
          "PipelineType": "loop rewind(delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.965"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_72_1_VITIS_LOOP_73_2",
            "TripCount": "461520",
            "Latency": "461522",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "4",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "~0",
          "DSP": "1",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "619",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "1086",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-06-12 14:59:15 HKT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.2"
  }
}
