

================================================================
== Vitis HLS Report for 'fn1'
================================================================
* Date:           Tue Apr 13 00:12:33 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_tmp
* Solution:       solution_tmp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.005 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    2|    2|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_addr = getelementptr i8 %p, i64 0, i64 0" [dfg_199.c:17]   --->   Operation 3 'getelementptr' 'p_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [2/2] (2.32ns)   --->   "%p_load = load i2 %p_addr" [dfg_199.c:17]   --->   Operation 4 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>

State 2 <SV = 1> <Delay = 6.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 6 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %p"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %p_9"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %p_9, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (2.32ns)   --->   "%p_load = load i2 %p_addr" [dfg_199.c:17]   --->   Operation 11 'load' 'p_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 3> <RAM>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i8 %p_load" [dfg_199.c:17]   --->   Operation 12 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.54ns)   --->   "%add_ln17 = add i12 %sext_ln17, i12 2929" [dfg_199.c:17]   --->   Operation 13 'add' 'add_ln17' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%tmp_1 = partselect i2 @_ssdm_op_PartSelect.i2.i12.i32.i32, i12 %add_ln17, i32 9, i32 10" [dfg_199.c:16]   --->   Operation 14 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%tmp_2 = partselect i5 @_ssdm_op_PartSelect.i5.i12.i32.i32, i12 %add_ln17, i32 1, i32 5" [dfg_199.c:16]   --->   Operation 15 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%and_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i2.i2.i3.i5.i1, i2 2, i2 %tmp_1, i3 0, i5 %tmp_2, i1 0" [dfg_199.c:16]   --->   Operation 16 'bitconcatenate' 'and_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%zext_ln16 = zext i13 %and_ln" [dfg_199.c:16]   --->   Operation 17 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%xor_ln16 = xor i18 %zext_ln16, i18 136698" [dfg_199.c:16]   --->   Operation 18 'xor' 'xor_ln16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node result)   --->   "%sext_ln16 = sext i18 %xor_ln16" [dfg_199.c:16]   --->   Operation 19 'sext' 'sext_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (2.13ns) (out node of the LUT)   --->   "%result = sub i19 0, i19 %sext_ln16" [dfg_199.c:16]   --->   Operation 20 'sub' 'result' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i19 %result" [dfg_199.c:12]   --->   Operation 21 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln19 = ret i32 %sext_ln12" [dfg_199.c:19]   --->   Operation 22 'ret' 'ret_ln19' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('p_addr', dfg_199.c:17) [9]  (0 ns)
	'load' operation ('p_load', dfg_199.c:17) on array 'p' [10]  (2.32 ns)

 <State 2>: 6.01ns
The critical path consists of the following:
	'load' operation ('p_load', dfg_199.c:17) on array 'p' [10]  (2.32 ns)
	'add' operation ('add_ln17', dfg_199.c:17) [12]  (1.55 ns)
	'xor' operation ('xor_ln16', dfg_199.c:16) [17]  (0 ns)
	'sub' operation ('result', dfg_199.c:16) [19]  (2.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
