TimeQuest Timing Analyzer report for 2022510125_Gokhan_Guven_BUS
Fri May 24 08:48:05 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'rclk'
 13. Slow 1200mV 85C Model Setup: 'mclk'
 14. Slow 1200mV 85C Model Hold: 'mclk'
 15. Slow 1200mV 85C Model Hold: 'rclk'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'mclk'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'rclk'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Slow 1200mV 85C Model Metastability Report
 23. Slow 1200mV 0C Model Fmax Summary
 24. Slow 1200mV 0C Model Setup Summary
 25. Slow 1200mV 0C Model Hold Summary
 26. Slow 1200mV 0C Model Recovery Summary
 27. Slow 1200mV 0C Model Removal Summary
 28. Slow 1200mV 0C Model Minimum Pulse Width Summary
 29. Slow 1200mV 0C Model Setup: 'rclk'
 30. Slow 1200mV 0C Model Setup: 'mclk'
 31. Slow 1200mV 0C Model Hold: 'mclk'
 32. Slow 1200mV 0C Model Hold: 'rclk'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'mclk'
 34. Slow 1200mV 0C Model Minimum Pulse Width: 'rclk'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Slow 1200mV 0C Model Metastability Report
 40. Fast 1200mV 0C Model Setup Summary
 41. Fast 1200mV 0C Model Hold Summary
 42. Fast 1200mV 0C Model Recovery Summary
 43. Fast 1200mV 0C Model Removal Summary
 44. Fast 1200mV 0C Model Minimum Pulse Width Summary
 45. Fast 1200mV 0C Model Setup: 'rclk'
 46. Fast 1200mV 0C Model Setup: 'mclk'
 47. Fast 1200mV 0C Model Hold: 'mclk'
 48. Fast 1200mV 0C Model Hold: 'rclk'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'rclk'
 50. Fast 1200mV 0C Model Minimum Pulse Width: 'mclk'
 51. Setup Times
 52. Hold Times
 53. Clock to Output Times
 54. Minimum Clock to Output Times
 55. Fast 1200mV 0C Model Metastability Report
 56. Multicorner Timing Analysis Summary
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Board Trace Model Assignments
 62. Input Transition Times
 63. Slow Corner Signal Integrity Metrics
 64. Fast Corner Signal Integrity Metrics
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; 2022510125_Gokhan_Guven_BUS                                       ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; mclk       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { mclk } ;
; rclk       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rclk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 194.36 MHz ; 194.36 MHz      ; rclk       ;                                                               ;
; 359.71 MHz ; 250.0 MHz       ; mclk       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; rclk  ; -4.145 ; -128.271           ;
; mclk  ; -1.780 ; -45.382            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; mclk  ; 0.273 ; 0.000              ;
; rclk  ; 0.391 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; mclk  ; -3.000 ; -68.220                          ;
; rclk  ; -3.000 ; -47.000                          ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rclk'                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.145 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.065     ; 5.075      ;
; -4.140 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 5.074      ;
; -4.111 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.062     ; 5.044      ;
; -4.076 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.399     ; 4.672      ;
; -4.049 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.399     ; 4.645      ;
; -3.923 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.066     ; 4.852      ;
; -3.903 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.065     ; 4.833      ;
; -3.843 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.777      ;
; -3.814 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.259      ; 5.068      ;
; -3.813 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.747      ;
; -3.809 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.263      ; 5.067      ;
; -3.780 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.262      ; 5.037      ;
; -3.774 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.708      ;
; -3.771 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.705      ;
; -3.745 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.075     ; 4.665      ;
; -3.731 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.663      ;
; -3.723 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.655      ;
; -3.722 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.654      ;
; -3.718 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.075     ; 4.638      ;
; -3.714 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.062     ; 4.647      ;
; -3.698 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.632      ;
; -3.674 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.064     ; 4.605      ;
; -3.669 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.603      ;
; -3.668 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.602      ;
; -3.661 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.060     ; 4.596      ;
; -3.655 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; 0.263      ; 4.913      ;
; -3.650 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.399     ; 4.246      ;
; -3.649 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.399     ; 4.245      ;
; -3.640 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.062     ; 4.573      ;
; -3.639 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.062     ; 4.572      ;
; -3.633 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.062     ; 4.566      ;
; -3.630 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.564      ;
; -3.629 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.060     ; 4.564      ;
; -3.623 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.555      ;
; -3.617 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.551      ;
; -3.616 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.398     ; 4.213      ;
; -3.609 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.541      ;
; -3.608 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.540      ;
; -3.605 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.537      ;
; -3.595 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.529      ;
; -3.592 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.258      ; 4.845      ;
; -3.590 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.057     ; 4.528      ;
; -3.588 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.062     ; 4.521      ;
; -3.582 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.398     ; 4.179      ;
; -3.572 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.259      ; 4.826      ;
; -3.566 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.498      ;
; -3.566 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.065     ; 4.496      ;
; -3.565 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.499      ;
; -3.564 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.498      ;
; -3.561 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.058     ; 4.498      ;
; -3.558 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.490      ;
; -3.557 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.489      ;
; -3.552 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.484      ;
; -3.549 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.062     ; 4.482      ;
; -3.546 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.059     ; 4.482      ;
; -3.539 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 1.000        ; 0.268      ; 4.802      ;
; -3.537 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst74|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0] ; rclk         ; rclk        ; 1.000        ; -0.043     ; 4.489      ;
; -3.526 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.395     ; 4.126      ;
; -3.525 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.064     ; 4.456      ;
; -3.525 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.064     ; 4.456      ;
; -3.517 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.060     ; 4.452      ;
; -3.512 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.263      ; 4.770      ;
; -3.511 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; 0.263      ; 4.769      ;
; -3.502 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.065     ; 4.432      ;
; -3.499 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; 0.261      ; 4.755      ;
; -3.499 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.395     ; 4.099      ;
; -3.499 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.433      ;
; -3.489 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.421      ;
; -3.488 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.420      ;
; -3.485 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.075     ; 4.405      ;
; -3.484 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.064     ; 4.415      ;
; -3.482 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.263      ; 4.740      ;
; -3.482 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.059     ; 4.418      ;
; -3.480 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.064     ; 4.411      ;
; -3.480 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.062     ; 4.413      ;
; -3.471 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.403      ;
; -3.467 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.401      ;
; -3.455 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.062     ; 4.388      ;
; -3.454 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.399     ; 4.050      ;
; -3.454 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.064     ; 4.385      ;
; -3.454 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.064     ; 4.385      ;
; -3.444 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.378      ;
; -3.444 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.062     ; 4.377      ;
; -3.443 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.263      ; 4.701      ;
; -3.443 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.377      ;
; -3.440 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.263      ; 4.698      ;
; -3.440 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.372      ;
; -3.432 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 1.000        ; 0.266      ; 4.693      ;
; -3.431 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 1.000        ; 0.266      ; 4.692      ;
; -3.426 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.063     ; 4.358      ;
; -3.425 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.261      ; 4.681      ;
; -3.425 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; 0.261      ; 4.681      ;
; -3.421 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.062     ; 4.354      ;
; -3.421 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.355      ;
; -3.420 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.354      ;
; -3.420 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.399     ; 4.016      ;
; -3.418 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.400     ; 4.013      ;
; -3.415 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.064     ; 4.346      ;
; -3.410 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.060     ; 4.345      ;
; -3.408 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.061     ; 4.342      ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mclk'                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.780 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[3]                                ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]                                ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[1]                                ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]                                ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10]                         ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]                          ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]                          ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]                          ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]                          ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]                          ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]                          ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]                          ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]                          ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]                          ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.780 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]                          ; mclk         ; mclk        ; 1.000        ; -0.093     ; 2.616      ;
; -1.739 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.226      ; 2.973      ;
; -1.654 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.226      ; 2.888      ;
; -1.650 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.233      ; 2.891      ;
; -1.608 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.226      ; 2.842      ;
; -1.589 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.226      ; 2.823      ;
; -1.572 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.227      ; 2.807      ;
; -1.522 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.227      ; 2.757      ;
; -1.509 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.226      ; 2.743      ;
; -1.502 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.226      ; 2.736      ;
; -1.463 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.233      ; 2.704      ;
; -1.456 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.226      ; 2.690      ;
; -1.441 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.231      ; 2.680      ;
; -1.419 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.231      ; 2.658      ;
; -1.371 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.226      ; 2.605      ;
; -1.350 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.233      ; 2.591      ;
; -1.349 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.228      ; 2.585      ;
; -1.345 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.226      ; 2.579      ;
; -1.326 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.226      ; 2.560      ;
; -1.323 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.227      ; 2.558      ;
; -1.313 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.227      ; 2.548      ;
; -1.308 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.226      ; 2.542      ;
; -1.268 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.227      ; 2.503      ;
; -1.257 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.227      ; 2.492      ;
; -1.231 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.233      ; 2.472      ;
; -1.220 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.233      ; 2.461      ;
; -1.217 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.226      ; 2.451      ;
; -1.159 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.232      ; 2.399      ;
; -1.157 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.233      ; 2.398      ;
; -1.135 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; -0.105     ; 2.038      ;
; -1.132 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 1.000        ; 0.227      ; 2.367      ;
; -1.095 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.233      ; 2.336      ;
; -1.067 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.227      ; 2.302      ;
; -1.055 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.226      ; 2.289      ;
; -1.016 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; -0.105     ; 1.919      ;
; -1.011 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.226      ; 2.245      ;
; -0.998 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.227      ; 2.233      ;
; -0.932 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.227      ; 2.167      ;
; -0.900 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.227      ; 2.135      ;
; -0.897 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 1.000        ; 0.227      ; 2.132      ;
; -0.837 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.231      ; 2.076      ;
; -0.798 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.229      ; 2.035      ;
; -0.789 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.229      ; 2.026      ;
; -0.788 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 1.000        ; 0.227      ; 2.023      ;
; -0.769 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.226      ; 2.003      ;
; -0.740 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.233      ; 1.981      ;
; -0.733 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.231      ; 1.972      ;
; -0.722 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.227      ; 1.957      ;
; -0.700 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.227      ; 1.935      ;
; -0.573 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.227      ; 1.808      ;
; -0.495 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.227      ; 1.730      ;
; -0.397 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 1.000        ; 0.224      ; 1.629      ;
; -0.341 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 1.000        ; -0.116     ; 1.233      ;
; -0.292 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 1.000        ; -0.116     ; 1.184      ;
; -0.253 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.231      ; 1.492      ;
; -0.136 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 1.000        ; -0.111     ; 1.033      ;
; -0.133 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 1.000        ; -0.108     ; 1.033      ;
; -0.126 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 1.000        ; -0.116     ; 1.018      ;
; -0.123 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 1.000        ; -0.111     ; 1.020      ;
; -0.118 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 1.000        ; -0.111     ; 1.015      ;
; -0.091 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 1.000        ; -0.111     ; 0.988      ;
; -0.077 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 1.000        ; -0.116     ; 0.969      ;
; -0.073 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 1.000        ; -0.108     ; 0.973      ;
; -0.059 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 1.000        ; -0.108     ; 0.959      ;
; -0.056 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 1.000        ; -0.108     ; 0.956      ;
; -0.056 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 1.000        ; 0.227      ; 1.291      ;
; -0.016 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 1.000        ; 0.227      ; 1.251      ;
; 0.214  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 1.000        ; 0.229      ; 1.023      ;
; 0.250  ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 1.000        ; 0.227      ; 0.985      ;
; 0.256  ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 1.000        ; 0.227      ; 0.979      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mclk'                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.273 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 0.000        ; 0.393      ; 0.893      ;
; 0.289 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 0.000        ; 0.393      ; 0.909      ;
; 0.313 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 0.000        ; 0.395      ; 0.935      ;
; 0.528 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 0.000        ; 0.393      ; 1.148      ;
; 0.564 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 0.000        ; 0.393      ; 1.184      ;
; 0.575 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 0.000        ; 0.072      ; 0.874      ;
; 0.578 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 0.000        ; 0.072      ; 0.877      ;
; 0.579 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 0.000        ; 0.064      ; 0.870      ;
; 0.586 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 0.000        ; 0.072      ; 0.885      ;
; 0.608 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 0.000        ; 0.068      ; 0.903      ;
; 0.622 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 0.000        ; 0.068      ; 0.917      ;
; 0.625 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 0.000        ; 0.068      ; 0.920      ;
; 0.638 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 0.000        ; 0.072      ; 0.937      ;
; 0.645 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 0.000        ; 0.064      ; 0.936      ;
; 0.647 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 0.000        ; 0.068      ; 0.942      ;
; 0.707 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.397      ; 1.331      ;
; 0.794 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 0.000        ; 0.064      ; 1.085      ;
; 0.842 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 0.000        ; 0.064      ; 1.133      ;
; 0.881 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 0.000        ; 0.391      ; 1.499      ;
; 0.900 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.393      ; 1.520      ;
; 1.046 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.393      ; 1.666      ;
; 1.144 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.396      ; 1.767      ;
; 1.148 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.397      ; 1.772      ;
; 1.164 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.394      ; 1.785      ;
; 1.169 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.394      ; 1.790      ;
; 1.172 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.393      ; 1.792      ;
; 1.174 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.393      ; 1.794      ;
; 1.189 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 0.000        ; 0.394      ; 1.810      ;
; 1.251 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.398      ; 1.876      ;
; 1.264 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.393      ; 1.884      ;
; 1.278 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.392      ; 1.897      ;
; 1.302 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 0.000        ; 0.394      ; 1.923      ;
; 1.305 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.397      ; 1.929      ;
; 1.374 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.397      ; 1.998      ;
; 1.400 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.392      ; 2.019      ;
; 1.404 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.393      ; 2.024      ;
; 1.425 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.074      ; 1.726      ;
; 1.466 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.393      ; 2.086      ;
; 1.516 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 0.000        ; 0.394      ; 2.137      ;
; 1.530 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.074      ; 1.831      ;
; 1.532 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.392      ; 2.151      ;
; 1.554 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.399      ; 2.180      ;
; 1.574 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.397      ; 2.198      ;
; 1.576 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.394      ; 2.197      ;
; 1.593 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.398      ; 2.218      ;
; 1.613 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.392      ; 2.232      ;
; 1.667 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.398      ; 2.292      ;
; 1.676 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.399      ; 2.302      ;
; 1.682 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.393      ; 2.302      ;
; 1.682 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.394      ; 2.303      ;
; 1.702 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.392      ; 2.321      ;
; 1.707 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.392      ; 2.326      ;
; 1.709 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.392      ; 2.328      ;
; 1.765 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.399      ; 2.391      ;
; 1.767 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.393      ; 2.387      ;
; 1.773 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.394      ; 2.394      ;
; 1.777 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.394      ; 2.398      ;
; 1.796 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.394      ; 2.417      ;
; 1.830 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.393      ; 2.450      ;
; 1.866 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.392      ; 2.485      ;
; 1.911 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.394      ; 2.532      ;
; 1.916 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.398      ; 2.541      ;
; 1.971 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.393      ; 2.591      ;
; 1.979 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.392      ; 2.598      ;
; 1.993 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.394      ; 2.614      ;
; 2.028 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.393      ; 2.648      ;
; 2.028 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.393      ; 2.648      ;
; 2.078 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.398      ; 2.703      ;
; 2.091 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.393      ; 2.711      ;
; 2.327 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[3]                                ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]                                ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[1]                                ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]                                ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10]                         ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]                          ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]                          ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]                          ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]                          ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]                          ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]                          ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]                          ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]                          ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]                          ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
; 2.327 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]                          ; mclk         ; mclk        ; 0.000        ; 0.028      ; 2.514      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rclk'                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.061      ; 0.609      ;
; 0.505 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 0.000        ; 0.075      ; 0.737      ;
; 0.524 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.402      ; 1.083      ;
; 0.569 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.396      ; 1.122      ;
; 0.574 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.061      ; 0.792      ;
; 0.576 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.075      ; 0.808      ;
; 0.579 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 0.000        ; 0.075      ; 0.811      ;
; 0.590 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.062      ; 0.809      ;
; 0.595 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 0.000        ; 0.061      ; 0.813      ;
; 0.607 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]           ; rclk         ; rclk        ; 0.000        ; 0.062      ; 0.826      ;
; 0.622 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]           ; rclk         ; rclk        ; 0.000        ; 0.062      ; 0.841      ;
; 0.634 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.402      ; 1.193      ;
; 0.636 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 0.000        ; 0.402      ; 1.195      ;
; 0.638 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; rclk         ; rclk        ; 0.000        ; 0.061      ; 0.856      ;
; 0.674 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; rclk         ; rclk        ; 0.000        ; 0.061      ; 0.892      ;
; 0.675 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; rclk         ; rclk        ; 0.000        ; 0.061      ; 0.893      ;
; 0.691 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; rclk         ; rclk        ; 0.000        ; 0.061      ; 0.909      ;
; 0.695 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.075      ; 0.927      ;
; 0.739 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; rclk         ; rclk        ; 0.000        ; 0.061      ; 0.957      ;
; 0.741 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; rclk         ; rclk        ; 0.000        ; 0.061      ; 0.959      ;
; 0.753 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.397      ; 1.307      ;
; 0.795 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]           ; rclk         ; rclk        ; 0.000        ; 0.062      ; 1.014      ;
; 0.834 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ; mclk         ; rclk        ; 0.000        ; -0.195     ; 0.836      ;
; 0.847 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.061      ; 1.065      ;
; 0.848 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.061      ; 1.066      ;
; 0.848 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.075      ; 1.080      ;
; 0.851 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 0.000        ; 0.075      ; 1.083      ;
; 0.864 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.061      ; 1.082      ;
; 0.865 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.061      ; 1.083      ;
; 0.881 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]           ; rclk         ; rclk        ; 0.000        ; 0.062      ; 1.100      ;
; 0.889 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]           ; rclk         ; rclk        ; 0.000        ; 0.062      ; 1.108      ;
; 0.891 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]           ; rclk         ; rclk        ; 0.000        ; 0.062      ; 1.110      ;
; 0.928 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; rclk         ; rclk        ; 0.000        ; 0.065      ; 1.150      ;
; 0.945 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.396      ; 1.498      ;
; 0.948 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.396      ; 1.501      ;
; 0.956 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.061      ; 1.174      ;
; 0.957 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10] ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]           ; mclk         ; rclk        ; 0.000        ; -0.195     ; 0.959      ;
; 0.958 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.075      ; 1.190      ;
; 0.959 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.061      ; 1.177      ;
; 0.960 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 0.000        ; 0.075      ; 1.192      ;
; 0.975 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.396      ; 1.528      ;
; 0.983 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.075      ; 1.215      ;
; 0.985 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 0.000        ; 0.075      ; 1.217      ;
; 0.996 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.396      ; 1.549      ;
; 1.015 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.397      ; 1.569      ;
; 1.024 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]         ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.395      ; 1.576      ;
; 1.025 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]         ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.395      ; 1.577      ;
; 1.036 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.396      ; 1.589      ;
; 1.050 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; rclk         ; rclk        ; 0.000        ; 0.065      ; 1.272      ;
; 1.086 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; rclk         ; rclk        ; 0.000        ; 0.066      ; 1.309      ;
; 1.089 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.397      ; 1.643      ;
; 1.092 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]            ; mclk         ; rclk        ; 0.000        ; -0.195     ; 1.094      ;
; 1.105 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.396      ; 1.658      ;
; 1.132 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]            ; mclk         ; rclk        ; 0.000        ; -0.195     ; 1.134      ;
; 1.156 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.073      ; 1.386      ;
; 1.178 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.398      ; 1.733      ;
; 1.185 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; rclk         ; rclk        ; 0.000        ; 0.065      ; 1.407      ;
; 1.186 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; -0.265     ; 1.078      ;
; 1.214 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.059      ; 1.430      ;
; 1.224 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ; mclk         ; rclk        ; 0.000        ; 0.148      ; 1.569      ;
; 1.228 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.061      ; 1.446      ;
; 1.235 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; rclk         ; rclk        ; 0.000        ; 0.066      ; 1.458      ;
; 1.237 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]         ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.395      ; 1.789      ;
; 1.244 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]          ; lpm_counter1:inst74|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0] ; rclk         ; rclk        ; 0.000        ; 0.430      ; 1.831      ;
; 1.244 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ; mclk         ; rclk        ; 0.000        ; -0.195     ; 1.246      ;
; 1.254 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.059      ; 1.470      ;
; 1.256 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 0.000        ; 0.059      ; 1.472      ;
; 1.277 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]            ; mclk         ; rclk        ; 0.000        ; -0.193     ; 1.281      ;
; 1.285 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.398      ; 1.840      ;
; 1.288 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ; mclk         ; rclk        ; 0.000        ; 0.148      ; 1.633      ;
; 1.306 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; rclk         ; rclk        ; 0.000        ; 0.064      ; 1.527      ;
; 1.308 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; mclk         ; rclk        ; 0.000        ; 0.148      ; 1.653      ;
; 1.338 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; rclk         ; rclk        ; 0.000        ; 0.066      ; 1.561      ;
; 1.347 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]            ; mclk         ; rclk        ; 0.000        ; 0.148      ; 1.692      ;
; 1.361 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; rclk         ; rclk        ; 0.000        ; 0.065      ; 1.583      ;
; 1.362 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]            ; mclk         ; rclk        ; 0.000        ; -0.195     ; 1.364      ;
; 1.379 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.396      ; 1.932      ;
; 1.380 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]            ; mclk         ; rclk        ; 0.000        ; -0.195     ; 1.382      ;
; 1.385 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]            ; mclk         ; rclk        ; 0.000        ; -0.195     ; 1.387      ;
; 1.444 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; rclk         ; rclk        ; 0.000        ; -0.259     ; 1.342      ;
; 1.459 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]            ; mclk         ; rclk        ; 0.000        ; -0.193     ; 1.463      ;
; 1.460 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ; mclk         ; rclk        ; 0.000        ; -0.195     ; 1.462      ;
; 1.472 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 0.000        ; 0.061      ; 1.690      ;
; 1.485 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.061      ; 1.703      ;
; 1.486 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.061      ; 1.704      ;
; 1.496 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.398      ; 2.051      ;
; 1.528 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.061      ; 1.746      ;
; 1.540 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.396      ; 2.093      ;
; 1.557 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; rclk         ; rclk        ; 0.000        ; 0.062      ; 1.776      ;
; 1.557 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.395      ; 2.109      ;
; 1.558 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.395      ; 2.110      ;
; 1.559 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.395      ; 2.111      ;
; 1.560 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.395      ; 2.112      ;
; 1.580 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.397      ; 2.134      ;
; 1.610 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; rclk         ; rclk        ; 0.000        ; 0.062      ; 1.829      ;
; 1.615 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 0.000        ; 0.062      ; 1.834      ;
; 1.649 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]            ; mclk         ; rclk        ; 0.000        ; -0.192     ; 1.654      ;
; 1.650 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]        ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; mclk         ; rclk        ; 0.000        ; -0.196     ; 1.651      ;
; 1.653 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]          ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.060      ; 1.870      ;
; 1.654 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ; rclk         ; rclk        ; 0.000        ; 0.395      ; 2.206      ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'mclk'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; mclk  ; Rise       ; mclk                                                                                                                   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[1]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[3]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[1]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[3]                                ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10]                         ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]                          ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; mclk~input|o                                                                                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; inst10|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; inst11|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; inst9|altsyncram_component|auto_generated|ram_block1a0|clk0                                                            ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; mclk~inputclkctrl|inclk[0]                                                                                             ;
; 0.356  ; 0.356        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; mclk~inputclkctrl|outclk                                                                                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]                                ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[1]                                ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]                                ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[3]                                ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10]                         ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]                          ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ;
; 0.443  ; 0.673        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ;
; 0.445  ; 0.675        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.445  ; 0.675        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.447  ; 0.677        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mclk  ; Rise       ; mclk~input|i                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; mclk~input|i                                                                                                           ;
; 0.643  ; 0.643        ; 0.000          ; High Pulse Width ; mclk  ; Rise       ; mclk~inputclkctrl|inclk[0]                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'rclk'                                                                                                                                ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; rclk  ; Rise       ; rclk                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; lpm_counter1:inst74|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0] ;
; 0.168  ; 0.352        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; lpm_counter1:inst74|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0] ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]            ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]           ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]            ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]            ;
; 0.185  ; 0.369        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]           ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]           ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]           ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; 0.189  ; 0.373        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; 0.330  ; 0.330        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst74|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; rclk~input|o                                                                                     ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.345  ; 0.345        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.347  ; 0.347        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; clr_reg[*]  ; rclk       ; 4.169 ; 4.596 ; Rise       ; rclk            ;
;  clr_reg[0] ; rclk       ; 4.169 ; 4.583 ; Rise       ; rclk            ;
;  clr_reg[1] ; rclk       ; 4.146 ; 4.596 ; Rise       ; rclk            ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; clr_reg[*]  ; rclk       ; -2.030 ; -2.469 ; Rise       ; rclk            ;
;  clr_reg[0] ; rclk       ; -2.048 ; -2.485 ; Rise       ; rclk            ;
;  clr_reg[1] ; rclk       ; -2.030 ; -2.469 ; Rise       ; rclk            ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; DATA_M_OUT[*]  ; mclk       ; 6.976  ; 6.986  ; Rise       ; mclk            ;
;  DATA_M_OUT[0] ; mclk       ; 6.973  ; 6.986  ; Rise       ; mclk            ;
;  DATA_M_OUT[1] ; mclk       ; 6.976  ; 6.953  ; Rise       ; mclk            ;
;  DATA_M_OUT[2] ; mclk       ; 6.746  ; 6.763  ; Rise       ; mclk            ;
;  DATA_M_OUT[3] ; mclk       ; 6.384  ; 6.336  ; Rise       ; mclk            ;
; INS_M_OUT[*]   ; mclk       ; 7.079  ; 7.092  ; Rise       ; mclk            ;
;  INS_M_OUT[0]  ; mclk       ; 7.047  ; 7.023  ; Rise       ; mclk            ;
;  INS_M_OUT[1]  ; mclk       ; 6.385  ; 6.402  ; Rise       ; mclk            ;
;  INS_M_OUT[2]  ; mclk       ; 6.333  ; 6.289  ; Rise       ; mclk            ;
;  INS_M_OUT[3]  ; mclk       ; 6.947  ; 6.939  ; Rise       ; mclk            ;
;  INS_M_OUT[4]  ; mclk       ; 6.974  ; 6.915  ; Rise       ; mclk            ;
;  INS_M_OUT[5]  ; mclk       ; 7.079  ; 7.092  ; Rise       ; mclk            ;
;  INS_M_OUT[6]  ; mclk       ; 6.733  ; 6.740  ; Rise       ; mclk            ;
;  INS_M_OUT[7]  ; mclk       ; 6.705  ; 6.678  ; Rise       ; mclk            ;
;  INS_M_OUT[8]  ; mclk       ; 6.998  ; 6.968  ; Rise       ; mclk            ;
;  INS_M_OUT[9]  ; mclk       ; 6.479  ; 6.489  ; Rise       ; mclk            ;
;  INS_M_OUT[10] ; mclk       ; 6.480  ; 6.498  ; Rise       ; mclk            ;
; stackm_out[*]  ; mclk       ; 6.784  ; 6.809  ; Rise       ; mclk            ;
;  stackm_out[0] ; mclk       ; 6.778  ; 6.788  ; Rise       ; mclk            ;
;  stackm_out[1] ; mclk       ; 6.536  ; 6.577  ; Rise       ; mclk            ;
;  stackm_out[2] ; mclk       ; 6.784  ; 6.809  ; Rise       ; mclk            ;
;  stackm_out[3] ; mclk       ; 5.971  ; 5.956  ; Rise       ; mclk            ;
;  stackm_out[4] ; mclk       ; 6.597  ; 6.584  ; Rise       ; mclk            ;
; AR_OUT[*]      ; rclk       ; 7.203  ; 7.252  ; Rise       ; rclk            ;
;  AR_OUT[0]     ; rclk       ; 6.631  ; 6.684  ; Rise       ; rclk            ;
;  AR_OUT[1]     ; rclk       ; 6.349  ; 6.386  ; Rise       ; rclk            ;
;  AR_OUT[2]     ; rclk       ; 7.203  ; 7.252  ; Rise       ; rclk            ;
;  AR_OUT[3]     ; rclk       ; 6.469  ; 6.480  ; Rise       ; rclk            ;
; Cout           ; rclk       ; 10.372 ; 10.480 ; Rise       ; rclk            ;
; IR_OUT[*]      ; rclk       ; 7.504  ; 7.644  ; Rise       ; rclk            ;
;  IR_OUT[0]     ; rclk       ; 6.334  ; 6.354  ; Rise       ; rclk            ;
;  IR_OUT[1]     ; rclk       ; 6.284  ; 6.275  ; Rise       ; rclk            ;
;  IR_OUT[2]     ; rclk       ; 7.036  ; 7.081  ; Rise       ; rclk            ;
;  IR_OUT[3]     ; rclk       ; 6.622  ; 6.699  ; Rise       ; rclk            ;
;  IR_OUT[4]     ; rclk       ; 6.234  ; 6.299  ; Rise       ; rclk            ;
;  IR_OUT[5]     ; rclk       ; 5.948  ; 5.957  ; Rise       ; rclk            ;
;  IR_OUT[6]     ; rclk       ; 7.504  ; 7.644  ; Rise       ; rclk            ;
;  IR_OUT[7]     ; rclk       ; 6.395  ; 6.439  ; Rise       ; rclk            ;
;  IR_OUT[8]     ; rclk       ; 6.364  ; 6.390  ; Rise       ; rclk            ;
;  IR_OUT[9]     ; rclk       ; 6.678  ; 6.679  ; Rise       ; rclk            ;
;  IR_OUT[10]    ; rclk       ; 6.188  ; 6.248  ; Rise       ; rclk            ;
; OUTR_OUT[*]    ; rclk       ; 6.601  ; 6.701  ; Rise       ; rclk            ;
;  OUTR_OUT[0]   ; rclk       ; 6.601  ; 6.701  ; Rise       ; rclk            ;
;  OUTR_OUT[1]   ; rclk       ; 6.053  ; 6.085  ; Rise       ; rclk            ;
;  OUTR_OUT[2]   ; rclk       ; 6.453  ; 6.514  ; Rise       ; rclk            ;
;  OUTR_OUT[3]   ; rclk       ; 5.845  ; 5.895  ; Rise       ; rclk            ;
; PC_OUT[*]      ; rclk       ; 6.623  ; 6.657  ; Rise       ; rclk            ;
;  PC_OUT[0]     ; rclk       ; 6.409  ; 6.454  ; Rise       ; rclk            ;
;  PC_OUT[1]     ; rclk       ; 6.067  ; 6.100  ; Rise       ; rclk            ;
;  PC_OUT[2]     ; rclk       ; 6.552  ; 6.591  ; Rise       ; rclk            ;
;  PC_OUT[3]     ; rclk       ; 6.623  ; 6.657  ; Rise       ; rclk            ;
;  PC_OUT[4]     ; rclk       ; 6.431  ; 6.481  ; Rise       ; rclk            ;
; R0_OUT[*]      ; rclk       ; 6.442  ; 6.483  ; Rise       ; rclk            ;
;  R0_OUT[0]     ; rclk       ; 5.861  ; 5.861  ; Rise       ; rclk            ;
;  R0_OUT[1]     ; rclk       ; 6.059  ; 6.058  ; Rise       ; rclk            ;
;  R0_OUT[2]     ; rclk       ; 5.848  ; 5.897  ; Rise       ; rclk            ;
;  R0_OUT[3]     ; rclk       ; 6.442  ; 6.483  ; Rise       ; rclk            ;
; R1_OUT[*]      ; rclk       ; 6.163  ; 6.176  ; Rise       ; rclk            ;
;  R1_OUT[0]     ; rclk       ; 6.087  ; 6.142  ; Rise       ; rclk            ;
;  R1_OUT[1]     ; rclk       ; 5.916  ; 5.951  ; Rise       ; rclk            ;
;  R1_OUT[2]     ; rclk       ; 6.100  ; 6.148  ; Rise       ; rclk            ;
;  R1_OUT[3]     ; rclk       ; 6.163  ; 6.176  ; Rise       ; rclk            ;
; R2_OUT[*]      ; rclk       ; 7.320  ; 7.474  ; Rise       ; rclk            ;
;  R2_OUT[0]     ; rclk       ; 6.606  ; 6.640  ; Rise       ; rclk            ;
;  R2_OUT[1]     ; rclk       ; 5.822  ; 5.830  ; Rise       ; rclk            ;
;  R2_OUT[2]     ; rclk       ; 7.320  ; 7.474  ; Rise       ; rclk            ;
;  R2_OUT[3]     ; rclk       ; 6.509  ; 6.527  ; Rise       ; rclk            ;
; T0             ; rclk       ; 7.872  ; 7.883  ; Rise       ; rclk            ;
; T2             ; rclk       ; 6.988  ; 6.922  ; Rise       ; rclk            ;
; T3             ; rclk       ; 6.554  ; 6.670  ; Rise       ; rclk            ;
; T4             ; rclk       ; 7.045  ; 6.984  ; Rise       ; rclk            ;
; V_Cout         ; rclk       ; 6.705  ; 6.698  ; Rise       ; rclk            ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DATA_M_OUT[*]  ; mclk       ; 6.248 ; 6.200 ; Rise       ; mclk            ;
;  DATA_M_OUT[0] ; mclk       ; 6.819 ; 6.830 ; Rise       ; mclk            ;
;  DATA_M_OUT[1] ; mclk       ; 6.822 ; 6.799 ; Rise       ; mclk            ;
;  DATA_M_OUT[2] ; mclk       ; 6.601 ; 6.617 ; Rise       ; mclk            ;
;  DATA_M_OUT[3] ; mclk       ; 6.248 ; 6.200 ; Rise       ; mclk            ;
; INS_M_OUT[*]   ; mclk       ; 6.199 ; 6.153 ; Rise       ; mclk            ;
;  INS_M_OUT[0]  ; mclk       ; 6.891 ; 6.867 ; Rise       ; mclk            ;
;  INS_M_OUT[1]  ; mclk       ; 6.256 ; 6.270 ; Rise       ; mclk            ;
;  INS_M_OUT[2]  ; mclk       ; 6.199 ; 6.153 ; Rise       ; mclk            ;
;  INS_M_OUT[3]  ; mclk       ; 6.788 ; 6.778 ; Rise       ; mclk            ;
;  INS_M_OUT[4]  ; mclk       ; 6.817 ; 6.758 ; Rise       ; mclk            ;
;  INS_M_OUT[5]  ; mclk       ; 6.922 ; 6.934 ; Rise       ; mclk            ;
;  INS_M_OUT[6]  ; mclk       ; 6.583 ; 6.587 ; Rise       ; mclk            ;
;  INS_M_OUT[7]  ; mclk       ; 6.556 ; 6.528 ; Rise       ; mclk            ;
;  INS_M_OUT[8]  ; mclk       ; 6.844 ; 6.813 ; Rise       ; mclk            ;
;  INS_M_OUT[9]  ; mclk       ; 6.339 ; 6.346 ; Rise       ; mclk            ;
;  INS_M_OUT[10] ; mclk       ; 6.340 ; 6.355 ; Rise       ; mclk            ;
; stackm_out[*]  ; mclk       ; 5.852 ; 5.835 ; Rise       ; mclk            ;
;  stackm_out[0] ; mclk       ; 6.632 ; 6.640 ; Rise       ; mclk            ;
;  stackm_out[1] ; mclk       ; 6.394 ; 6.431 ; Rise       ; mclk            ;
;  stackm_out[2] ; mclk       ; 6.638 ; 6.661 ; Rise       ; mclk            ;
;  stackm_out[3] ; mclk       ; 5.852 ; 5.835 ; Rise       ; mclk            ;
;  stackm_out[4] ; mclk       ; 6.452 ; 6.437 ; Rise       ; mclk            ;
; AR_OUT[*]      ; rclk       ; 6.205 ; 6.240 ; Rise       ; rclk            ;
;  AR_OUT[0]     ; rclk       ; 6.469 ; 6.519 ; Rise       ; rclk            ;
;  AR_OUT[1]     ; rclk       ; 6.205 ; 6.240 ; Rise       ; rclk            ;
;  AR_OUT[2]     ; rclk       ; 7.025 ; 7.071 ; Rise       ; rclk            ;
;  AR_OUT[3]     ; rclk       ; 6.321 ; 6.330 ; Rise       ; rclk            ;
; Cout           ; rclk       ; 7.643 ; 7.586 ; Rise       ; rclk            ;
; IR_OUT[*]      ; rclk       ; 5.814 ; 5.821 ; Rise       ; rclk            ;
;  IR_OUT[0]     ; rclk       ; 6.184 ; 6.202 ; Rise       ; rclk            ;
;  IR_OUT[1]     ; rclk       ; 6.139 ; 6.128 ; Rise       ; rclk            ;
;  IR_OUT[2]     ; rclk       ; 6.860 ; 6.901 ; Rise       ; rclk            ;
;  IR_OUT[3]     ; rclk       ; 6.461 ; 6.533 ; Rise       ; rclk            ;
;  IR_OUT[4]     ; rclk       ; 6.094 ; 6.156 ; Rise       ; rclk            ;
;  IR_OUT[5]     ; rclk       ; 5.814 ; 5.821 ; Rise       ; rclk            ;
;  IR_OUT[6]     ; rclk       ; 7.363 ; 7.501 ; Rise       ; rclk            ;
;  IR_OUT[7]     ; rclk       ; 6.244 ; 6.284 ; Rise       ; rclk            ;
;  IR_OUT[8]     ; rclk       ; 6.220 ; 6.245 ; Rise       ; rclk            ;
;  IR_OUT[9]     ; rclk       ; 6.521 ; 6.522 ; Rise       ; rclk            ;
;  IR_OUT[10]    ; rclk       ; 6.051 ; 6.108 ; Rise       ; rclk            ;
; OUTR_OUT[*]    ; rclk       ; 5.714 ; 5.760 ; Rise       ; rclk            ;
;  OUTR_OUT[0]   ; rclk       ; 6.448 ; 6.544 ; Rise       ; rclk            ;
;  OUTR_OUT[1]   ; rclk       ; 5.915 ; 5.944 ; Rise       ; rclk            ;
;  OUTR_OUT[2]   ; rclk       ; 6.300 ; 6.356 ; Rise       ; rclk            ;
;  OUTR_OUT[3]   ; rclk       ; 5.714 ; 5.760 ; Rise       ; rclk            ;
; PC_OUT[*]      ; rclk       ; 5.928 ; 5.958 ; Rise       ; rclk            ;
;  PC_OUT[0]     ; rclk       ; 6.257 ; 6.297 ; Rise       ; rclk            ;
;  PC_OUT[1]     ; rclk       ; 5.928 ; 5.958 ; Rise       ; rclk            ;
;  PC_OUT[2]     ; rclk       ; 6.401 ; 6.437 ; Rise       ; rclk            ;
;  PC_OUT[3]     ; rclk       ; 6.463 ; 6.494 ; Rise       ; rclk            ;
;  PC_OUT[4]     ; rclk       ; 6.278 ; 6.324 ; Rise       ; rclk            ;
; R0_OUT[*]      ; rclk       ; 5.718 ; 5.736 ; Rise       ; rclk            ;
;  R0_OUT[0]     ; rclk       ; 5.736 ; 5.736 ; Rise       ; rclk            ;
;  R0_OUT[1]     ; rclk       ; 5.920 ; 5.917 ; Rise       ; rclk            ;
;  R0_OUT[2]     ; rclk       ; 5.718 ; 5.764 ; Rise       ; rclk            ;
;  R0_OUT[3]     ; rclk       ; 6.291 ; 6.328 ; Rise       ; rclk            ;
; R1_OUT[*]      ; rclk       ; 5.790 ; 5.823 ; Rise       ; rclk            ;
;  R1_OUT[0]     ; rclk       ; 5.947 ; 5.998 ; Rise       ; rclk            ;
;  R1_OUT[1]     ; rclk       ; 5.790 ; 5.823 ; Rise       ; rclk            ;
;  R1_OUT[2]     ; rclk       ; 5.961 ; 6.005 ; Rise       ; rclk            ;
;  R1_OUT[3]     ; rclk       ; 6.027 ; 6.040 ; Rise       ; rclk            ;
; R2_OUT[*]      ; rclk       ; 5.700 ; 5.707 ; Rise       ; rclk            ;
;  R2_OUT[0]     ; rclk       ; 6.446 ; 6.476 ; Rise       ; rclk            ;
;  R2_OUT[1]     ; rclk       ; 5.700 ; 5.707 ; Rise       ; rclk            ;
;  R2_OUT[2]     ; rclk       ; 7.184 ; 7.334 ; Rise       ; rclk            ;
;  R2_OUT[3]     ; rclk       ; 6.353 ; 6.368 ; Rise       ; rclk            ;
; T0             ; rclk       ; 7.338 ; 7.342 ; Rise       ; rclk            ;
; T2             ; rclk       ; 6.169 ; 6.222 ; Rise       ; rclk            ;
; T3             ; rclk       ; 6.216 ; 6.292 ; Rise       ; rclk            ;
; T4             ; rclk       ; 6.595 ; 6.522 ; Rise       ; rclk            ;
; V_Cout         ; rclk       ; 6.543 ; 6.535 ; Rise       ; rclk            ;
+----------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 216.73 MHz ; 216.73 MHz      ; rclk       ;                                                               ;
; 399.2 MHz  ; 250.0 MHz       ; mclk       ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; rclk  ; -3.614 ; -111.171          ;
; mclk  ; -1.505 ; -38.166           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; mclk  ; 0.273 ; 0.000             ;
; rclk  ; 0.347 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; mclk  ; -3.000 ; -68.220                         ;
; rclk  ; -3.000 ; -47.000                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rclk'                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.614 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.059     ; 4.550      ;
; -3.591 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.054     ; 4.532      ;
; -3.570 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.056     ; 4.509      ;
; -3.547 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.354     ; 4.188      ;
; -3.525 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.354     ; 4.166      ;
; -3.423 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.059     ; 4.359      ;
; -3.392 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.059     ; 4.328      ;
; -3.342 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.054     ; 4.283      ;
; -3.319 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.228      ; 4.542      ;
; -3.308 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.054     ; 4.249      ;
; -3.296 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.233      ; 4.524      ;
; -3.293 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.056     ; 4.232      ;
; -3.275 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.231      ; 4.501      ;
; -3.269 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.054     ; 4.210      ;
; -3.254 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.058     ; 4.191      ;
; -3.252 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.067     ; 4.180      ;
; -3.251 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.054     ; 4.192      ;
; -3.248 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.056     ; 4.187      ;
; -3.243 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.067     ; 4.171      ;
; -3.233 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.057     ; 4.171      ;
; -3.232 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.057     ; 4.170      ;
; -3.208 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.054     ; 4.149      ;
; -3.185 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; 0.233      ; 4.413      ;
; -3.171 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.054     ; 4.112      ;
; -3.170 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.054     ; 4.111      ;
; -3.168 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.055     ; 4.108      ;
; -3.146 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.354     ; 3.787      ;
; -3.145 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.354     ; 3.786      ;
; -3.143 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.056     ; 4.082      ;
; -3.142 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.056     ; 4.081      ;
; -3.140 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.057     ; 4.078      ;
; -3.138 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.053     ; 4.080      ;
; -3.136 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.056     ; 4.075      ;
; -3.131 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.054     ; 4.072      ;
; -3.131 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.056     ; 4.070      ;
; -3.130 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.056     ; 4.069      ;
; -3.128 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.228      ; 4.351      ;
; -3.123 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.055     ; 4.063      ;
; -3.119 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.053     ; 4.061      ;
; -3.107 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.053     ; 4.049      ;
; -3.106 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.353     ; 3.748      ;
; -3.100 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.055     ; 4.040      ;
; -3.100 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.050     ; 4.045      ;
; -3.099 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.055     ; 4.039      ;
; -3.098 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 1.000        ; 0.239      ; 4.332      ;
; -3.097 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.228      ; 4.320      ;
; -3.086 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.054     ; 4.027      ;
; -3.085 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.059     ; 4.021      ;
; -3.085 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.054     ; 4.026      ;
; -3.083 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.058     ; 4.020      ;
; -3.083 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.058     ; 4.020      ;
; -3.082 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.057     ; 4.020      ;
; -3.079 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.052     ; 4.022      ;
; -3.078 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.353     ; 3.720      ;
; -3.076 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.056     ; 4.015      ;
; -3.073 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.056     ; 4.012      ;
; -3.070 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; 0.230      ; 4.295      ;
; -3.063 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.058     ; 4.000      ;
; -3.060 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.233      ; 4.288      ;
; -3.058 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.057     ; 3.996      ;
; -3.058 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.055     ; 3.998      ;
; -3.057 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.057     ; 3.995      ;
; -3.056 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; 0.233      ; 4.284      ;
; -3.056 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.350     ; 3.701      ;
; -3.054 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst74|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0] ; rclk         ; rclk        ; 1.000        ; -0.036     ; 4.013      ;
; -3.052 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.058     ; 3.989      ;
; -3.045 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.067     ; 3.973      ;
; -3.043 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.056     ; 3.982      ;
; -3.042 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.056     ; 3.981      ;
; -3.032 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.058     ; 3.969      ;
; -3.026 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.233      ; 4.254      ;
; -3.024 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.053     ; 3.966      ;
; -3.023 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.231      ; 4.249      ;
; -3.023 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; 0.231      ; 4.249      ;
; -3.023 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.350     ; 3.668      ;
; -3.016 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.055     ; 3.956      ;
; -3.011 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.231      ; 4.237      ;
; -3.010 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.056     ; 3.949      ;
; -3.005 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.052     ; 3.948      ;
; -3.001 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.054     ; 3.942      ;
; -2.993 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 1.000        ; 0.236      ; 4.224      ;
; -2.987 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.233      ; 4.215      ;
; -2.982 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.054     ; 3.923      ;
; -2.979 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.057     ; 3.917      ;
; -2.979 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.057     ; 3.917      ;
; -2.978 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.052     ; 3.921      ;
; -2.975 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.056     ; 3.914      ;
; -2.973 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.059     ; 3.909      ;
; -2.972 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.059     ; 3.908      ;
; -2.969 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.354     ; 3.610      ;
; -2.967 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.055     ; 3.907      ;
; -2.966 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.054     ; 3.907      ;
; -2.966 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.053     ; 3.908      ;
; -2.965 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.059     ; 3.901      ;
; -2.965 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.054     ; 3.906      ;
; -2.965 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.057     ; 3.903      ;
; -2.964 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.059     ; 3.900      ;
; -2.963 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.055     ; 3.903      ;
; -2.962 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.056     ; 3.901      ;
; -2.960 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.355     ; 3.600      ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mclk'                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.505 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[3]                                ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]                                ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[1]                                ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]                                ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10]                         ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]                          ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]                          ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]                          ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]                          ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]                          ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]                          ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]                          ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]                          ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]                          ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.505 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]                          ; mclk         ; mclk        ; 1.000        ; -0.090     ; 2.353      ;
; -1.493 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.195      ; 2.688      ;
; -1.419 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.195      ; 2.614      ;
; -1.410 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.201      ; 2.611      ;
; -1.359 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.195      ; 2.554      ;
; -1.359 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.194      ; 2.553      ;
; -1.335 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.196      ; 2.531      ;
; -1.310 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.196      ; 2.506      ;
; -1.285 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.195      ; 2.480      ;
; -1.273 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.194      ; 2.467      ;
; -1.251 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.199      ; 2.450      ;
; -1.245 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.195      ; 2.440      ;
; -1.233 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.201      ; 2.434      ;
; -1.215 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.199      ; 2.414      ;
; -1.171 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.195      ; 2.366      ;
; -1.156 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.196      ; 2.352      ;
; -1.152 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.194      ; 2.346      ;
; -1.133 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.194      ; 2.327      ;
; -1.131 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.194      ; 2.325      ;
; -1.121 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.201      ; 2.322      ;
; -1.116 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.196      ; 2.312      ;
; -1.103 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.196      ; 2.299      ;
; -1.078 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.196      ; 2.274      ;
; -1.049 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.194      ; 2.243      ;
; -1.043 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.195      ; 2.238      ;
; -1.017 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.201      ; 2.218      ;
; -1.014 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.201      ; 2.215      ;
; -0.950 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.199      ; 2.149      ;
; -0.947 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.201      ; 2.148      ;
; -0.940 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 1.000        ; 0.196      ; 2.136      ;
; -0.927 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; -0.099     ; 1.828      ;
; -0.924 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.196      ; 2.120      ;
; -0.898 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.201      ; 2.099      ;
; -0.897 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.194      ; 2.091      ;
; -0.844 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.194      ; 2.038      ;
; -0.824 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; -0.099     ; 1.725      ;
; -0.811 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.195      ; 2.006      ;
; -0.770 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.195      ; 1.965      ;
; -0.747 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.195      ; 1.942      ;
; -0.732 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 1.000        ; 0.196      ; 1.928      ;
; -0.674 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.198      ; 1.872      ;
; -0.635 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 1.000        ; 0.196      ; 1.831      ;
; -0.623 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.194      ; 1.817      ;
; -0.615 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.196      ; 1.811      ;
; -0.614 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.196      ; 1.810      ;
; -0.609 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.201      ; 1.810      ;
; -0.571 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.195      ; 1.766      ;
; -0.564 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.199      ; 1.763      ;
; -0.542 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.195      ; 1.737      ;
; -0.430 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.195      ; 1.625      ;
; -0.385 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.195      ; 1.580      ;
; -0.294 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 1.000        ; 0.193      ; 1.487      ;
; -0.212 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 1.000        ; -0.110     ; 1.102      ;
; -0.161 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 1.000        ; -0.110     ; 1.051      ;
; -0.154 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.199      ; 1.353      ;
; -0.037 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 1.000        ; -0.106     ; 0.931      ;
; -0.035 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 1.000        ; -0.101     ; 0.934      ;
; -0.026 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 1.000        ; -0.110     ; 0.916      ;
; -0.025 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 1.000        ; -0.106     ; 0.919      ;
; -0.023 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 1.000        ; -0.106     ; 0.917      ;
; 0.004  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 1.000        ; -0.106     ; 0.890      ;
; 0.015  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 1.000        ; -0.110     ; 0.875      ;
; 0.018  ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 1.000        ; -0.101     ; 0.881      ;
; 0.032  ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 1.000        ; -0.101     ; 0.867      ;
; 0.036  ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 1.000        ; -0.101     ; 0.863      ;
; 0.048  ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 1.000        ; 0.195      ; 1.147      ;
; 0.084  ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 1.000        ; 0.195      ; 1.111      ;
; 0.274  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 1.000        ; 0.197      ; 0.923      ;
; 0.302  ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 1.000        ; 0.195      ; 0.893      ;
; 0.306  ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 1.000        ; 0.195      ; 0.889      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mclk'                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.273 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 0.000        ; 0.349      ; 0.831      ;
; 0.289 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 0.000        ; 0.349      ; 0.847      ;
; 0.305 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 0.000        ; 0.350      ; 0.864      ;
; 0.504 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 0.000        ; 0.349      ; 1.062      ;
; 0.539 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 0.000        ; 0.064      ; 0.812      ;
; 0.539 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 0.000        ; 0.064      ; 0.812      ;
; 0.540 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 0.000        ; 0.349      ; 1.098      ;
; 0.545 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 0.000        ; 0.056      ; 0.810      ;
; 0.552 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 0.000        ; 0.064      ; 0.825      ;
; 0.564 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 0.000        ; 0.060      ; 0.833      ;
; 0.578 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 0.000        ; 0.060      ; 0.847      ;
; 0.580 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 0.000        ; 0.060      ; 0.849      ;
; 0.598 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 0.000        ; 0.056      ; 0.863      ;
; 0.599 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 0.000        ; 0.064      ; 0.872      ;
; 0.601 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 0.000        ; 0.060      ; 0.870      ;
; 0.669 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.353      ; 1.231      ;
; 0.742 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 0.000        ; 0.056      ; 1.007      ;
; 0.783 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 0.000        ; 0.056      ; 1.048      ;
; 0.812 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.349      ; 1.370      ;
; 0.827 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 0.000        ; 0.346      ; 1.382      ;
; 0.959 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.349      ; 1.517      ;
; 1.049 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.352      ; 1.610      ;
; 1.078 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.353      ; 1.640      ;
; 1.081 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.349      ; 1.639      ;
; 1.082 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.349      ; 1.640      ;
; 1.094 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.350      ; 1.653      ;
; 1.096 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 0.000        ; 0.350      ; 1.655      ;
; 1.101 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.350      ; 1.660      ;
; 1.127 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.354      ; 1.690      ;
; 1.142 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.349      ; 1.700      ;
; 1.172 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.348      ; 1.729      ;
; 1.191 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.353      ; 1.753      ;
; 1.197 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 0.000        ; 0.350      ; 1.756      ;
; 1.276 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.348      ; 1.833      ;
; 1.281 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.353      ; 1.843      ;
; 1.286 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.349      ; 1.844      ;
; 1.309 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.067      ; 1.585      ;
; 1.358 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.349      ; 1.916      ;
; 1.383 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 0.000        ; 0.350      ; 1.942      ;
; 1.403 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.348      ; 1.960      ;
; 1.408 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.067      ; 1.684      ;
; 1.414 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.350      ; 1.973      ;
; 1.456 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.348      ; 2.013      ;
; 1.457 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.355      ; 2.021      ;
; 1.464 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.353      ; 2.026      ;
; 1.492 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.354      ; 2.055      ;
; 1.523 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.350      ; 2.082      ;
; 1.537 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.348      ; 2.094      ;
; 1.545 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.354      ; 2.108      ;
; 1.547 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.348      ; 2.104      ;
; 1.557 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.349      ; 2.115      ;
; 1.561 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.355      ; 2.125      ;
; 1.563 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.348      ; 2.120      ;
; 1.619 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.349      ; 2.177      ;
; 1.620 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.350      ; 2.179      ;
; 1.622 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.350      ; 2.181      ;
; 1.631 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.355      ; 2.195      ;
; 1.656 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.350      ; 2.215      ;
; 1.680 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.349      ; 2.238      ;
; 1.699 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.348      ; 2.256      ;
; 1.731 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.350      ; 2.290      ;
; 1.769 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.354      ; 2.332      ;
; 1.801 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.349      ; 2.359      ;
; 1.811 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.348      ; 2.368      ;
; 1.828 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.350      ; 2.387      ;
; 1.852 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.349      ; 2.410      ;
; 1.860 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.349      ; 2.418      ;
; 1.896 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.354      ; 2.459      ;
; 1.913 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.349      ; 2.471      ;
; 2.087 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[3]                                ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]                                ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[1]                                ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]                                ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10]                         ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]                          ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]                          ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]                          ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]                          ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]                          ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]                          ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]                          ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]                          ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]                          ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
; 2.087 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]                          ; mclk         ; mclk        ; 0.000        ; 0.031      ; 2.260      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rclk'                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.347 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.546      ;
; 0.463 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 0.000        ; 0.067      ; 0.674      ;
; 0.473 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.357      ; 0.974      ;
; 0.515 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.714      ;
; 0.517 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.067      ; 0.728      ;
; 0.518 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 0.000        ; 0.067      ; 0.729      ;
; 0.531 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.054      ; 0.729      ;
; 0.533 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.732      ;
; 0.537 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.351      ; 1.032      ;
; 0.546 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]           ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.745      ;
; 0.556 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]           ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.755      ;
; 0.562 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.357      ; 1.063      ;
; 0.569 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 0.000        ; 0.357      ; 1.070      ;
; 0.575 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.774      ;
; 0.598 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.797      ;
; 0.608 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.807      ;
; 0.609 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.808      ;
; 0.636 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.067      ; 0.847      ;
; 0.643 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.842      ;
; 0.643 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.842      ;
; 0.669 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.352      ; 1.165      ;
; 0.724 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]           ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.923      ;
; 0.730 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ; mclk         ; rclk        ; 0.000        ; -0.166     ; 0.748      ;
; 0.758 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.067      ; 0.969      ;
; 0.760 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.959      ;
; 0.760 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.959      ;
; 0.761 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 0.000        ; 0.067      ; 0.972      ;
; 0.773 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.972      ;
; 0.773 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.972      ;
; 0.789 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]           ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.988      ;
; 0.791 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]           ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.990      ;
; 0.796 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]           ; rclk         ; rclk        ; 0.000        ; 0.055      ; 0.995      ;
; 0.847 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.067      ; 1.058      ;
; 0.849 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; rclk         ; rclk        ; 0.000        ; 0.059      ; 1.052      ;
; 0.851 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10] ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]           ; mclk         ; rclk        ; 0.000        ; -0.166     ; 0.869      ;
; 0.854 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 0.000        ; 0.067      ; 1.065      ;
; 0.856 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.055      ; 1.055      ;
; 0.872 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.351      ; 1.367      ;
; 0.876 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.351      ; 1.371      ;
; 0.877 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.055      ; 1.076      ;
; 0.885 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.067      ; 1.096      ;
; 0.892 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 0.000        ; 0.067      ; 1.103      ;
; 0.909 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.351      ; 1.404      ;
; 0.915 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.351      ; 1.410      ;
; 0.928 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]         ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.350      ; 1.422      ;
; 0.928 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]         ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.350      ; 1.422      ;
; 0.937 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.352      ; 1.433      ;
; 0.943 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.351      ; 1.438      ;
; 0.957 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; rclk         ; rclk        ; 0.000        ; 0.059      ; 1.160      ;
; 0.959 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]            ; mclk         ; rclk        ; 0.000        ; -0.166     ; 0.977      ;
; 1.000 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]            ; mclk         ; rclk        ; 0.000        ; -0.166     ; 1.018      ;
; 1.004 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.352      ; 1.500      ;
; 1.006 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; rclk         ; rclk        ; 0.000        ; 0.060      ; 1.210      ;
; 1.025 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.351      ; 1.520      ;
; 1.053 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.065      ; 1.262      ;
; 1.054 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; -0.236     ; 0.962      ;
; 1.091 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; rclk         ; rclk        ; 0.000        ; 0.059      ; 1.294      ;
; 1.099 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ; mclk         ; rclk        ; 0.000        ; -0.166     ; 1.117      ;
; 1.101 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.353      ; 1.598      ;
; 1.103 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ; mclk         ; rclk        ; 0.000        ; 0.139      ; 1.426      ;
; 1.105 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.055      ; 1.304      ;
; 1.114 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.052      ; 1.310      ;
; 1.119 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]         ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.350      ; 1.613      ;
; 1.135 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; rclk         ; rclk        ; 0.000        ; 0.060      ; 1.339      ;
; 1.140 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]          ; lpm_counter1:inst74|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0] ; rclk         ; rclk        ; 0.000        ; 0.384      ; 1.668      ;
; 1.147 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.052      ; 1.343      ;
; 1.148 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]            ; mclk         ; rclk        ; 0.000        ; -0.164     ; 1.168      ;
; 1.149 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 0.000        ; 0.052      ; 1.345      ;
; 1.166 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ; mclk         ; rclk        ; 0.000        ; 0.139      ; 1.489      ;
; 1.166 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; mclk         ; rclk        ; 0.000        ; 0.139      ; 1.489      ;
; 1.195 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]            ; mclk         ; rclk        ; 0.000        ; -0.167     ; 1.212      ;
; 1.198 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; rclk         ; rclk        ; 0.000        ; 0.058      ; 1.400      ;
; 1.201 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.353      ; 1.698      ;
; 1.211 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]            ; mclk         ; rclk        ; 0.000        ; 0.139      ; 1.534      ;
; 1.212 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]            ; mclk         ; rclk        ; 0.000        ; -0.167     ; 1.229      ;
; 1.222 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; rclk         ; rclk        ; 0.000        ; 0.060      ; 1.426      ;
; 1.225 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]            ; mclk         ; rclk        ; 0.000        ; -0.167     ; 1.242      ;
; 1.243 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.351      ; 1.738      ;
; 1.254 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; rclk         ; rclk        ; 0.000        ; 0.059      ; 1.457      ;
; 1.309 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]            ; mclk         ; rclk        ; 0.000        ; -0.164     ; 1.329      ;
; 1.317 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; rclk         ; rclk        ; 0.000        ; -0.228     ; 1.233      ;
; 1.318 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ; mclk         ; rclk        ; 0.000        ; -0.167     ; 1.335      ;
; 1.331 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 0.000        ; 0.055      ; 1.530      ;
; 1.343 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.055      ; 1.542      ;
; 1.347 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.055      ; 1.546      ;
; 1.381 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.054      ; 1.579      ;
; 1.383 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.350      ; 1.877      ;
; 1.383 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.350      ; 1.877      ;
; 1.383 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.353      ; 1.880      ;
; 1.399 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.350      ; 1.893      ;
; 1.399 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.350      ; 1.893      ;
; 1.429 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; rclk         ; rclk        ; 0.000        ; 0.055      ; 1.628      ;
; 1.429 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.351      ; 1.924      ;
; 1.438 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.352      ; 1.934      ;
; 1.451 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; rclk         ; rclk        ; 0.000        ; 0.055      ; 1.650      ;
; 1.463 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 0.000        ; 0.055      ; 1.662      ;
; 1.473 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]        ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; mclk         ; rclk        ; 0.000        ; -0.168     ; 1.489      ;
; 1.491 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]            ; mclk         ; rclk        ; 0.000        ; -0.164     ; 1.511      ;
; 1.500 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]        ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; mclk         ; rclk        ; 0.000        ; -0.168     ; 1.516      ;
; 1.514 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]          ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.053      ; 1.711      ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'mclk'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; mclk  ; Rise       ; mclk                                                                                                                   ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[1]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[3]                                ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.073  ; 0.303        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.075  ; 0.305        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[1]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[3]                                ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10]                         ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]                          ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; mclk~input|o                                                                                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; inst10|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; inst11|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.340  ; 0.340        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; inst9|altsyncram_component|auto_generated|ram_block1a0|clk0                                                            ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; mclk~inputclkctrl|inclk[0]                                                                                             ;
; 0.348  ; 0.348        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; mclk~inputclkctrl|outclk                                                                                               ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]                                ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[1]                                ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]                                ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[3]                                ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10]                         ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]                          ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ;
; 0.459  ; 0.689        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.461  ; 0.691        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.463  ; 0.693        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mclk  ; Rise       ; mclk~input|i                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; mclk~input|i                                                                                                           ;
; 0.651  ; 0.651        ; 0.000          ; High Pulse Width ; mclk  ; Rise       ; mclk~inputclkctrl|inclk[0]                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'rclk'                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; rclk  ; Rise       ; rclk                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; lpm_counter1:inst74|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0] ;
; 0.172  ; 0.356        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; lpm_counter1:inst74|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0] ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]           ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]           ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]           ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]           ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ;
; 0.181  ; 0.365        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]            ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; 0.182  ; 0.366        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]            ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ;
; 0.183  ; 0.367        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; 0.186  ; 0.370        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ;
; 0.187  ; 0.371        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ;
; 0.332  ; 0.332        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst74|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.339  ; 0.339        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; rclk~input|o                                                                                     ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst19|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[10]|clk                               ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.341  ; 0.341        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst2|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; clr_reg[*]  ; rclk       ; 3.706 ; 4.089 ; Rise       ; rclk            ;
;  clr_reg[0] ; rclk       ; 3.652 ; 4.089 ; Rise       ; rclk            ;
;  clr_reg[1] ; rclk       ; 3.706 ; 4.010 ; Rise       ; rclk            ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; clr_reg[*]  ; rclk       ; -1.743 ; -2.123 ; Rise       ; rclk            ;
;  clr_reg[0] ; rclk       ; -1.770 ; -2.143 ; Rise       ; rclk            ;
;  clr_reg[1] ; rclk       ; -1.743 ; -2.123 ; Rise       ; rclk            ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DATA_M_OUT[*]  ; mclk       ; 6.588 ; 6.536 ; Rise       ; mclk            ;
;  DATA_M_OUT[0] ; mclk       ; 6.588 ; 6.536 ; Rise       ; mclk            ;
;  DATA_M_OUT[1] ; mclk       ; 6.588 ; 6.520 ; Rise       ; mclk            ;
;  DATA_M_OUT[2] ; mclk       ; 6.380 ; 6.328 ; Rise       ; mclk            ;
;  DATA_M_OUT[3] ; mclk       ; 6.037 ; 5.955 ; Rise       ; mclk            ;
; INS_M_OUT[*]   ; mclk       ; 6.686 ; 6.633 ; Rise       ; mclk            ;
;  INS_M_OUT[0]  ; mclk       ; 6.660 ; 6.606 ; Rise       ; mclk            ;
;  INS_M_OUT[1]  ; mclk       ; 6.043 ; 6.022 ; Rise       ; mclk            ;
;  INS_M_OUT[2]  ; mclk       ; 5.985 ; 5.884 ; Rise       ; mclk            ;
;  INS_M_OUT[3]  ; mclk       ; 6.546 ; 6.470 ; Rise       ; mclk            ;
;  INS_M_OUT[4]  ; mclk       ; 6.578 ; 6.472 ; Rise       ; mclk            ;
;  INS_M_OUT[5]  ; mclk       ; 6.686 ; 6.633 ; Rise       ; mclk            ;
;  INS_M_OUT[6]  ; mclk       ; 6.344 ; 6.297 ; Rise       ; mclk            ;
;  INS_M_OUT[7]  ; mclk       ; 6.329 ; 6.248 ; Rise       ; mclk            ;
;  INS_M_OUT[8]  ; mclk       ; 6.617 ; 6.555 ; Rise       ; mclk            ;
;  INS_M_OUT[9]  ; mclk       ; 6.123 ; 6.080 ; Rise       ; mclk            ;
;  INS_M_OUT[10] ; mclk       ; 6.114 ; 6.082 ; Rise       ; mclk            ;
; stackm_out[*]  ; mclk       ; 6.409 ; 6.386 ; Rise       ; mclk            ;
;  stackm_out[0] ; mclk       ; 6.408 ; 6.349 ; Rise       ; mclk            ;
;  stackm_out[1] ; mclk       ; 6.168 ; 6.145 ; Rise       ; mclk            ;
;  stackm_out[2] ; mclk       ; 6.409 ; 6.386 ; Rise       ; mclk            ;
;  stackm_out[3] ; mclk       ; 5.657 ; 5.602 ; Rise       ; mclk            ;
;  stackm_out[4] ; mclk       ; 6.227 ; 6.176 ; Rise       ; mclk            ;
; AR_OUT[*]      ; rclk       ; 6.823 ; 6.770 ; Rise       ; rclk            ;
;  AR_OUT[0]     ; rclk       ; 6.256 ; 6.226 ; Rise       ; rclk            ;
;  AR_OUT[1]     ; rclk       ; 6.013 ; 6.028 ; Rise       ; rclk            ;
;  AR_OUT[2]     ; rclk       ; 6.823 ; 6.770 ; Rise       ; rclk            ;
;  AR_OUT[3]     ; rclk       ; 6.125 ; 6.083 ; Rise       ; rclk            ;
; Cout           ; rclk       ; 9.720 ; 9.629 ; Rise       ; rclk            ;
; IR_OUT[*]      ; rclk       ; 7.187 ; 7.274 ; Rise       ; rclk            ;
;  IR_OUT[0]     ; rclk       ; 6.001 ; 5.959 ; Rise       ; rclk            ;
;  IR_OUT[1]     ; rclk       ; 5.958 ; 5.907 ; Rise       ; rclk            ;
;  IR_OUT[2]     ; rclk       ; 6.655 ; 6.630 ; Rise       ; rclk            ;
;  IR_OUT[3]     ; rclk       ; 6.260 ; 6.299 ; Rise       ; rclk            ;
;  IR_OUT[4]     ; rclk       ; 5.917 ; 5.920 ; Rise       ; rclk            ;
;  IR_OUT[5]     ; rclk       ; 5.635 ; 5.615 ; Rise       ; rclk            ;
;  IR_OUT[6]     ; rclk       ; 7.187 ; 7.274 ; Rise       ; rclk            ;
;  IR_OUT[7]     ; rclk       ; 6.056 ; 6.038 ; Rise       ; rclk            ;
;  IR_OUT[8]     ; rclk       ; 6.041 ; 6.015 ; Rise       ; rclk            ;
;  IR_OUT[9]     ; rclk       ; 6.320 ; 6.262 ; Rise       ; rclk            ;
;  IR_OUT[10]    ; rclk       ; 5.877 ; 5.884 ; Rise       ; rclk            ;
; OUTR_OUT[*]    ; rclk       ; 6.257 ; 6.288 ; Rise       ; rclk            ;
;  OUTR_OUT[0]   ; rclk       ; 6.257 ; 6.288 ; Rise       ; rclk            ;
;  OUTR_OUT[1]   ; rclk       ; 5.738 ; 5.699 ; Rise       ; rclk            ;
;  OUTR_OUT[2]   ; rclk       ; 6.110 ; 6.099 ; Rise       ; rclk            ;
;  OUTR_OUT[3]   ; rclk       ; 5.537 ; 5.526 ; Rise       ; rclk            ;
; PC_OUT[*]      ; rclk       ; 6.258 ; 6.212 ; Rise       ; rclk            ;
;  PC_OUT[0]     ; rclk       ; 6.053 ; 6.024 ; Rise       ; rclk            ;
;  PC_OUT[1]     ; rclk       ; 5.749 ; 5.710 ; Rise       ; rclk            ;
;  PC_OUT[2]     ; rclk       ; 6.201 ; 6.212 ; Rise       ; rclk            ;
;  PC_OUT[3]     ; rclk       ; 6.258 ; 6.203 ; Rise       ; rclk            ;
;  PC_OUT[4]     ; rclk       ; 6.074 ; 6.059 ; Rise       ; rclk            ;
; R0_OUT[*]      ; rclk       ; 6.099 ; 6.078 ; Rise       ; rclk            ;
;  R0_OUT[0]     ; rclk       ; 5.575 ; 5.553 ; Rise       ; rclk            ;
;  R0_OUT[1]     ; rclk       ; 5.745 ; 5.747 ; Rise       ; rclk            ;
;  R0_OUT[2]     ; rclk       ; 5.542 ; 5.527 ; Rise       ; rclk            ;
;  R0_OUT[3]     ; rclk       ; 6.099 ; 6.078 ; Rise       ; rclk            ;
; R1_OUT[*]      ; rclk       ; 5.844 ; 5.810 ; Rise       ; rclk            ;
;  R1_OUT[0]     ; rclk       ; 5.762 ; 5.747 ; Rise       ; rclk            ;
;  R1_OUT[1]     ; rclk       ; 5.626 ; 5.628 ; Rise       ; rclk            ;
;  R1_OUT[2]     ; rclk       ; 5.785 ; 5.757 ; Rise       ; rclk            ;
;  R1_OUT[3]     ; rclk       ; 5.844 ; 5.810 ; Rise       ; rclk            ;
; R2_OUT[*]      ; rclk       ; 7.005 ; 7.088 ; Rise       ; rclk            ;
;  R2_OUT[0]     ; rclk       ; 6.232 ; 6.185 ; Rise       ; rclk            ;
;  R2_OUT[1]     ; rclk       ; 5.540 ; 5.524 ; Rise       ; rclk            ;
;  R2_OUT[2]     ; rclk       ; 7.005 ; 7.088 ; Rise       ; rclk            ;
;  R2_OUT[3]     ; rclk       ; 6.151 ; 6.121 ; Rise       ; rclk            ;
; T0             ; rclk       ; 7.386 ; 7.359 ; Rise       ; rclk            ;
; T2             ; rclk       ; 6.570 ; 6.495 ; Rise       ; rclk            ;
; T3             ; rclk       ; 6.195 ; 6.249 ; Rise       ; rclk            ;
; T4             ; rclk       ; 6.611 ; 6.534 ; Rise       ; rclk            ;
; V_Cout         ; rclk       ; 6.333 ; 6.280 ; Rise       ; rclk            ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DATA_M_OUT[*]  ; mclk       ; 5.909 ; 5.828 ; Rise       ; mclk            ;
;  DATA_M_OUT[0] ; mclk       ; 6.443 ; 6.392 ; Rise       ; mclk            ;
;  DATA_M_OUT[1] ; mclk       ; 6.443 ; 6.377 ; Rise       ; mclk            ;
;  DATA_M_OUT[2] ; mclk       ; 6.243 ; 6.193 ; Rise       ; mclk            ;
;  DATA_M_OUT[3] ; mclk       ; 5.909 ; 5.828 ; Rise       ; mclk            ;
; INS_M_OUT[*]   ; mclk       ; 5.857 ; 5.758 ; Rise       ; mclk            ;
;  INS_M_OUT[0]  ; mclk       ; 6.513 ; 6.460 ; Rise       ; mclk            ;
;  INS_M_OUT[1]  ; mclk       ; 5.920 ; 5.900 ; Rise       ; mclk            ;
;  INS_M_OUT[2]  ; mclk       ; 5.857 ; 5.758 ; Rise       ; mclk            ;
;  INS_M_OUT[3]  ; mclk       ; 6.396 ; 6.322 ; Rise       ; mclk            ;
;  INS_M_OUT[4]  ; mclk       ; 6.430 ; 6.326 ; Rise       ; mclk            ;
;  INS_M_OUT[5]  ; mclk       ; 6.538 ; 6.487 ; Rise       ; mclk            ;
;  INS_M_OUT[6]  ; mclk       ; 6.203 ; 6.155 ; Rise       ; mclk            ;
;  INS_M_OUT[7]  ; mclk       ; 6.189 ; 6.109 ; Rise       ; mclk            ;
;  INS_M_OUT[8]  ; mclk       ; 6.471 ; 6.411 ; Rise       ; mclk            ;
;  INS_M_OUT[9]  ; mclk       ; 5.990 ; 5.947 ; Rise       ; mclk            ;
;  INS_M_OUT[10] ; mclk       ; 5.981 ; 5.948 ; Rise       ; mclk            ;
; stackm_out[*]  ; mclk       ; 5.543 ; 5.489 ; Rise       ; mclk            ;
;  stackm_out[0] ; mclk       ; 6.271 ; 6.213 ; Rise       ; mclk            ;
;  stackm_out[1] ; mclk       ; 6.034 ; 6.010 ; Rise       ; mclk            ;
;  stackm_out[2] ; mclk       ; 6.271 ; 6.249 ; Rise       ; mclk            ;
;  stackm_out[3] ; mclk       ; 5.543 ; 5.489 ; Rise       ; mclk            ;
;  stackm_out[4] ; mclk       ; 6.090 ; 6.039 ; Rise       ; mclk            ;
; AR_OUT[*]      ; rclk       ; 5.885 ; 5.899 ; Rise       ; rclk            ;
;  AR_OUT[0]     ; rclk       ; 6.112 ; 6.081 ; Rise       ; rclk            ;
;  AR_OUT[1]     ; rclk       ; 5.885 ; 5.899 ; Rise       ; rclk            ;
;  AR_OUT[2]     ; rclk       ; 6.662 ; 6.611 ; Rise       ; rclk            ;
;  AR_OUT[3]     ; rclk       ; 5.992 ; 5.952 ; Rise       ; rclk            ;
; Cout           ; rclk       ; 7.185 ; 7.087 ; Rise       ; rclk            ;
; IR_OUT[*]      ; rclk       ; 5.516 ; 5.493 ; Rise       ; rclk            ;
;  IR_OUT[0]     ; rclk       ; 5.866 ; 5.823 ; Rise       ; rclk            ;
;  IR_OUT[1]     ; rclk       ; 5.828 ; 5.776 ; Rise       ; rclk            ;
;  IR_OUT[2]     ; rclk       ; 6.495 ; 6.469 ; Rise       ; rclk            ;
;  IR_OUT[3]     ; rclk       ; 6.114 ; 6.150 ; Rise       ; rclk            ;
;  IR_OUT[4]     ; rclk       ; 5.791 ; 5.793 ; Rise       ; rclk            ;
;  IR_OUT[5]     ; rclk       ; 5.516 ; 5.493 ; Rise       ; rclk            ;
;  IR_OUT[6]     ; rclk       ; 7.058 ; 7.146 ; Rise       ; rclk            ;
;  IR_OUT[7]     ; rclk       ; 5.919 ; 5.899 ; Rise       ; rclk            ;
;  IR_OUT[8]     ; rclk       ; 5.911 ; 5.886 ; Rise       ; rclk            ;
;  IR_OUT[9]     ; rclk       ; 6.178 ; 6.122 ; Rise       ; rclk            ;
;  IR_OUT[10]    ; rclk       ; 5.752 ; 5.759 ; Rise       ; rclk            ;
; OUTR_OUT[*]    ; rclk       ; 5.420 ; 5.407 ; Rise       ; rclk            ;
;  OUTR_OUT[0]   ; rclk       ; 6.119 ; 6.148 ; Rise       ; rclk            ;
;  OUTR_OUT[1]   ; rclk       ; 5.613 ; 5.574 ; Rise       ; rclk            ;
;  OUTR_OUT[2]   ; rclk       ; 5.972 ; 5.958 ; Rise       ; rclk            ;
;  OUTR_OUT[3]   ; rclk       ; 5.420 ; 5.407 ; Rise       ; rclk            ;
; PC_OUT[*]      ; rclk       ; 5.626 ; 5.586 ; Rise       ; rclk            ;
;  PC_OUT[0]     ; rclk       ; 5.915 ; 5.886 ; Rise       ; rclk            ;
;  PC_OUT[1]     ; rclk       ; 5.626 ; 5.586 ; Rise       ; rclk            ;
;  PC_OUT[2]     ; rclk       ; 6.065 ; 6.075 ; Rise       ; rclk            ;
;  PC_OUT[3]     ; rclk       ; 6.114 ; 6.058 ; Rise       ; rclk            ;
;  PC_OUT[4]     ; rclk       ; 5.936 ; 5.920 ; Rise       ; rclk            ;
; R0_OUT[*]      ; rclk       ; 5.425 ; 5.409 ; Rise       ; rclk            ;
;  R0_OUT[0]     ; rclk       ; 5.463 ; 5.442 ; Rise       ; rclk            ;
;  R0_OUT[1]     ; rclk       ; 5.620 ; 5.620 ; Rise       ; rclk            ;
;  R0_OUT[2]     ; rclk       ; 5.425 ; 5.409 ; Rise       ; rclk            ;
;  R0_OUT[3]     ; rclk       ; 5.963 ; 5.941 ; Rise       ; rclk            ;
; R1_OUT[*]      ; rclk       ; 5.513 ; 5.514 ; Rise       ; rclk            ;
;  R1_OUT[0]     ; rclk       ; 5.637 ; 5.620 ; Rise       ; rclk            ;
;  R1_OUT[1]     ; rclk       ; 5.513 ; 5.514 ; Rise       ; rclk            ;
;  R1_OUT[2]     ; rclk       ; 5.659 ; 5.630 ; Rise       ; rclk            ;
;  R1_OUT[3]     ; rclk       ; 5.722 ; 5.690 ; Rise       ; rclk            ;
; R2_OUT[*]      ; rclk       ; 5.431 ; 5.415 ; Rise       ; rclk            ;
;  R2_OUT[0]     ; rclk       ; 6.087 ; 6.040 ; Rise       ; rclk            ;
;  R2_OUT[1]     ; rclk       ; 5.431 ; 5.415 ; Rise       ; rclk            ;
;  R2_OUT[2]     ; rclk       ; 6.882 ; 6.964 ; Rise       ; rclk            ;
;  R2_OUT[3]     ; rclk       ; 6.010 ; 5.979 ; Rise       ; rclk            ;
; T0             ; rclk       ; 6.910 ; 6.884 ; Rise       ; rclk            ;
; T2             ; rclk       ; 5.853 ; 5.854 ; Rise       ; rclk            ;
; T3             ; rclk       ; 5.894 ; 5.917 ; Rise       ; rclk            ;
; T4             ; rclk       ; 6.214 ; 6.122 ; Rise       ; rclk            ;
; V_Cout         ; rclk       ; 6.188 ; 6.135 ; Rise       ; rclk            ;
+----------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; rclk  ; -1.905 ; -54.744           ;
; mclk  ; -0.582 ; -9.611            ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; mclk  ; 0.117 ; 0.000             ;
; rclk  ; 0.205 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; rclk  ; -3.000 ; -49.626                         ;
; mclk  ; -3.000 ; -36.615                         ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rclk'                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                              ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.905 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.217     ; 2.675      ;
; -1.894 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.035     ; 2.846      ;
; -1.891 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.217     ; 2.661      ;
; -1.863 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.814      ;
; -1.854 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.039     ; 2.802      ;
; -1.786 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.034     ; 2.739      ;
; -1.774 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.034     ; 2.727      ;
; -1.766 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.039     ; 2.714      ;
; -1.724 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.039     ; 2.672      ;
; -1.723 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.673      ;
; -1.723 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.035     ; 2.675      ;
; -1.722 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.672      ;
; -1.721 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.043     ; 2.665      ;
; -1.714 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.664      ;
; -1.710 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.139      ; 2.836      ;
; -1.707 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.043     ; 2.651      ;
; -1.697 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.034     ; 2.650      ;
; -1.695 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.035     ; 2.647      ;
; -1.689 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; 0.140      ; 2.816      ;
; -1.679 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.138      ; 2.804      ;
; -1.670 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.034     ; 2.623      ;
; -1.670 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.135      ; 2.792      ;
; -1.668 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.035     ; 2.620      ;
; -1.667 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.035     ; 2.619      ;
; -1.654 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.605      ;
; -1.649 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.600      ;
; -1.647 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.217     ; 2.417      ;
; -1.646 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.217     ; 2.416      ;
; -1.645 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.596      ;
; -1.637 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.587      ;
; -1.637 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.588      ;
; -1.636 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.587      ;
; -1.635 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.035     ; 2.587      ;
; -1.629 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; 0.137      ; 2.753      ;
; -1.629 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.035     ; 2.581      ;
; -1.626 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.577      ;
; -1.619 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.039     ; 2.567      ;
; -1.616 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.035     ; 2.568      ;
; -1.616 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.566      ;
; -1.615 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.565      ;
; -1.615 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.565      ;
; -1.610 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; lpm_counter1:inst74|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0] ; rclk         ; rclk        ; 1.000        ; -0.025     ; 2.572      ;
; -1.607 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.557      ;
; -1.605 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.034     ; 2.558      ;
; -1.605 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.217     ; 2.375      ;
; -1.604 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.034     ; 2.557      ;
; -1.602 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.140      ; 2.729      ;
; -1.598 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.549      ;
; -1.595 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.033     ; 2.549      ;
; -1.590 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.034     ; 2.543      ;
; -1.590 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.140      ; 2.717      ;
; -1.590 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.039     ; 2.538      ;
; -1.589 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.214     ; 2.362      ;
; -1.585 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.536      ;
; -1.584 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.535      ;
; -1.582 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.135      ; 2.704      ;
; -1.578 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.032     ; 2.533      ;
; -1.576 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; 0.139      ; 2.702      ;
; -1.575 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.214     ; 2.348      ;
; -1.574 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.038     ; 2.523      ;
; -1.574 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.038     ; 2.523      ;
; -1.574 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.217     ; 2.344      ;
; -1.571 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.034     ; 2.524      ;
; -1.570 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.138      ; 2.695      ;
; -1.570 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; 0.138      ; 2.695      ;
; -1.569 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.519      ;
; -1.569 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.519      ;
; -1.565 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.043     ; 2.509      ;
; -1.557 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.035     ; 2.509      ;
; -1.554 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 1.000        ; 0.144      ; 2.685      ;
; -1.554 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.137      ; 2.678      ;
; -1.554 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; 0.137      ; 2.678      ;
; -1.552 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.138      ; 2.677      ;
; -1.552 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; 0.138      ; 2.677      ;
; -1.548 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.039     ; 2.496      ;
; -1.547 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.033     ; 2.501      ;
; -1.545 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.495      ;
; -1.544 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 1.000        ; -0.038     ; 2.493      ;
; -1.540 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.135      ; 2.662      ;
; -1.539 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.139      ; 2.665      ;
; -1.538 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.489      ;
; -1.530 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.034     ; 2.483      ;
; -1.530 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.480      ;
; -1.530 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.035     ; 2.482      ;
; -1.529 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.034     ; 2.482      ;
; -1.527 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.478      ;
; -1.524 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.035     ; 2.476      ;
; -1.521 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.471      ;
; -1.520 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.470      ;
; -1.520 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.039     ; 2.468      ;
; -1.516 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 1.000        ; 0.141      ; 2.644      ;
; -1.515 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.466      ;
; -1.514 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.465      ;
; -1.513 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.140      ; 2.640      ;
; -1.512 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.462      ;
; -1.511 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]  ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; 0.139      ; 2.637      ;
; -1.508 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.459      ;
; -1.508 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2] ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.036     ; 2.459      ;
; -1.508 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.037     ; 2.458      ;
; -1.506 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]  ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 1.000        ; -0.217     ; 2.276      ;
+--------+----------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mclk'                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                        ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.582 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.122      ; 1.693      ;
; -0.578 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.118      ; 1.685      ;
; -0.552 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.118      ; 1.659      ;
; -0.543 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.118      ; 1.650      ;
; -0.541 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.118      ; 1.648      ;
; -0.536 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.642      ;
; -0.498 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.118      ; 1.605      ;
; -0.478 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.584      ;
; -0.452 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.118      ; 1.559      ;
; -0.445 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.122      ; 1.556      ;
; -0.408 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.118      ; 1.515      ;
; -0.407 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.121      ; 1.517      ;
; -0.398 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.118      ; 1.505      ;
; -0.377 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.118      ; 1.484      ;
; -0.373 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.118      ; 1.480      ;
; -0.373 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.121      ; 1.483      ;
; -0.370 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.123      ; 1.482      ;
; -0.369 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.118      ; 1.476      ;
; -0.338 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ; mclk         ; mclk        ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ; mclk         ; mclk        ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ; mclk         ; mclk        ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ; mclk         ; mclk        ; 1.000        ; -0.061     ; 1.232      ;
; -0.338 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ; mclk         ; mclk        ; 1.000        ; -0.061     ; 1.232      ;
; -0.337 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[3]                                ; mclk         ; mclk        ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]                                ; mclk         ; mclk        ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[1]                                ; mclk         ; mclk        ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]                                ; mclk         ; mclk        ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10]                         ; mclk         ; mclk        ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]                          ; mclk         ; mclk        ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]                          ; mclk         ; mclk        ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]                          ; mclk         ; mclk        ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]                          ; mclk         ; mclk        ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]                          ; mclk         ; mclk        ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]                          ; mclk         ; mclk        ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]                          ; mclk         ; mclk        ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]                          ; mclk         ; mclk        ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]                          ; mclk         ; mclk        ; 1.000        ; -0.060     ; 1.232      ;
; -0.337 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]                          ; mclk         ; mclk        ; 1.000        ; -0.060     ; 1.232      ;
; -0.336 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.442      ;
; -0.331 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.437      ;
; -0.317 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.423      ;
; -0.314 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.122      ; 1.425      ;
; -0.310 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.123      ; 1.422      ;
; -0.309 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.118      ; 1.416      ;
; -0.297 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.403      ;
; -0.253 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 1.000        ; 0.119      ; 1.361      ;
; -0.250 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.356      ;
; -0.249 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.122      ; 1.360      ;
; -0.248 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.121      ; 1.358      ;
; -0.237 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.123      ; 1.349      ;
; -0.236 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; -0.060     ; 1.165      ;
; -0.226 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.118      ; 1.333      ;
; -0.224 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.330      ;
; -0.169 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.275      ;
; -0.164 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.270      ;
; -0.159 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; -0.060     ; 1.088      ;
; -0.156 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.262      ;
; -0.104 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.120      ; 1.213      ;
; -0.102 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 1.000        ; 0.119      ; 1.210      ;
; -0.093 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.199      ;
; -0.072 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.118      ; 1.179      ;
; -0.063 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.118      ; 1.170      ;
; -0.055 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.161      ;
; -0.045 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 1.000        ; 0.119      ; 1.153      ;
; -0.032 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.138      ;
; -0.031 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.121      ; 1.141      ;
; -0.020 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.122      ; 1.131      ;
; 0.001  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.105      ;
; 0.073  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.117      ; 1.033      ;
; 0.115  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 1.000        ; 0.115      ; 0.989      ;
; 0.142  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 1.000        ; 0.117      ; 0.964      ;
; 0.207  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 1.000        ; -0.068     ; 0.714      ;
; 0.238  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 1.000        ; -0.068     ; 0.683      ;
; 0.259  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 1.000        ; 0.121      ; 0.851      ;
; 0.323  ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 1.000        ; -0.061     ; 0.605      ;
; 0.324  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 1.000        ; -0.066     ; 0.599      ;
; 0.328  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 1.000        ; -0.068     ; 0.593      ;
; 0.329  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 1.000        ; -0.066     ; 0.594      ;
; 0.332  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 1.000        ; -0.066     ; 0.591      ;
; 0.345  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 1.000        ; -0.068     ; 0.576      ;
; 0.349  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 1.000        ; -0.066     ; 0.574      ;
; 0.354  ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 1.000        ; 0.117      ; 0.752      ;
; 0.359  ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 1.000        ; -0.061     ; 0.569      ;
; 0.369  ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 1.000        ; -0.061     ; 0.559      ;
; 0.369  ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 1.000        ; -0.061     ; 0.559      ;
; 0.378  ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 1.000        ; 0.117      ; 0.728      ;
; 0.512  ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 1.000        ; 0.117      ; 0.594      ;
; 0.534  ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 1.000        ; 0.117      ; 0.572      ;
; 0.538  ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 1.000        ; 0.117      ; 0.568      ;
+--------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mclk'                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                        ; To Node                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.117 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 0.000        ; 0.225      ; 0.486      ;
; 0.124 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 0.000        ; 0.225      ; 0.493      ;
; 0.135 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 0.000        ; 0.224      ; 0.503      ;
; 0.254 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 0.000        ; 0.225      ; 0.623      ;
; 0.274 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; rclk         ; mclk        ; 0.000        ; 0.225      ; 0.643      ;
; 0.279 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 0.000        ; 0.053      ; 0.476      ;
; 0.279 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 0.000        ; 0.053      ; 0.476      ;
; 0.286 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 0.000        ; 0.053      ; 0.483      ;
; 0.289 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 0.000        ; 0.046      ; 0.479      ;
; 0.295 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 0.000        ; 0.048      ; 0.487      ;
; 0.301 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 0.000        ; 0.048      ; 0.493      ;
; 0.303 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 0.000        ; 0.048      ; 0.495      ;
; 0.313 ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]                             ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ; rclk         ; mclk        ; 0.000        ; 0.053      ; 0.510      ;
; 0.315 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; rclk         ; mclk        ; 0.000        ; 0.048      ; 0.507      ;
; 0.320 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 0.000        ; 0.046      ; 0.510      ;
; 0.347 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.226      ; 0.717      ;
; 0.385 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 0.000        ; 0.046      ; 0.575      ;
; 0.423 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 0.000        ; 0.046      ; 0.613      ;
; 0.482 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]                            ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ; rclk         ; mclk        ; 0.000        ; 0.222      ; 0.848      ;
; 0.496 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.224      ; 0.864      ;
; 0.556 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.224      ; 0.924      ;
; 0.579 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.226      ; 0.949      ;
; 0.585 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.225      ; 0.954      ;
; 0.599 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.224      ; 0.967      ;
; 0.599 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.224      ; 0.967      ;
; 0.618 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.224      ; 0.986      ;
; 0.620 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.227      ; 0.991      ;
; 0.626 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.224      ; 0.994      ;
; 0.653 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 0.000        ; 0.225      ; 1.022      ;
; 0.657 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.226      ; 1.027      ;
; 0.688 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.226      ; 1.058      ;
; 0.694 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.223      ; 1.061      ;
; 0.711 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 0.000        ; 0.225      ; 1.080      ;
; 0.720 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.224      ; 1.088      ;
; 0.729 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.053      ; 0.926      ;
; 0.748 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.224      ; 1.116      ;
; 0.770 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.224      ; 1.138      ;
; 0.782 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.053      ; 0.979      ;
; 0.786 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.228      ; 1.158      ;
; 0.791 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.223      ; 1.158      ;
; 0.798 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.227      ; 1.169      ;
; 0.800 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.227      ; 1.171      ;
; 0.809 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.223      ; 1.176      ;
; 0.824 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ; rclk         ; mclk        ; 0.000        ; 0.225      ; 1.193      ;
; 0.834 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.225      ; 1.203      ;
; 0.841 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.227      ; 1.212      ;
; 0.852 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.228      ; 1.224      ;
; 0.891 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.224      ; 1.259      ;
; 0.897 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.228      ; 1.269      ;
; 0.913 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.225      ; 1.282      ;
; 0.914 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.224      ; 1.282      ;
; 0.921 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.223      ; 1.288      ;
; 0.944 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ; rclk         ; mclk        ; 0.000        ; 0.225      ; 1.313      ;
; 0.955 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.225      ; 1.324      ;
; 0.962 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.223      ; 1.329      ;
; 0.966 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.227      ; 1.337      ;
; 0.967 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.223      ; 1.334      ;
; 0.972 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.223      ; 1.339      ;
; 0.997 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.224      ; 1.365      ;
; 0.998 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.223      ; 1.365      ;
; 1.035 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ; mclk         ; mclk        ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ; mclk         ; mclk        ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ; mclk         ; mclk        ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ; mclk         ; mclk        ; 0.000        ; 0.026      ; 1.151      ;
; 1.035 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg      ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ; mclk         ; mclk        ; 0.000        ; 0.026      ; 1.151      ;
; 1.036 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[3]                                ; mclk         ; mclk        ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]                                ; mclk         ; mclk        ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[1]                                ; mclk         ; mclk        ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]                                ; mclk         ; mclk        ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10]                         ; mclk         ; mclk        ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]                          ; mclk         ; mclk        ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]                          ; mclk         ; mclk        ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]                          ; mclk         ; mclk        ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]                          ; mclk         ; mclk        ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]                          ; mclk         ; mclk        ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]                          ; mclk         ; mclk        ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]                          ; mclk         ; mclk        ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]                          ; mclk         ; mclk        ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]                          ; mclk         ; mclk        ; 0.000        ; 0.025      ; 1.151      ;
; 1.036 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]                          ; mclk         ; mclk        ; 0.000        ; 0.025      ; 1.151      ;
; 1.038 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.224      ; 1.406      ;
; 1.054 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.223      ; 1.421      ;
; 1.057 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.224      ; 1.425      ;
; 1.065 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.225      ; 1.434      ;
; 1.068 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ; rclk         ; mclk        ; 0.000        ; 0.225      ; 1.437      ;
; 1.073 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.224      ; 1.441      ;
; 1.078 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                            ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ; rclk         ; mclk        ; 0.000        ; 0.227      ; 1.449      ;
; 1.136 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ; rclk         ; mclk        ; 0.000        ; 0.224      ; 1.504      ;
; 1.177 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]                           ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ; rclk         ; mclk        ; 0.000        ; 0.224      ; 1.545      ;
+-------+------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rclk'                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.205 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.325      ;
; 0.262 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 0.000        ; 0.043      ; 0.389      ;
; 0.283 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.219      ; 0.586      ;
; 0.299 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.214      ; 0.597      ;
; 0.307 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 0.000        ; 0.043      ; 0.437      ;
; 0.310 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.043      ; 0.437      ;
; 0.317 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.437      ;
; 0.319 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.439      ;
; 0.328 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]           ; rclk         ; rclk        ; 0.000        ; 0.035      ; 0.447      ;
; 0.336 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]           ; rclk         ; rclk        ; 0.000        ; 0.035      ; 0.455      ;
; 0.346 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.219      ; 0.649      ;
; 0.349 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.469      ;
; 0.349 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 0.000        ; 0.219      ; 0.652      ;
; 0.369 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.043      ; 0.496      ;
; 0.370 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.490      ;
; 0.370 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.490      ;
; 0.375 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.495      ;
; 0.385 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.215      ; 0.684      ;
; 0.399 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.519      ;
; 0.400 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.520      ;
; 0.415 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]           ; rclk         ; rclk        ; 0.000        ; 0.035      ; 0.534      ;
; 0.426 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ; mclk         ; rclk        ; 0.000        ; -0.101     ; 0.449      ;
; 0.456 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.576      ;
; 0.459 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 0.000        ; 0.043      ; 0.586      ;
; 0.460 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.043      ; 0.587      ;
; 0.469 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.589      ;
; 0.477 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]           ; rclk         ; rclk        ; 0.000        ; 0.035      ; 0.596      ;
; 0.483 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]           ; rclk         ; rclk        ; 0.000        ; 0.035      ; 0.602      ;
; 0.486 ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]         ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]           ; rclk         ; rclk        ; 0.000        ; 0.035      ; 0.605      ;
; 0.489 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10] ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]           ; mclk         ; rclk        ; 0.000        ; -0.101     ; 0.512      ;
; 0.493 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; rclk         ; rclk        ; 0.000        ; 0.039      ; 0.616      ;
; 0.496 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.214      ; 0.794      ;
; 0.500 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.620      ;
; 0.501 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.214      ; 0.799      ;
; 0.505 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.214      ; 0.803      ;
; 0.522 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.043      ; 0.650      ;
; 0.526 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 0.000        ; 0.043      ; 0.653      ;
; 0.527 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.043      ; 0.654      ;
; 0.530 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; rclk         ; rclk        ; 0.000        ; 0.043      ; 0.657      ;
; 0.530 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.215      ; 0.829      ;
; 0.532 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.215      ; 0.831      ;
; 0.545 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.214      ; 0.843      ;
; 0.560 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; rclk         ; rclk        ; 0.000        ; 0.039      ; 0.683      ;
; 0.570 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]         ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.213      ; 0.867      ;
; 0.570 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]         ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.213      ; 0.867      ;
; 0.572 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]            ; mclk         ; rclk        ; 0.000        ; -0.101     ; 0.595      ;
; 0.573 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.215      ; 0.872      ;
; 0.576 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.214      ; 0.874      ;
; 0.582 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; rclk         ; rclk        ; 0.000        ; 0.040      ; 0.706      ;
; 0.582 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]            ; mclk         ; rclk        ; 0.000        ; -0.101     ; 0.605      ;
; 0.617 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.216      ; 0.917      ;
; 0.617 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.041      ; 0.742      ;
; 0.629 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ; mclk         ; rclk        ; 0.000        ; 0.086      ; 0.839      ;
; 0.630 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; rclk         ; rclk        ; 0.000        ; 0.039      ; 0.753      ;
; 0.640 ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]          ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; -0.140     ; 0.584      ;
; 0.648 ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.768      ;
; 0.649 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ; mclk         ; rclk        ; 0.000        ; -0.101     ; 0.672      ;
; 0.653 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; rclk         ; rclk        ; 0.000        ; 0.040      ; 0.777      ;
; 0.665 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.033      ; 0.782      ;
; 0.669 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]            ; mclk         ; rclk        ; 0.000        ; -0.099     ; 0.694      ;
; 0.672 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ; mclk         ; rclk        ; 0.000        ; 0.086      ; 0.882      ;
; 0.674 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.216      ; 0.974      ;
; 0.676 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ; mclk         ; rclk        ; 0.000        ; 0.086      ; 0.886      ;
; 0.682 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.032      ; 0.798      ;
; 0.683 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 0.000        ; 0.032      ; 0.799      ;
; 0.684 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]          ; lpm_counter1:inst74|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0] ; rclk         ; rclk        ; 0.000        ; 0.233      ; 1.001      ;
; 0.686 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]         ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.213      ; 0.983      ;
; 0.701 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]            ; mclk         ; rclk        ; 0.000        ; 0.086      ; 0.911      ;
; 0.705 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; rclk         ; rclk        ; 0.000        ; 0.039      ; 0.828      ;
; 0.707 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; rclk         ; rclk        ; 0.000        ; 0.040      ; 0.831      ;
; 0.727 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]            ; mclk         ; rclk        ; 0.000        ; -0.102     ; 0.749      ;
; 0.728 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.214      ; 1.026      ;
; 0.728 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; rclk         ; rclk        ; 0.000        ; 0.039      ; 0.851      ;
; 0.733 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]            ; mclk         ; rclk        ; 0.000        ; -0.102     ; 0.755      ;
; 0.735 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]            ; mclk         ; rclk        ; 0.000        ; -0.102     ; 0.757      ;
; 0.763 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; rclk         ; rclk        ; 0.000        ; -0.135     ; 0.712      ;
; 0.768 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]            ; mclk         ; rclk        ; 0.000        ; -0.099     ; 0.793      ;
; 0.785 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.216      ; 1.085      ;
; 0.792 ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]  ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ; mclk         ; rclk        ; 0.000        ; -0.102     ; 0.814      ;
; 0.793 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 0.000        ; 0.035      ; 0.912      ;
; 0.800 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.035      ; 0.919      ;
; 0.800 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.035      ; 0.919      ;
; 0.808 ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; rclk         ; rclk        ; 0.000        ; 0.035      ; 0.927      ;
; 0.821 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.941      ;
; 0.843 ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ; rclk         ; rclk        ; 0.000        ; 0.215      ; 1.142      ;
; 0.855 ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; rclk         ; rclk        ; 0.000        ; 0.035      ; 0.974      ;
; 0.865 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]          ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ; rclk         ; rclk        ; 0.000        ; 0.036      ; 0.985      ;
; 0.866 ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]            ; mclk         ; rclk        ; 0.000        ; -0.097     ; 0.893      ;
; 0.867 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.213      ; 1.164      ;
; 0.868 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.213      ; 1.165      ;
; 0.870 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]        ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ; mclk         ; rclk        ; 0.000        ; -0.102     ; 0.892      ;
; 0.872 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.214      ; 1.170      ;
; 0.877 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ; rclk         ; rclk        ; 0.000        ; 0.213      ; 1.174      ;
; 0.878 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]          ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; rclk         ; rclk        ; 0.000        ; 0.033      ; 0.995      ;
; 0.878 ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]          ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ; rclk         ; rclk        ; 0.000        ; 0.213      ; 1.175      ;
; 0.886 ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]        ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; mclk         ; rclk        ; 0.000        ; -0.103     ; 0.907      ;
+-------+------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'rclk'                                                                                                                                 ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; rclk  ; Rise       ; rclk                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rclk  ; Rise       ; lpm_counter1:inst74|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0] ;
; -0.085 ; 0.099        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; lpm_counter1:inst74|lpm_counter:LPM_COUNTER_component|cntr_2cj:auto_generated|counter_reg_bit[0] ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[0]            ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[2]            ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[3]            ;
; -0.072 ; 0.112        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[4]            ;
; -0.070 ; 0.114        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[0]             ;
; -0.070 ; 0.114        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[1]             ;
; -0.070 ; 0.114        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[2]             ;
; -0.070 ; 0.114        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; AR:inst|lpm_counter:LPM_COUNTER_component|cntr_pqj:auto_generated|counter_reg_bit[3]             ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -0.069 ; 0.115        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R1:inst7|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R2:inst8|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[0]           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[1]           ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SC:inst19|lpm_counter:LPM_COUNTER_component|cntr_bri:auto_generated|counter_reg_bit[2]           ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; IR:inst2|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]          ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]          ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]          ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; OutR:inst5|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]          ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; PC:inst1|lpm_counter:LPM_COUNTER_component|cntr_qqj:auto_generated|counter_reg_bit[1]            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; R0:inst6|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[0]            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[1]            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[2]            ;
; -0.055 ; 0.129        ; 0.184          ; Low Pulse Width ; rclk  ; Rise       ; SP:inst3|lpm_counter:LPM_COUNTER_component|cntr_nih:auto_generated|counter_reg_bit[3]            ;
; 0.095  ; 0.095        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst74|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.108  ; 0.108        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst1|LPM_COUNTER_component|auto_generated|counter_reg_bit[4]|clk                                ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst8|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                 ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                 ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                 ;
; 0.110  ; 0.110        ; 0.000          ; Low Pulse Width ; rclk  ; Rise       ; inst|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]|clk                                 ;
+--------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'mclk'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; mclk  ; Rise       ; mclk                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[1]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[3]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ;
; -0.122 ; 0.108        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]                                ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[1]                                ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]                                ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[3]                                ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10]                         ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -0.119 ; 0.111        ; 0.230          ; Low Pulse Width  ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; mclk~input|o                                                                                                           ;
; 0.122  ; 0.122        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; inst11|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; inst10|altsyncram_component|auto_generated|ram_block1a0|clk0                                                           ;
; 0.123  ; 0.123        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; inst9|altsyncram_component|auto_generated|ram_block1a0|clk0                                                            ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; mclk~inputclkctrl|inclk[0]                                                                                             ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; mclk~inputclkctrl|outclk                                                                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; mclk  ; Rise       ; mclk~input|i                                                                                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; mclk  ; Rise       ; mclk~input|i                                                                                                           ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[0]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[1]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[2]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|q_a[3]                                ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[0]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[10]                         ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[1]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[2]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[3]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[4]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[5]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[6]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[7]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[8]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|q_a[9]                          ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ;
; 0.655  ; 0.885        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_address_reg0       ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_datain_reg0        ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_re_reg             ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; DataMemory:inst10|altsyncram:altsyncram_component|altsyncram_q4i1:auto_generated|ram_block1a0~porta_we_reg             ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; InstructionMemory:inst9|altsyncram:altsyncram_component|altsyncram_qca1:auto_generated|ram_block1a0~porta_re_reg       ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.657  ; 0.887        ; 0.230          ; High Pulse Width ; mclk  ; Rise       ; StackMemory:inst11|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; mclk  ; Rise       ; mclk~inputclkctrl|inclk[0]                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; clr_reg[*]  ; rclk       ; 2.326 ; 2.940 ; Rise       ; rclk            ;
;  clr_reg[0] ; rclk       ; 2.326 ; 2.881 ; Rise       ; rclk            ;
;  clr_reg[1] ; rclk       ; 2.267 ; 2.940 ; Rise       ; rclk            ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; clr_reg[*]  ; rclk       ; -1.103 ; -1.712 ; Rise       ; rclk            ;
;  clr_reg[0] ; rclk       ; -1.103 ; -1.757 ; Rise       ; rclk            ;
;  clr_reg[1] ; rclk       ; -1.119 ; -1.712 ; Rise       ; rclk            ;
+-------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DATA_M_OUT[*]  ; mclk       ; 4.193 ; 4.288 ; Rise       ; mclk            ;
;  DATA_M_OUT[0] ; mclk       ; 4.193 ; 4.288 ; Rise       ; mclk            ;
;  DATA_M_OUT[1] ; mclk       ; 4.183 ; 4.281 ; Rise       ; mclk            ;
;  DATA_M_OUT[2] ; mclk       ; 4.062 ; 4.147 ; Rise       ; mclk            ;
;  DATA_M_OUT[3] ; mclk       ; 3.790 ; 3.874 ; Rise       ; mclk            ;
; INS_M_OUT[*]   ; mclk       ; 4.275 ; 4.370 ; Rise       ; mclk            ;
;  INS_M_OUT[0]  ; mclk       ; 4.227 ; 4.320 ; Rise       ; mclk            ;
;  INS_M_OUT[1]  ; mclk       ; 3.859 ; 3.924 ; Rise       ; mclk            ;
;  INS_M_OUT[2]  ; mclk       ; 3.723 ; 3.809 ; Rise       ; mclk            ;
;  INS_M_OUT[3]  ; mclk       ; 4.110 ; 4.221 ; Rise       ; mclk            ;
;  INS_M_OUT[4]  ; mclk       ; 4.108 ; 4.253 ; Rise       ; mclk            ;
;  INS_M_OUT[5]  ; mclk       ; 4.275 ; 4.370 ; Rise       ; mclk            ;
;  INS_M_OUT[6]  ; mclk       ; 4.023 ; 4.127 ; Rise       ; mclk            ;
;  INS_M_OUT[7]  ; mclk       ; 3.984 ; 4.078 ; Rise       ; mclk            ;
;  INS_M_OUT[8]  ; mclk       ; 4.189 ; 4.292 ; Rise       ; mclk            ;
;  INS_M_OUT[9]  ; mclk       ; 3.870 ; 3.959 ; Rise       ; mclk            ;
;  INS_M_OUT[10] ; mclk       ; 3.889 ; 3.973 ; Rise       ; mclk            ;
; stackm_out[*]  ; mclk       ; 4.085 ; 4.198 ; Rise       ; mclk            ;
;  stackm_out[0] ; mclk       ; 4.063 ; 4.145 ; Rise       ; mclk            ;
;  stackm_out[1] ; mclk       ; 3.932 ; 4.021 ; Rise       ; mclk            ;
;  stackm_out[2] ; mclk       ; 4.085 ; 4.198 ; Rise       ; mclk            ;
;  stackm_out[3] ; mclk       ; 3.547 ; 3.616 ; Rise       ; mclk            ;
;  stackm_out[4] ; mclk       ; 3.906 ; 4.014 ; Rise       ; mclk            ;
; AR_OUT[*]      ; rclk       ; 4.283 ; 4.423 ; Rise       ; rclk            ;
;  AR_OUT[0]     ; rclk       ; 3.938 ; 4.045 ; Rise       ; rclk            ;
;  AR_OUT[1]     ; rclk       ; 3.828 ; 3.897 ; Rise       ; rclk            ;
;  AR_OUT[2]     ; rclk       ; 4.283 ; 4.423 ; Rise       ; rclk            ;
;  AR_OUT[3]     ; rclk       ; 3.853 ; 3.934 ; Rise       ; rclk            ;
; Cout           ; rclk       ; 5.971 ; 6.271 ; Rise       ; rclk            ;
; IR_OUT[*]      ; rclk       ; 4.607 ; 4.834 ; Rise       ; rclk            ;
;  IR_OUT[0]     ; rclk       ; 3.747 ; 3.855 ; Rise       ; rclk            ;
;  IR_OUT[1]     ; rclk       ; 3.705 ; 3.846 ; Rise       ; rclk            ;
;  IR_OUT[2]     ; rclk       ; 4.156 ; 4.356 ; Rise       ; rclk            ;
;  IR_OUT[3]     ; rclk       ; 3.986 ; 4.153 ; Rise       ; rclk            ;
;  IR_OUT[4]     ; rclk       ; 3.737 ; 3.836 ; Rise       ; rclk            ;
;  IR_OUT[5]     ; rclk       ; 3.521 ; 3.624 ; Rise       ; rclk            ;
;  IR_OUT[6]     ; rclk       ; 4.607 ; 4.834 ; Rise       ; rclk            ;
;  IR_OUT[7]     ; rclk       ; 3.815 ; 3.941 ; Rise       ; rclk            ;
;  IR_OUT[8]     ; rclk       ; 3.820 ; 3.922 ; Rise       ; rclk            ;
;  IR_OUT[9]     ; rclk       ; 3.968 ; 4.078 ; Rise       ; rclk            ;
;  IR_OUT[10]    ; rclk       ; 3.721 ; 3.822 ; Rise       ; rclk            ;
; OUTR_OUT[*]    ; rclk       ; 3.999 ; 4.117 ; Rise       ; rclk            ;
;  OUTR_OUT[0]   ; rclk       ; 3.999 ; 4.117 ; Rise       ; rclk            ;
;  OUTR_OUT[1]   ; rclk       ; 3.600 ; 3.698 ; Rise       ; rclk            ;
;  OUTR_OUT[2]   ; rclk       ; 3.856 ; 3.965 ; Rise       ; rclk            ;
;  OUTR_OUT[3]   ; rclk       ; 3.488 ; 3.572 ; Rise       ; rclk            ;
; PC_OUT[*]      ; rclk       ; 3.935 ; 4.029 ; Rise       ; rclk            ;
;  PC_OUT[0]     ; rclk       ; 3.797 ; 3.894 ; Rise       ; rclk            ;
;  PC_OUT[1]     ; rclk       ; 3.629 ; 3.709 ; Rise       ; rclk            ;
;  PC_OUT[2]     ; rclk       ; 3.935 ; 4.016 ; Rise       ; rclk            ;
;  PC_OUT[3]     ; rclk       ; 3.928 ; 4.029 ; Rise       ; rclk            ;
;  PC_OUT[4]     ; rclk       ; 3.823 ; 3.923 ; Rise       ; rclk            ;
; R0_OUT[*]      ; rclk       ; 3.805 ; 3.970 ; Rise       ; rclk            ;
;  R0_OUT[0]     ; rclk       ; 3.526 ; 3.578 ; Rise       ; rclk            ;
;  R0_OUT[1]     ; rclk       ; 3.610 ; 3.726 ; Rise       ; rclk            ;
;  R0_OUT[2]     ; rclk       ; 3.490 ; 3.574 ; Rise       ; rclk            ;
;  R0_OUT[3]     ; rclk       ; 3.805 ; 3.970 ; Rise       ; rclk            ;
; R1_OUT[*]      ; rclk       ; 3.684 ; 3.776 ; Rise       ; rclk            ;
;  R1_OUT[0]     ; rclk       ; 3.625 ; 3.720 ; Rise       ; rclk            ;
;  R1_OUT[1]     ; rclk       ; 3.574 ; 3.629 ; Rise       ; rclk            ;
;  R1_OUT[2]     ; rclk       ; 3.638 ; 3.731 ; Rise       ; rclk            ;
;  R1_OUT[3]     ; rclk       ; 3.684 ; 3.776 ; Rise       ; rclk            ;
; R2_OUT[*]      ; rclk       ; 4.527 ; 4.717 ; Rise       ; rclk            ;
;  R2_OUT[0]     ; rclk       ; 3.903 ; 4.002 ; Rise       ; rclk            ;
;  R2_OUT[1]     ; rclk       ; 3.510 ; 3.567 ; Rise       ; rclk            ;
;  R2_OUT[2]     ; rclk       ; 4.527 ; 4.717 ; Rise       ; rclk            ;
;  R2_OUT[3]     ; rclk       ; 3.836 ; 3.959 ; Rise       ; rclk            ;
; T0             ; rclk       ; 4.727 ; 4.754 ; Rise       ; rclk            ;
; T2             ; rclk       ; 4.183 ; 4.139 ; Rise       ; rclk            ;
; T3             ; rclk       ; 3.921 ; 4.039 ; Rise       ; rclk            ;
; T4             ; rclk       ; 4.184 ; 4.196 ; Rise       ; rclk            ;
; V_Cout         ; rclk       ; 3.928 ; 4.063 ; Rise       ; rclk            ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DATA_M_OUT[*]  ; mclk       ; 3.704 ; 3.784 ; Rise       ; mclk            ;
;  DATA_M_OUT[0] ; mclk       ; 4.096 ; 4.187 ; Rise       ; mclk            ;
;  DATA_M_OUT[1] ; mclk       ; 4.086 ; 4.180 ; Rise       ; mclk            ;
;  DATA_M_OUT[2] ; mclk       ; 3.971 ; 4.051 ; Rise       ; mclk            ;
;  DATA_M_OUT[3] ; mclk       ; 3.704 ; 3.784 ; Rise       ; mclk            ;
; INS_M_OUT[*]   ; mclk       ; 3.638 ; 3.720 ; Rise       ; mclk            ;
;  INS_M_OUT[0]  ; mclk       ; 4.130 ; 4.219 ; Rise       ; mclk            ;
;  INS_M_OUT[1]  ; mclk       ; 3.776 ; 3.837 ; Rise       ; mclk            ;
;  INS_M_OUT[2]  ; mclk       ; 3.638 ; 3.720 ; Rise       ; mclk            ;
;  INS_M_OUT[3]  ; mclk       ; 4.010 ; 4.117 ; Rise       ; mclk            ;
;  INS_M_OUT[4]  ; mclk       ; 4.010 ; 4.150 ; Rise       ; mclk            ;
;  INS_M_OUT[5]  ; mclk       ; 4.176 ; 4.267 ; Rise       ; mclk            ;
;  INS_M_OUT[6]  ; mclk       ; 3.926 ; 4.026 ; Rise       ; mclk            ;
;  INS_M_OUT[7]  ; mclk       ; 3.890 ; 3.980 ; Rise       ; mclk            ;
;  INS_M_OUT[8]  ; mclk       ; 4.093 ; 4.191 ; Rise       ; mclk            ;
;  INS_M_OUT[9]  ; mclk       ; 3.779 ; 3.864 ; Rise       ; mclk            ;
;  INS_M_OUT[10] ; mclk       ; 3.798 ; 3.879 ; Rise       ; mclk            ;
; stackm_out[*]  ; mclk       ; 3.470 ; 3.535 ; Rise       ; mclk            ;
;  stackm_out[0] ; mclk       ; 3.970 ; 4.048 ; Rise       ; mclk            ;
;  stackm_out[1] ; mclk       ; 3.838 ; 3.924 ; Rise       ; mclk            ;
;  stackm_out[2] ; mclk       ; 3.991 ; 4.099 ; Rise       ; mclk            ;
;  stackm_out[3] ; mclk       ; 3.470 ; 3.535 ; Rise       ; mclk            ;
;  stackm_out[4] ; mclk       ; 3.813 ; 3.916 ; Rise       ; mclk            ;
; AR_OUT[*]      ; rclk       ; 3.744 ; 3.810 ; Rise       ; rclk            ;
;  AR_OUT[0]     ; rclk       ; 3.844 ; 3.946 ; Rise       ; rclk            ;
;  AR_OUT[1]     ; rclk       ; 3.744 ; 3.810 ; Rise       ; rclk            ;
;  AR_OUT[2]     ; rclk       ; 4.181 ; 4.315 ; Rise       ; rclk            ;
;  AR_OUT[3]     ; rclk       ; 3.768 ; 3.846 ; Rise       ; rclk            ;
; Cout           ; rclk       ; 4.595 ; 4.559 ; Rise       ; rclk            ;
; IR_OUT[*]      ; rclk       ; 3.445 ; 3.543 ; Rise       ; rclk            ;
;  IR_OUT[0]     ; rclk       ; 3.661 ; 3.764 ; Rise       ; rclk            ;
;  IR_OUT[1]     ; rclk       ; 3.622 ; 3.758 ; Rise       ; rclk            ;
;  IR_OUT[2]     ; rclk       ; 4.054 ; 4.245 ; Rise       ; rclk            ;
;  IR_OUT[3]     ; rclk       ; 3.889 ; 4.049 ; Rise       ; rclk            ;
;  IR_OUT[4]     ; rclk       ; 3.658 ; 3.752 ; Rise       ; rclk            ;
;  IR_OUT[5]     ; rclk       ; 3.445 ; 3.543 ; Rise       ; rclk            ;
;  IR_OUT[6]     ; rclk       ; 4.525 ; 4.748 ; Rise       ; rclk            ;
;  IR_OUT[7]     ; rclk       ; 3.727 ; 3.847 ; Rise       ; rclk            ;
;  IR_OUT[8]     ; rclk       ; 3.737 ; 3.835 ; Rise       ; rclk            ;
;  IR_OUT[9]     ; rclk       ; 3.879 ; 3.984 ; Rise       ; rclk            ;
;  IR_OUT[10]    ; rclk       ; 3.642 ; 3.738 ; Rise       ; rclk            ;
; OUTR_OUT[*]    ; rclk       ; 3.411 ; 3.491 ; Rise       ; rclk            ;
;  OUTR_OUT[0]   ; rclk       ; 3.909 ; 4.022 ; Rise       ; rclk            ;
;  OUTR_OUT[1]   ; rclk       ; 3.519 ; 3.612 ; Rise       ; rclk            ;
;  OUTR_OUT[2]   ; rclk       ; 3.765 ; 3.870 ; Rise       ; rclk            ;
;  OUTR_OUT[3]   ; rclk       ; 3.411 ; 3.491 ; Rise       ; rclk            ;
; PC_OUT[*]      ; rclk       ; 3.548 ; 3.624 ; Rise       ; rclk            ;
;  PC_OUT[0]     ; rclk       ; 3.708 ; 3.800 ; Rise       ; rclk            ;
;  PC_OUT[1]     ; rclk       ; 3.548 ; 3.624 ; Rise       ; rclk            ;
;  PC_OUT[2]     ; rclk       ; 3.848 ; 3.925 ; Rise       ; rclk            ;
;  PC_OUT[3]     ; rclk       ; 3.834 ; 3.932 ; Rise       ; rclk            ;
;  PC_OUT[4]     ; rclk       ; 3.734 ; 3.829 ; Rise       ; rclk            ;
; R0_OUT[*]      ; rclk       ; 3.413 ; 3.493 ; Rise       ; rclk            ;
;  R0_OUT[0]     ; rclk       ; 3.455 ; 3.504 ; Rise       ; rclk            ;
;  R0_OUT[1]     ; rclk       ; 3.530 ; 3.641 ; Rise       ; rclk            ;
;  R0_OUT[2]     ; rclk       ; 3.413 ; 3.493 ; Rise       ; rclk            ;
;  R0_OUT[3]     ; rclk       ; 3.717 ; 3.876 ; Rise       ; rclk            ;
; R1_OUT[*]      ; rclk       ; 3.501 ; 3.553 ; Rise       ; rclk            ;
;  R1_OUT[0]     ; rclk       ; 3.544 ; 3.635 ; Rise       ; rclk            ;
;  R1_OUT[1]     ; rclk       ; 3.501 ; 3.553 ; Rise       ; rclk            ;
;  R1_OUT[2]     ; rclk       ; 3.556 ; 3.646 ; Rise       ; rclk            ;
;  R1_OUT[3]     ; rclk       ; 3.607 ; 3.694 ; Rise       ; rclk            ;
; R2_OUT[*]      ; rclk       ; 3.440 ; 3.494 ; Rise       ; rclk            ;
;  R2_OUT[0]     ; rclk       ; 3.809 ; 3.905 ; Rise       ; rclk            ;
;  R2_OUT[1]     ; rclk       ; 3.440 ; 3.494 ; Rise       ; rclk            ;
;  R2_OUT[2]     ; rclk       ; 4.447 ; 4.633 ; Rise       ; rclk            ;
;  R2_OUT[3]     ; rclk       ; 3.747 ; 3.864 ; Rise       ; rclk            ;
; T0             ; rclk       ; 4.409 ; 4.454 ; Rise       ; rclk            ;
; T2             ; rclk       ; 3.707 ; 3.773 ; Rise       ; rclk            ;
; T3             ; rclk       ; 3.731 ; 3.820 ; Rise       ; rclk            ;
; T4             ; rclk       ; 3.917 ; 3.920 ; Rise       ; rclk            ;
; V_Cout         ; rclk       ; 3.837 ; 3.966 ; Rise       ; rclk            ;
+----------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.145   ; 0.117 ; N/A      ; N/A     ; -3.000              ;
;  mclk            ; -1.780   ; 0.117 ; N/A      ; N/A     ; -3.000              ;
;  rclk            ; -4.145   ; 0.205 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -173.653 ; 0.0   ; 0.0      ; 0.0     ; -115.22             ;
;  mclk            ; -45.382  ; 0.000 ; N/A      ; N/A     ; -68.220             ;
;  rclk            ; -128.271 ; 0.000 ; N/A      ; N/A     ; -49.626             ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; clr_reg[*]  ; rclk       ; 4.169 ; 4.596 ; Rise       ; rclk            ;
;  clr_reg[0] ; rclk       ; 4.169 ; 4.583 ; Rise       ; rclk            ;
;  clr_reg[1] ; rclk       ; 4.146 ; 4.596 ; Rise       ; rclk            ;
+-------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Hold Times                                                                ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; clr_reg[*]  ; rclk       ; -1.103 ; -1.712 ; Rise       ; rclk            ;
;  clr_reg[0] ; rclk       ; -1.103 ; -1.757 ; Rise       ; rclk            ;
;  clr_reg[1] ; rclk       ; -1.119 ; -1.712 ; Rise       ; rclk            ;
+-------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; DATA_M_OUT[*]  ; mclk       ; 6.976  ; 6.986  ; Rise       ; mclk            ;
;  DATA_M_OUT[0] ; mclk       ; 6.973  ; 6.986  ; Rise       ; mclk            ;
;  DATA_M_OUT[1] ; mclk       ; 6.976  ; 6.953  ; Rise       ; mclk            ;
;  DATA_M_OUT[2] ; mclk       ; 6.746  ; 6.763  ; Rise       ; mclk            ;
;  DATA_M_OUT[3] ; mclk       ; 6.384  ; 6.336  ; Rise       ; mclk            ;
; INS_M_OUT[*]   ; mclk       ; 7.079  ; 7.092  ; Rise       ; mclk            ;
;  INS_M_OUT[0]  ; mclk       ; 7.047  ; 7.023  ; Rise       ; mclk            ;
;  INS_M_OUT[1]  ; mclk       ; 6.385  ; 6.402  ; Rise       ; mclk            ;
;  INS_M_OUT[2]  ; mclk       ; 6.333  ; 6.289  ; Rise       ; mclk            ;
;  INS_M_OUT[3]  ; mclk       ; 6.947  ; 6.939  ; Rise       ; mclk            ;
;  INS_M_OUT[4]  ; mclk       ; 6.974  ; 6.915  ; Rise       ; mclk            ;
;  INS_M_OUT[5]  ; mclk       ; 7.079  ; 7.092  ; Rise       ; mclk            ;
;  INS_M_OUT[6]  ; mclk       ; 6.733  ; 6.740  ; Rise       ; mclk            ;
;  INS_M_OUT[7]  ; mclk       ; 6.705  ; 6.678  ; Rise       ; mclk            ;
;  INS_M_OUT[8]  ; mclk       ; 6.998  ; 6.968  ; Rise       ; mclk            ;
;  INS_M_OUT[9]  ; mclk       ; 6.479  ; 6.489  ; Rise       ; mclk            ;
;  INS_M_OUT[10] ; mclk       ; 6.480  ; 6.498  ; Rise       ; mclk            ;
; stackm_out[*]  ; mclk       ; 6.784  ; 6.809  ; Rise       ; mclk            ;
;  stackm_out[0] ; mclk       ; 6.778  ; 6.788  ; Rise       ; mclk            ;
;  stackm_out[1] ; mclk       ; 6.536  ; 6.577  ; Rise       ; mclk            ;
;  stackm_out[2] ; mclk       ; 6.784  ; 6.809  ; Rise       ; mclk            ;
;  stackm_out[3] ; mclk       ; 5.971  ; 5.956  ; Rise       ; mclk            ;
;  stackm_out[4] ; mclk       ; 6.597  ; 6.584  ; Rise       ; mclk            ;
; AR_OUT[*]      ; rclk       ; 7.203  ; 7.252  ; Rise       ; rclk            ;
;  AR_OUT[0]     ; rclk       ; 6.631  ; 6.684  ; Rise       ; rclk            ;
;  AR_OUT[1]     ; rclk       ; 6.349  ; 6.386  ; Rise       ; rclk            ;
;  AR_OUT[2]     ; rclk       ; 7.203  ; 7.252  ; Rise       ; rclk            ;
;  AR_OUT[3]     ; rclk       ; 6.469  ; 6.480  ; Rise       ; rclk            ;
; Cout           ; rclk       ; 10.372 ; 10.480 ; Rise       ; rclk            ;
; IR_OUT[*]      ; rclk       ; 7.504  ; 7.644  ; Rise       ; rclk            ;
;  IR_OUT[0]     ; rclk       ; 6.334  ; 6.354  ; Rise       ; rclk            ;
;  IR_OUT[1]     ; rclk       ; 6.284  ; 6.275  ; Rise       ; rclk            ;
;  IR_OUT[2]     ; rclk       ; 7.036  ; 7.081  ; Rise       ; rclk            ;
;  IR_OUT[3]     ; rclk       ; 6.622  ; 6.699  ; Rise       ; rclk            ;
;  IR_OUT[4]     ; rclk       ; 6.234  ; 6.299  ; Rise       ; rclk            ;
;  IR_OUT[5]     ; rclk       ; 5.948  ; 5.957  ; Rise       ; rclk            ;
;  IR_OUT[6]     ; rclk       ; 7.504  ; 7.644  ; Rise       ; rclk            ;
;  IR_OUT[7]     ; rclk       ; 6.395  ; 6.439  ; Rise       ; rclk            ;
;  IR_OUT[8]     ; rclk       ; 6.364  ; 6.390  ; Rise       ; rclk            ;
;  IR_OUT[9]     ; rclk       ; 6.678  ; 6.679  ; Rise       ; rclk            ;
;  IR_OUT[10]    ; rclk       ; 6.188  ; 6.248  ; Rise       ; rclk            ;
; OUTR_OUT[*]    ; rclk       ; 6.601  ; 6.701  ; Rise       ; rclk            ;
;  OUTR_OUT[0]   ; rclk       ; 6.601  ; 6.701  ; Rise       ; rclk            ;
;  OUTR_OUT[1]   ; rclk       ; 6.053  ; 6.085  ; Rise       ; rclk            ;
;  OUTR_OUT[2]   ; rclk       ; 6.453  ; 6.514  ; Rise       ; rclk            ;
;  OUTR_OUT[3]   ; rclk       ; 5.845  ; 5.895  ; Rise       ; rclk            ;
; PC_OUT[*]      ; rclk       ; 6.623  ; 6.657  ; Rise       ; rclk            ;
;  PC_OUT[0]     ; rclk       ; 6.409  ; 6.454  ; Rise       ; rclk            ;
;  PC_OUT[1]     ; rclk       ; 6.067  ; 6.100  ; Rise       ; rclk            ;
;  PC_OUT[2]     ; rclk       ; 6.552  ; 6.591  ; Rise       ; rclk            ;
;  PC_OUT[3]     ; rclk       ; 6.623  ; 6.657  ; Rise       ; rclk            ;
;  PC_OUT[4]     ; rclk       ; 6.431  ; 6.481  ; Rise       ; rclk            ;
; R0_OUT[*]      ; rclk       ; 6.442  ; 6.483  ; Rise       ; rclk            ;
;  R0_OUT[0]     ; rclk       ; 5.861  ; 5.861  ; Rise       ; rclk            ;
;  R0_OUT[1]     ; rclk       ; 6.059  ; 6.058  ; Rise       ; rclk            ;
;  R0_OUT[2]     ; rclk       ; 5.848  ; 5.897  ; Rise       ; rclk            ;
;  R0_OUT[3]     ; rclk       ; 6.442  ; 6.483  ; Rise       ; rclk            ;
; R1_OUT[*]      ; rclk       ; 6.163  ; 6.176  ; Rise       ; rclk            ;
;  R1_OUT[0]     ; rclk       ; 6.087  ; 6.142  ; Rise       ; rclk            ;
;  R1_OUT[1]     ; rclk       ; 5.916  ; 5.951  ; Rise       ; rclk            ;
;  R1_OUT[2]     ; rclk       ; 6.100  ; 6.148  ; Rise       ; rclk            ;
;  R1_OUT[3]     ; rclk       ; 6.163  ; 6.176  ; Rise       ; rclk            ;
; R2_OUT[*]      ; rclk       ; 7.320  ; 7.474  ; Rise       ; rclk            ;
;  R2_OUT[0]     ; rclk       ; 6.606  ; 6.640  ; Rise       ; rclk            ;
;  R2_OUT[1]     ; rclk       ; 5.822  ; 5.830  ; Rise       ; rclk            ;
;  R2_OUT[2]     ; rclk       ; 7.320  ; 7.474  ; Rise       ; rclk            ;
;  R2_OUT[3]     ; rclk       ; 6.509  ; 6.527  ; Rise       ; rclk            ;
; T0             ; rclk       ; 7.872  ; 7.883  ; Rise       ; rclk            ;
; T2             ; rclk       ; 6.988  ; 6.922  ; Rise       ; rclk            ;
; T3             ; rclk       ; 6.554  ; 6.670  ; Rise       ; rclk            ;
; T4             ; rclk       ; 7.045  ; 6.984  ; Rise       ; rclk            ;
; V_Cout         ; rclk       ; 6.705  ; 6.698  ; Rise       ; rclk            ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; DATA_M_OUT[*]  ; mclk       ; 3.704 ; 3.784 ; Rise       ; mclk            ;
;  DATA_M_OUT[0] ; mclk       ; 4.096 ; 4.187 ; Rise       ; mclk            ;
;  DATA_M_OUT[1] ; mclk       ; 4.086 ; 4.180 ; Rise       ; mclk            ;
;  DATA_M_OUT[2] ; mclk       ; 3.971 ; 4.051 ; Rise       ; mclk            ;
;  DATA_M_OUT[3] ; mclk       ; 3.704 ; 3.784 ; Rise       ; mclk            ;
; INS_M_OUT[*]   ; mclk       ; 3.638 ; 3.720 ; Rise       ; mclk            ;
;  INS_M_OUT[0]  ; mclk       ; 4.130 ; 4.219 ; Rise       ; mclk            ;
;  INS_M_OUT[1]  ; mclk       ; 3.776 ; 3.837 ; Rise       ; mclk            ;
;  INS_M_OUT[2]  ; mclk       ; 3.638 ; 3.720 ; Rise       ; mclk            ;
;  INS_M_OUT[3]  ; mclk       ; 4.010 ; 4.117 ; Rise       ; mclk            ;
;  INS_M_OUT[4]  ; mclk       ; 4.010 ; 4.150 ; Rise       ; mclk            ;
;  INS_M_OUT[5]  ; mclk       ; 4.176 ; 4.267 ; Rise       ; mclk            ;
;  INS_M_OUT[6]  ; mclk       ; 3.926 ; 4.026 ; Rise       ; mclk            ;
;  INS_M_OUT[7]  ; mclk       ; 3.890 ; 3.980 ; Rise       ; mclk            ;
;  INS_M_OUT[8]  ; mclk       ; 4.093 ; 4.191 ; Rise       ; mclk            ;
;  INS_M_OUT[9]  ; mclk       ; 3.779 ; 3.864 ; Rise       ; mclk            ;
;  INS_M_OUT[10] ; mclk       ; 3.798 ; 3.879 ; Rise       ; mclk            ;
; stackm_out[*]  ; mclk       ; 3.470 ; 3.535 ; Rise       ; mclk            ;
;  stackm_out[0] ; mclk       ; 3.970 ; 4.048 ; Rise       ; mclk            ;
;  stackm_out[1] ; mclk       ; 3.838 ; 3.924 ; Rise       ; mclk            ;
;  stackm_out[2] ; mclk       ; 3.991 ; 4.099 ; Rise       ; mclk            ;
;  stackm_out[3] ; mclk       ; 3.470 ; 3.535 ; Rise       ; mclk            ;
;  stackm_out[4] ; mclk       ; 3.813 ; 3.916 ; Rise       ; mclk            ;
; AR_OUT[*]      ; rclk       ; 3.744 ; 3.810 ; Rise       ; rclk            ;
;  AR_OUT[0]     ; rclk       ; 3.844 ; 3.946 ; Rise       ; rclk            ;
;  AR_OUT[1]     ; rclk       ; 3.744 ; 3.810 ; Rise       ; rclk            ;
;  AR_OUT[2]     ; rclk       ; 4.181 ; 4.315 ; Rise       ; rclk            ;
;  AR_OUT[3]     ; rclk       ; 3.768 ; 3.846 ; Rise       ; rclk            ;
; Cout           ; rclk       ; 4.595 ; 4.559 ; Rise       ; rclk            ;
; IR_OUT[*]      ; rclk       ; 3.445 ; 3.543 ; Rise       ; rclk            ;
;  IR_OUT[0]     ; rclk       ; 3.661 ; 3.764 ; Rise       ; rclk            ;
;  IR_OUT[1]     ; rclk       ; 3.622 ; 3.758 ; Rise       ; rclk            ;
;  IR_OUT[2]     ; rclk       ; 4.054 ; 4.245 ; Rise       ; rclk            ;
;  IR_OUT[3]     ; rclk       ; 3.889 ; 4.049 ; Rise       ; rclk            ;
;  IR_OUT[4]     ; rclk       ; 3.658 ; 3.752 ; Rise       ; rclk            ;
;  IR_OUT[5]     ; rclk       ; 3.445 ; 3.543 ; Rise       ; rclk            ;
;  IR_OUT[6]     ; rclk       ; 4.525 ; 4.748 ; Rise       ; rclk            ;
;  IR_OUT[7]     ; rclk       ; 3.727 ; 3.847 ; Rise       ; rclk            ;
;  IR_OUT[8]     ; rclk       ; 3.737 ; 3.835 ; Rise       ; rclk            ;
;  IR_OUT[9]     ; rclk       ; 3.879 ; 3.984 ; Rise       ; rclk            ;
;  IR_OUT[10]    ; rclk       ; 3.642 ; 3.738 ; Rise       ; rclk            ;
; OUTR_OUT[*]    ; rclk       ; 3.411 ; 3.491 ; Rise       ; rclk            ;
;  OUTR_OUT[0]   ; rclk       ; 3.909 ; 4.022 ; Rise       ; rclk            ;
;  OUTR_OUT[1]   ; rclk       ; 3.519 ; 3.612 ; Rise       ; rclk            ;
;  OUTR_OUT[2]   ; rclk       ; 3.765 ; 3.870 ; Rise       ; rclk            ;
;  OUTR_OUT[3]   ; rclk       ; 3.411 ; 3.491 ; Rise       ; rclk            ;
; PC_OUT[*]      ; rclk       ; 3.548 ; 3.624 ; Rise       ; rclk            ;
;  PC_OUT[0]     ; rclk       ; 3.708 ; 3.800 ; Rise       ; rclk            ;
;  PC_OUT[1]     ; rclk       ; 3.548 ; 3.624 ; Rise       ; rclk            ;
;  PC_OUT[2]     ; rclk       ; 3.848 ; 3.925 ; Rise       ; rclk            ;
;  PC_OUT[3]     ; rclk       ; 3.834 ; 3.932 ; Rise       ; rclk            ;
;  PC_OUT[4]     ; rclk       ; 3.734 ; 3.829 ; Rise       ; rclk            ;
; R0_OUT[*]      ; rclk       ; 3.413 ; 3.493 ; Rise       ; rclk            ;
;  R0_OUT[0]     ; rclk       ; 3.455 ; 3.504 ; Rise       ; rclk            ;
;  R0_OUT[1]     ; rclk       ; 3.530 ; 3.641 ; Rise       ; rclk            ;
;  R0_OUT[2]     ; rclk       ; 3.413 ; 3.493 ; Rise       ; rclk            ;
;  R0_OUT[3]     ; rclk       ; 3.717 ; 3.876 ; Rise       ; rclk            ;
; R1_OUT[*]      ; rclk       ; 3.501 ; 3.553 ; Rise       ; rclk            ;
;  R1_OUT[0]     ; rclk       ; 3.544 ; 3.635 ; Rise       ; rclk            ;
;  R1_OUT[1]     ; rclk       ; 3.501 ; 3.553 ; Rise       ; rclk            ;
;  R1_OUT[2]     ; rclk       ; 3.556 ; 3.646 ; Rise       ; rclk            ;
;  R1_OUT[3]     ; rclk       ; 3.607 ; 3.694 ; Rise       ; rclk            ;
; R2_OUT[*]      ; rclk       ; 3.440 ; 3.494 ; Rise       ; rclk            ;
;  R2_OUT[0]     ; rclk       ; 3.809 ; 3.905 ; Rise       ; rclk            ;
;  R2_OUT[1]     ; rclk       ; 3.440 ; 3.494 ; Rise       ; rclk            ;
;  R2_OUT[2]     ; rclk       ; 4.447 ; 4.633 ; Rise       ; rclk            ;
;  R2_OUT[3]     ; rclk       ; 3.747 ; 3.864 ; Rise       ; rclk            ;
; T0             ; rclk       ; 4.409 ; 4.454 ; Rise       ; rclk            ;
; T2             ; rclk       ; 3.707 ; 3.773 ; Rise       ; rclk            ;
; T3             ; rclk       ; 3.731 ; 3.820 ; Rise       ; rclk            ;
; T4             ; rclk       ; 3.917 ; 3.920 ; Rise       ; rclk            ;
; V_Cout         ; rclk       ; 3.837 ; 3.966 ; Rise       ; rclk            ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; T2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_OUT[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_OUT[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_OUT[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_OUT[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_OUT[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_OUT[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_OUT[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_OUT[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_OUT[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_OUT[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IR_OUT[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T0            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_OUT[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_OUT[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_OUT[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_OUT[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_OUT[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T4            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; V_Cout        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Cout          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_OUT[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_OUT[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_OUT[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R0_OUT[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T3            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_OUT[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_OUT[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_OUT[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AR_OUT[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_OUT[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_OUT[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_OUT[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R1_OUT[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_OUT[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_OUT[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_OUT[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; R2_OUT[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stackm_out[4] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stackm_out[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stackm_out[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stackm_out[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; stackm_out[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA_M_OUT[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA_M_OUT[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA_M_OUT[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA_M_OUT[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INS_M_OUT[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INS_M_OUT[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INS_M_OUT[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INS_M_OUT[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INS_M_OUT[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INS_M_OUT[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INS_M_OUT[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INS_M_OUT[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INS_M_OUT[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INS_M_OUT[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; INS_M_OUT[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTR_OUT[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTR_OUT[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTR_OUT[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUTR_OUT[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; input[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; input[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clr_reg[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clr_reg[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mclk                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; T2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; IR_OUT[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; IR_OUT[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; IR_OUT[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; IR_OUT[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_OUT[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; IR_OUT[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_OUT[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; IR_OUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_OUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; IR_OUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; IR_OUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; T0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; PC_OUT[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_OUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_OUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; PC_OUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; PC_OUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; T4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; V_Cout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; Cout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R0_OUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; R0_OUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R0_OUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R0_OUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; T3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; AR_OUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; AR_OUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; AR_OUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; AR_OUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R1_OUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R1_OUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R1_OUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R1_OUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R2_OUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; R2_OUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; R2_OUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; R2_OUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; stackm_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; stackm_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; stackm_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; stackm_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; stackm_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; DATA_M_OUT[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DATA_M_OUT[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; DATA_M_OUT[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; DATA_M_OUT[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; INS_M_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; OUTR_OUT[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; OUTR_OUT[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; OUTR_OUT[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; OUTR_OUT[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; T2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IR_OUT[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IR_OUT[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IR_OUT[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IR_OUT[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_OUT[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; IR_OUT[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_OUT[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IR_OUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_OUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IR_OUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; IR_OUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; T0            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; PC_OUT[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_OUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_OUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; PC_OUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PC_OUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; T4            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; V_Cout        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; Cout          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R0_OUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; R0_OUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R0_OUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R0_OUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; T3            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; AR_OUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; AR_OUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; AR_OUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; AR_OUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R1_OUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R1_OUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R1_OUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R1_OUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R2_OUT[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; R2_OUT[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; R2_OUT[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; R2_OUT[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; stackm_out[4] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; stackm_out[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; stackm_out[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; stackm_out[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; stackm_out[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; DATA_M_OUT[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DATA_M_OUT[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; DATA_M_OUT[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; DATA_M_OUT[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; INS_M_OUT[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; INS_M_OUT[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; INS_M_OUT[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; INS_M_OUT[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; INS_M_OUT[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; INS_M_OUT[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; OUTR_OUT[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; OUTR_OUT[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; OUTR_OUT[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; OUTR_OUT[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; mclk       ; mclk     ; 20       ; 0        ; 0        ; 0        ;
; rclk       ; mclk     ; 82       ; 0        ; 0        ; 0        ;
; mclk       ; rclk     ; 28       ; 0        ; 0        ; 0        ;
; rclk       ; rclk     ; 2621     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; mclk       ; mclk     ; 20       ; 0        ; 0        ; 0        ;
; rclk       ; mclk     ; 82       ; 0        ; 0        ; 0        ;
; mclk       ; rclk     ; 28       ; 0        ; 0        ; 0        ;
; rclk       ; rclk     ; 2621     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 26    ; 26   ;
; Unconstrained Output Ports      ; 62    ; 62   ;
; Unconstrained Output Port Paths ; 89    ; 89   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May 24 08:48:02 2024
Info: Command: quartus_sta 2022510125_Gokhan_Guven_BUS -c 2022510125_Gokhan_Guven_BUS
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: '2022510125_Gokhan_Guven_BUS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name rclk rclk
    Info (332105): create_clock -period 1.000 -name mclk mclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.145
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.145      -128.271 rclk 
    Info (332119):    -1.780       -45.382 mclk 
Info (332146): Worst-case hold slack is 0.273
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.273         0.000 mclk 
    Info (332119):     0.391         0.000 rclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -68.220 mclk 
    Info (332119):    -3.000       -47.000 rclk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.614
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.614      -111.171 rclk 
    Info (332119):    -1.505       -38.166 mclk 
Info (332146): Worst-case hold slack is 0.273
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.273         0.000 mclk 
    Info (332119):     0.347         0.000 rclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -68.220 mclk 
    Info (332119):    -3.000       -47.000 rclk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.905
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.905       -54.744 rclk 
    Info (332119):    -0.582        -9.611 mclk 
Info (332146): Worst-case hold slack is 0.117
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.117         0.000 mclk 
    Info (332119):     0.205         0.000 rclk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -49.626 rclk 
    Info (332119):    -3.000       -36.615 mclk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4586 megabytes
    Info: Processing ended: Fri May 24 08:48:05 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


