
*** Running vivado
    with args -log MiniGames_Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MiniGames_Top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source MiniGames_Top.tcl -notrace
Command: synth_design -top MiniGames_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14776 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 673.988 ; gain = 178.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MiniGames_Top' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/MiniGames_Top.vhd:15]
INFO: [Synth 8-3491] module 'MuxDisplay' declared at 'C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode og sol/MuxDisplay.vhd:7' bound to instance 'Display' of component 'MuxDisplay' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/MiniGames_Top.vhd:145]
INFO: [Synth 8-638] synthesizing module 'MuxDisplay' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode og sol/MuxDisplay.vhd:19]
WARNING: [Synth 8-614] signal 'blanks' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode og sol/MuxDisplay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'MuxDisplay' (1#1) [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode og sol/MuxDisplay.vhd:19]
WARNING: [Synth 8-5640] Port 'en' is missing in component declaration [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/MiniGames_Top.vhd:33]
INFO: [Synth 8-3491] module 'Enabler' declared at 'C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/Enabler.vhd:4' bound to instance 'Enabling' of component 'Enabler' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/MiniGames_Top.vhd:154]
INFO: [Synth 8-638] synthesizing module 'Enabler' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/Enabler.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'Enabler' (2#1) [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/Enabler.vhd:11]
INFO: [Synth 8-3491] module 'LEDMux' declared at 'C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/LEDMux.vhd:4' bound to instance 'LEDChoose' of component 'LEDMux' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/MiniGames_Top.vhd:159]
INFO: [Synth 8-638] synthesizing module 'LEDMux' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/LEDMux.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'LEDMux' (3#1) [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/LEDMux.vhd:12]
INFO: [Synth 8-3491] module 'HexMux' declared at 'C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/HexMux.vhd:6' bound to instance 'HexChoose' of component 'HexMux' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/MiniGames_Top.vhd:166]
INFO: [Synth 8-638] synthesizing module 'HexMux' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/HexMux.vhd:20]
WARNING: [Synth 8-614] signal 'BCD1' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/HexMux.vhd:24]
WARNING: [Synth 8-614] signal 'blanks1' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/HexMux.vhd:24]
WARNING: [Synth 8-614] signal 'dpoints1' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/HexMux.vhd:24]
WARNING: [Synth 8-614] signal 'BCD2' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/HexMux.vhd:24]
WARNING: [Synth 8-614] signal 'blanks2' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/HexMux.vhd:24]
WARNING: [Synth 8-614] signal 'dpoints2' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/HexMux.vhd:24]
WARNING: [Synth 8-614] signal 'en1' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/HexMux.vhd:42]
WARNING: [Synth 8-614] signal 'en2' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/HexMux.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'HexMux' (4#1) [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/HexMux.vhd:20]
INFO: [Synth 8-3491] module 'VGA_Core2' declared at 'C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode/VGA_Core2.vhd:7' bound to instance 'VGACore' of component 'VGA_Core2' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/MiniGames_Top.vhd:179]
INFO: [Synth 8-638] synthesizing module 'VGA_Core2' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode/VGA_Core2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'VGA_Core2' (5#1) [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode/VGA_Core2.vhd:18]
INFO: [Synth 8-3491] module 'VGA_Top' declared at 'C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode/VGA_Top.vhd:6' bound to instance 'VGATop' of component 'VGA_Top' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/MiniGames_Top.vhd:188]
INFO: [Synth 8-638] synthesizing module 'VGA_Top' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode/VGA_Top.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'VGA_Top' (6#1) [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode/VGA_Top.vhd:14]
INFO: [Synth 8-3491] module 'VGA_Driver' declared at 'C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode/VGA_Driver.vhd:6' bound to instance 'VGADriver' of component 'VGA_Driver' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/MiniGames_Top.vhd:195]
INFO: [Synth 8-638] synthesizing module 'VGA_Driver' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode/VGA_Driver.vhd:17]
WARNING: [Synth 8-6014] Unused sequential element IntLINE_reg was removed.  [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode/VGA_Driver.vhd:26]
WARNING: [Synth 8-6014] Unused sequential element IntPIXEL_reg was removed.  [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode/VGA_Driver.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'VGA_Driver' (7#1) [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode/VGA_Driver.vhd:17]
INFO: [Synth 8-3491] module 'Reactions' declared at 'C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/Reactions.vhd:6' bound to instance 'Reaction_game' of component 'Reactions' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/MiniGames_Top.vhd:207]
INFO: [Synth 8-638] synthesizing module 'Reactions' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/Reactions.vhd:18]
	Parameter Clock_Scale bound to: 99999 - type: integer 
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/Reactions.vhd:30]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/Reactions.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Reactions' (8#1) [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/Reactions.vhd:18]
INFO: [Synth 8-3491] module 'DirectionReaction' declared at 'C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/DirectionReaction.vhd:7' bound to instance 'Direction_game' of component 'DirectionReaction' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/MiniGames_Top.vhd:216]
INFO: [Synth 8-638] synthesizing module 'DirectionReaction' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/DirectionReaction.vhd:17]
WARNING: [Synth 8-614] signal 'en' is read in the process but is not in the sensitivity list [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/DirectionReaction.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'DirectionReaction' (9#1) [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/DirectionReaction.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'MiniGames_Top' (10#1) [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/MiniGames_Top.vhd:15]
WARNING: [Synth 8-3331] design DirectionReaction has unconnected port btnpress[4]
WARNING: [Synth 8-3331] design DirectionReaction has unconnected port btnpress[3]
WARNING: [Synth 8-3331] design DirectionReaction has unconnected port btnpress[2]
WARNING: [Synth 8-3331] design DirectionReaction has unconnected port btnpress[1]
WARNING: [Synth 8-3331] design DirectionReaction has unconnected port btnpress[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 738.176 ; gain = 242.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 738.176 ; gain = 242.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 738.176 ; gain = 242.727
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc]
WARNING: [Vivado 12-584] No ports matched 'JA[0]'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:85]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'JA[1]'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:86]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'JA[2]'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:87]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'JA[3]'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:88]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'JA[4]'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:89]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'JA[5]'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:90]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:91]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:92]
CRITICAL WARNING: [Common 17-161] Invalid option value '#Sch' specified for 'objects'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'JC4'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC5'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC6'. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'Sch' is not supported in the xdc constraint file. [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc:117]
Finished Parsing XDC File [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/constrs_1/imports/Basys 3 kit/Basys3_Master_VGA.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MiniGames_Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MiniGames_Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 868.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 868.305 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 868.305 ; gain = 372.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 868.305 ; gain = 372.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 868.305 ; gain = 372.855
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'X_reg[1:0]' into 'Xi_reg[1:0]' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/imports/VHDL-hjælpekode og sol/MuxDisplay.vhd:47]
INFO: [Synth 8-802] inferred FSM for state register 'State_reg' in module 'Reactions'
WARNING: [Synth 8-327] inferring latch for variable 'BCD2_reg' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/HexMux.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'BCD1_reg' [C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.srcs/sources_1/new/HexMux.vhd:61]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                              000 |                              000
                    idle |                              001 |                              001
            wait_release |                              010 |                              010
                   delay |                              011 |                              011
                counting |                              100 |                              100
                    done |                              101 |                              101
                 average |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'State_reg' using encoding 'sequential' in module 'Reactions'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 868.305 ; gain = 372.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 6     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   7 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   7 Input     16 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 2     
	   7 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   7 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 21    
	  21 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	  17 Input      7 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   7 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MuxDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Enabler 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module LEDMux 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module HexMux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module VGA_Core2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
Module VGA_Top 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module VGA_Driver 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 21    
	  21 Input     12 Bit        Muxes := 1     
	  21 Input      5 Bit        Muxes := 1     
Module Reactions 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   2 Input     14 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     17 Bit        Muxes := 1     
	   7 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 2     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   7 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 3     
	   7 Input     13 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 9     
Module DirectionReaction 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[0]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[1]' (FDSE) to 'Direction_game/dpoints_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[2]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[3]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[4]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[5]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[6]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[7]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[8]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[9]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[10]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[11]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[12]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[13]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[14]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/Hex_reg[15]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'VGADriver/RGB_reg[0]' (FDR_1) to 'VGADriver/RGB_reg[11]'
INFO: [Synth 8-3886] merging instance 'VGADriver/RGB_reg[1]' (FDR_1) to 'VGADriver/RGB_reg[11]'
INFO: [Synth 8-3886] merging instance 'VGADriver/RGB_reg[2]' (FDR_1) to 'VGADriver/RGB_reg[11]'
INFO: [Synth 8-3886] merging instance 'VGADriver/RGB_reg[3]' (FDR_1) to 'VGADriver/RGB_reg[11]'
INFO: [Synth 8-3886] merging instance 'VGADriver/RGB_reg[4]' (FDR_1) to 'VGADriver/RGB_reg[11]'
INFO: [Synth 8-3886] merging instance 'VGADriver/RGB_reg[5]' (FDR_1) to 'VGADriver/RGB_reg[11]'
INFO: [Synth 8-3886] merging instance 'VGADriver/RGB_reg[6]' (FDR_1) to 'VGADriver/RGB_reg[11]'
INFO: [Synth 8-3886] merging instance 'VGADriver/RGB_reg[7]' (FDR_1) to 'VGADriver/RGB_reg[11]'
INFO: [Synth 8-3886] merging instance 'VGADriver/RGB_reg[8]' (FDR_1) to 'VGADriver/RGB_reg[11]'
INFO: [Synth 8-3886] merging instance 'VGADriver/RGB_reg[9]' (FDR_1) to 'VGADriver/RGB_reg[11]'
INFO: [Synth 8-3886] merging instance 'VGADriver/RGB_reg[10]' (FDR_1) to 'VGADriver/RGB_reg[11]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Reaction_game/dpoints_reg[3] )
INFO: [Synth 8-3886] merging instance 'Direction_game/dpoints_reg[3]' (FDSE) to 'Direction_game/dpoints_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reaction_game/dpoints_reg[2]' (FDE) to 'Reaction_game/dpoints_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/dpoints_reg[2]' (FDSE) to 'Direction_game/dpoints_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reaction_game/dpoints_reg[1]' (FDE) to 'Reaction_game/dpoints_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/dpoints_reg[1]' (FDSE) to 'Direction_game/dpoints_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Reaction_game/dpoints_reg[0] )
INFO: [Synth 8-3886] merging instance 'Direction_game/dpoints_reg[0]' (FDSE) to 'Direction_game/leds_reg[12]'
INFO: [Synth 8-3886] merging instance 'Reaction_game/blanks_reg[3]' (FDE) to 'Reaction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/blanks_reg[3]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reaction_game/blanks_reg[2]' (FDE) to 'Reaction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/blanks_reg[2]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Reaction_game/blanks_reg[1]' (FDE) to 'Reaction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/blanks_reg[1]' (FDRE) to 'Direction_game/blanks_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/blanks_reg[0]' (FDRE) to 'Direction_game/leds_reg[0]'
INFO: [Synth 8-3886] merging instance 'Direction_game/leds_reg[0]' (FDRE) to 'Direction_game/leds_reg[1]'
INFO: [Synth 8-3886] merging instance 'Direction_game/leds_reg[1]' (FDRE) to 'Direction_game/leds_reg[2]'
INFO: [Synth 8-3886] merging instance 'Reaction_game/leds_reg[1]' (FDCE) to 'Reaction_game/leds_reg[11]'
INFO: [Synth 8-3886] merging instance 'Direction_game/leds_reg[2]' (FDRE) to 'Direction_game/leds_reg[3]'
INFO: [Synth 8-3886] merging instance 'Reaction_game/leds_reg[2]' (FDCE) to 'Reaction_game/leds_reg[11]'
INFO: [Synth 8-3886] merging instance 'Direction_game/leds_reg[3]' (FDRE) to 'Direction_game/leds_reg[4]'
INFO: [Synth 8-3886] merging instance 'Reaction_game/leds_reg[3]' (FDCE) to 'Reaction_game/leds_reg[11]'
INFO: [Synth 8-3886] merging instance 'Direction_game/leds_reg[4]' (FDRE) to 'Direction_game/leds_reg[5]'
INFO: [Synth 8-3886] merging instance 'Reaction_game/leds_reg[4]' (FDCE) to 'Reaction_game/leds_reg[11]'
INFO: [Synth 8-3886] merging instance 'Direction_game/leds_reg[5]' (FDRE) to 'Direction_game/leds_reg[6]'
INFO: [Synth 8-3886] merging instance 'Reaction_game/leds_reg[5]' (FDCE) to 'Reaction_game/leds_reg[11]'
INFO: [Synth 8-3886] merging instance 'Direction_game/leds_reg[6]' (FDRE) to 'Direction_game/leds_reg[7]'
INFO: [Synth 8-3886] merging instance 'Reaction_game/leds_reg[6]' (FDCE) to 'Reaction_game/leds_reg[11]'
INFO: [Synth 8-3886] merging instance 'Direction_game/leds_reg[7]' (FDRE) to 'Direction_game/leds_reg[8]'
INFO: [Synth 8-3886] merging instance 'Reaction_game/leds_reg[7]' (FDCE) to 'Reaction_game/leds_reg[11]'
INFO: [Synth 8-3886] merging instance 'Direction_game/leds_reg[8]' (FDRE) to 'Direction_game/leds_reg[9]'
INFO: [Synth 8-3886] merging instance 'Reaction_game/leds_reg[8]' (FDCE) to 'Reaction_game/leds_reg[11]'
INFO: [Synth 8-3886] merging instance 'Direction_game/leds_reg[9]' (FDRE) to 'Direction_game/leds_reg[10]'
INFO: [Synth 8-3886] merging instance 'Reaction_game/leds_reg[9]' (FDCE) to 'Reaction_game/leds_reg[11]'
INFO: [Synth 8-3886] merging instance 'Direction_game/leds_reg[10]' (FDRE) to 'Direction_game/leds_reg[11]'
INFO: [Synth 8-3886] merging instance 'Reaction_game/leds_reg[10]' (FDCE) to 'Reaction_game/leds_reg[11]'
INFO: [Synth 8-3886] merging instance 'Direction_game/leds_reg[11]' (FDRE) to 'Direction_game/leds_reg[13]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Direction_game/leds_reg[12] )
INFO: [Synth 8-3886] merging instance 'Direction_game/leds_reg[13]' (FDRE) to 'Direction_game/leds_reg[14]'
INFO: [Synth 8-3886] merging instance 'Direction_game/leds_reg[14]' (FDRE) to 'Direction_game/leds_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Direction_game/leds_reg[15] )
INFO: [Synth 8-3886] merging instance 'HexChoose/BCD2_reg[13]' (LD) to 'HexChoose/BCD2_reg[15]'
INFO: [Synth 8-3886] merging instance 'HexChoose/BCD2_reg[15]' (LD) to 'HexChoose/BCD2_reg[14]'
INFO: [Synth 8-3886] merging instance 'HexChoose/BCD2_reg[12]' (LD) to 'HexChoose/BCD2_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HexChoose/BCD2_reg[14] )
WARNING: [Synth 8-3332] Sequential element (HexChoose/BCD2_reg[14]) is unused and will be removed from module MiniGames_Top.
INFO: [Synth 8-3886] merging instance 'HexChoose/BCD2_reg[9]' (LD) to 'HexChoose/BCD2_reg[11]'
INFO: [Synth 8-3886] merging instance 'HexChoose/BCD2_reg[7]' (LD) to 'HexChoose/BCD2_reg[11]'
INFO: [Synth 8-3886] merging instance 'HexChoose/BCD2_reg[11]' (LD) to 'HexChoose/BCD2_reg[10]'
INFO: [Synth 8-3886] merging instance 'HexChoose/BCD2_reg[8]' (LD) to 'HexChoose/BCD2_reg[10]'
INFO: [Synth 8-3886] merging instance 'HexChoose/BCD2_reg[6]' (LD) to 'HexChoose/BCD2_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HexChoose/BCD2_reg[10] )
WARNING: [Synth 8-3332] Sequential element (HexChoose/BCD2_reg[10]) is unused and will be removed from module MiniGames_Top.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\HexChoose/BCD2_reg[1] )
INFO: [Synth 8-3886] merging instance 'HexChoose/BCD2_reg[5]' (LD) to 'HexChoose/BCD2_reg[4]'
INFO: [Synth 8-3886] merging instance 'HexChoose/BCD2_reg[3]' (LD) to 'HexChoose/BCD2_reg[4]'
INFO: [Synth 8-3886] merging instance 'HexChoose/BCD2_reg[0]' (LD) to 'HexChoose/BCD2_reg[4]'
INFO: [Synth 8-3886] merging instance 'HexChoose/BCD2_reg[4]' (LD) to 'HexChoose/BCD2_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\HexChoose/BCD2_reg[2] )
WARNING: [Synth 8-3332] Sequential element (HexChoose/BCD2_reg[2]) is unused and will be removed from module MiniGames_Top.
WARNING: [Synth 8-3332] Sequential element (HexChoose/BCD2_reg[1]) is unused and will be removed from module MiniGames_Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 868.305 ; gain = 372.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 868.305 ; gain = 372.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 873.875 ; gain = 378.426
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 883.688 ; gain = 388.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 888.469 ; gain = 393.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 888.469 ; gain = 393.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 888.469 ; gain = 393.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 888.469 ; gain = 393.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 888.469 ; gain = 393.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 888.469 ; gain = 393.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |   115|
|3     |LUT1   |    42|
|4     |LUT2   |   115|
|5     |LUT3   |   178|
|6     |LUT4   |    68|
|7     |LUT5   |   107|
|8     |LUT6   |   153|
|9     |MUXF7  |     8|
|10    |FDCE   |    28|
|11    |FDPE   |     1|
|12    |FDRE   |   132|
|13    |FDSE   |    10|
|14    |LD     |    16|
|15    |IBUF   |    22|
|16    |OBUF   |    42|
+------+-------+------+

Report Instance Areas: 
+------+----------------+-----------+------+
|      |Instance        |Module     |Cells |
+------+----------------+-----------+------+
|1     |top             |           |  1039|
|2     |  Display       |MuxDisplay |    35|
|3     |  HexChoose     |HexMux     |   248|
|4     |  Reaction_game |Reactions  |   497|
|5     |  VGACore       |VGA_Core2  |   177|
|6     |  VGADriver     |VGA_Driver |     2|
+------+----------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 888.469 ; gain = 393.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 888.469 ; gain = 262.891
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 888.469 ; gain = 393.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 139 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 888.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
128 Infos, 37 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:54 ; elapsed = 00:01:05 . Memory (MB): peak = 888.469 ; gain = 595.813
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 888.469 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Projekter/Portfolio2_Lab/Portfolio2_Lab.runs/synth_1/MiniGames_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MiniGames_Top_utilization_synth.rpt -pb MiniGames_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 24 17:16:51 2020...
