{"version":3,"sources":["../node_modules/code-example/txt/sample.systemverilog.txt"],"names":[],"mappings":"4IAAA,OAAe","file":"static/js/149.f925a7af.chunk.js","sourcesContent":["export default \"// File : tb_top.sv\\nmodule tb_top ();\\n\\n  reg clk;\\n  reg resetn;\\n  reg d;\\n  wire q;\\n\\n  // Instantiate the design\\n  d_ff  d_ff0 (  .clk (clk),\\n               .resetn (resetn),\\n               .d (d),\\n               .q (q));\\n\\n  // Create a clock\\n  always #10 clk <= ~clk;\\n\\n  initial begin\\n    resetn <= 0;\\n    d <= 0;\\n\\n    #10 resetn <= 1;\\n    #5      d <= 1;\\n    #8      d <= 0;\\n    #2      d <= 1;\\n    #10     d <= 0;\\n  end\\nendmodule\\n\";"],"sourceRoot":""}