// Seed: 2015976709
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input logic id_5
);
  logic id_6 = 1;
  assign id_6 = id_6;
  reg id_7;
  always @(id_2.id_1) begin
    id_7 <= 1;
  end
  integer id_8;
endmodule
