/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [7:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_26z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire [10:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_93z;
  wire celloutsig_0_94z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_1z) & (celloutsig_0_3z[0] | 1'h1));
  assign celloutsig_1_5z = ~((celloutsig_1_4z | celloutsig_1_0z) & (in_data[170] | celloutsig_1_0z));
  assign celloutsig_1_7z = ~((celloutsig_1_4z | celloutsig_1_6z[7]) & (celloutsig_1_5z | celloutsig_1_5z));
  assign celloutsig_0_7z = celloutsig_0_3z[0] ^ celloutsig_0_4z;
  assign celloutsig_0_93z = celloutsig_0_26z ^ _00_;
  assign celloutsig_0_94z = celloutsig_0_20z ^ celloutsig_0_54z;
  assign celloutsig_1_1z = in_data[180] ^ celloutsig_1_0z;
  assign celloutsig_1_10z = in_data[167] ^ celloutsig_1_7z;
  assign celloutsig_1_19z = celloutsig_1_18z[1] ^ celloutsig_1_12z;
  assign celloutsig_1_0z = ~(in_data[111] ^ in_data[125]);
  assign celloutsig_0_32z = ~(_01_ ^ celloutsig_0_7z);
  reg [7:0] _14_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 8'h00;
    else _14_ <= { celloutsig_0_1z, celloutsig_0_3z, 1'h1, celloutsig_0_0z, 1'h1, celloutsig_0_4z };
  assign { _02_[7:2], _00_, _01_ } = _14_;
  assign celloutsig_1_12z = { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } == { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_0_18z = { celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_8z } == { in_data[90:87], celloutsig_0_6z[3] };
  assign celloutsig_1_2z = { in_data[165:159], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } === in_data[185:175];
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } === in_data[113:109];
  assign celloutsig_0_0z = in_data[64] & ~(in_data[93]);
  assign celloutsig_0_54z = celloutsig_0_32z & ~(celloutsig_0_4z);
  assign celloutsig_0_10z = celloutsig_0_4z & ~(celloutsig_0_6z[8]);
  assign celloutsig_0_20z = celloutsig_0_9z[1] & ~(in_data[12]);
  assign celloutsig_0_26z = celloutsig_0_10z & ~(celloutsig_0_18z);
  assign celloutsig_0_6z = ~ in_data[81:71];
  assign celloutsig_1_6z = ~ in_data[177:166];
  assign celloutsig_1_18z = ~ in_data[149:147];
  assign celloutsig_0_8z = | { in_data[74:68], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_1z = | in_data[54:52];
  assign celloutsig_0_9z = { celloutsig_0_6z[2:1], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z } << { in_data[29:26], celloutsig_0_3z };
  assign celloutsig_0_3z = { in_data[8:7], 1'h1 } << { in_data[69:68], 1'h1 };
  assign _02_[1:0] = { _00_, _01_ };
  assign { out_data[130:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
