;redcode
;assert 1
	SPL 0, #202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 106
	SUB #0, -0
	SUB @9, 1
	MOV -7, <-20
	DJN -1, @-20
	ADD 10, 26
	SUB 100, 50
	SLT 9, 60
	ADD 10, 26
	ADD 12, @10
	SLT 9, 60
	SLT 9, 60
	SUB @121, 103
	SUB @127, 106
	JMP 0, #3
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	DJN -1, @-20
	SUB 12, @10
	JMN @12, #200
	JMP 0, #3
	SUB -169, -13
	SUB @121, 103
	SUB 12, @10
	SPL 96, #0
	SUB 12, @10
	SUB -169, -13
	SUB 12, @10
	JMN <882, #13
	CMP 12, @10
	JMN 12, #10
	SUB 12, @10
	JMN @12, #200
	ADD #812, <250
	ADD #812, <250
	MOV -1, @-25
	JMN @12, #200
	SUB #12, 10
	JMN @12, #200
	SPL 0, #202
	JMN @12, #200
	MOV -1, <-20
	CMP -7, <-420
	SPL 0, #202
