

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:512:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3d035f1c221dff4c1b059f7701634ea5  /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Parsing file _cuobjdump_complete_output_B3VqN5
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x404ea1, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42258_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_fr43QW"
Running: cat _ptx_fr43QW | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_v4J8qO
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_v4J8qO --output-file  /dev/null 2> _ptx_fr43QWinfo"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_fr43QW _ptx2_v4J8qO _ptx_fr43QWinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404ea1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=23040 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:36:35 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(2,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(20,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(62,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(13,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(22,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(72,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(83,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 708512 (ipc=472.3) sim_rate=236170 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:36:36 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(3,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(40,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(17,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 952800 (ipc=381.1) sim_rate=238200 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:36:37 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(64,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1081664 (ipc=270.4) sim_rate=216332 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:36:38 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(16,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(5,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 1246720 (ipc=226.7) sim_rate=207786 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:36:39 2016
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(9,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(19,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1485024 (ipc=212.1) sim_rate=212146 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:36:40 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(36,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(42,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(7,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1702784 (ipc=200.3) sim_rate=212848 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:36:41 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(0,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(8,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 1962432 (ipc=196.2) sim_rate=218048 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:36:42 2016
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(29,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(35,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(36,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2177184 (ipc=189.3) sim_rate=217718 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:36:43 2016
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(16,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(6,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 2387616 (ipc=183.7) sim_rate=217056 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:36:44 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(21,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(8,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 2608288 (ipc=179.9) sim_rate=217357 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:36:45 2016
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(7,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(2,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 2826240 (ipc=176.6) sim_rate=217403 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:36:46 2016
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(12,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(19,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 3033824 (ipc=173.4) sim_rate=216701 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:36:47 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(22,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(20,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(57,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 3299776 (ipc=173.7) sim_rate=219985 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:36:48 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(19,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(8,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(43,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(8,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 3616140 (ipc=176.4) sim_rate=226008 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:36:49 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(69,0,0) tid=(218,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(15,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 3815058 (ipc=177.4) sim_rate=224415 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:36:50 2016
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(7,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(68,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(12,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 4113522 (ipc=178.8) sim_rate=228529 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:36:51 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(8,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(75,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 4359646 (ipc=177.9) sim_rate=229455 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:36:52 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(24,0,0) tid=(10,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(8,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(18,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 4633035 (ipc=178.2) sim_rate=231651 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:36:53 2016
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(16,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(81,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 4835995 (ipc=179.1) sim_rate=230285 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:36:54 2016
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(46,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(66,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(1,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(60,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 5160574 (ipc=181.1) sim_rate=234571 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:36:55 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(12,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(15,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(45,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 5471841 (ipc=182.4) sim_rate=237906 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:36:56 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(56,0,0) tid=(250,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(15,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(21,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(8,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 5856438 (ipc=185.9) sim_rate=244018 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:36:57 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(68,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(13,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(2,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 6134135 (ipc=188.7) sim_rate=245365 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:36:58 2016
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(11,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(26,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(65,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(19,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 6571822 (ipc=193.3) sim_rate=252762 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:36:59 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(26,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(36,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(88,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(66,0,0) tid=(56,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 6897389 (ipc=194.3) sim_rate=255458 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:37:00 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(4,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(35,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 7090283 (ipc=194.3) sim_rate=253224 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:37:01 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(24,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(10,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(2,0,0) tid=(9,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 7384685 (ipc=194.3) sim_rate=254644 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:37:02 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(19,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(16,0,0) tid=(93,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(43,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(58,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 7740108 (ipc=196.0) sim_rate=258003 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:37:03 2016
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(59,0,0) tid=(234,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(22,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(26,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(36,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 8173639 (ipc=199.4) sim_rate=263665 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:37:04 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(11,0,0) tid=(73,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (41349,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(41350,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(2,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (41652,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(41653,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(21,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (41744,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (41744,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(41745,0)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(41745,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(90,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 8498835 (ipc=202.4) sim_rate=265588 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:37:05 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(23,0,0) tid=(240,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(10,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(63,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 8804254 (ipc=204.8) sim_rate=266795 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:37:06 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(1,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(52,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(28,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (44289,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(44290,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(94,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (44394,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(44395,0)
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 9193969 (ipc=206.6) sim_rate=270410 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:37:07 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(17,0,0) tid=(225,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(64,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(76,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(23,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 9553523 (ipc=210.0) sim_rate=272957 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:37:08 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(2,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(18,0,0) tid=(106,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(22,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (46316,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(46317,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(96,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(80,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 10067128 (ipc=214.2) sim_rate=279642 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:37:09 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(18,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(53,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (47621,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(47622,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (47901,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(47902,0)
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 10364561 (ipc=215.9) sim_rate=280123 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:37:10 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(1,0,0) tid=(179,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (48244,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(48245,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(52,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (48533,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(48534,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(5,0,0) tid=(146,0,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(51,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 10770071 (ipc=219.8) sim_rate=283422 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:37:11 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(74,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (49045,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(49046,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (49063,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(49064,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(36,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(52,0,0) tid=(146,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (49649,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(49650,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(66,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 11156745 (ipc=223.1) sim_rate=286070 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:37:12 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(55,0,0) tid=(21,0,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(39,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(29,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(73,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 11536148 (ipc=226.2) sim_rate=288403 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:37:13 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(70,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (51166,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(51167,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(73,0,0) tid=(9,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (51426,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(51427,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(47,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(99,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 11875132 (ipc=228.4) sim_rate=289637 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:37:14 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (52018,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(52019,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(38,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (52295,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(52296,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(37,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(72,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 12201108 (ipc=230.2) sim_rate=290502 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:37:15 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(95,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(92,0,0) tid=(202,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (53422,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(53423,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(89,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(50,0,0) tid=(147,0,0)
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 12510941 (ipc=231.7) sim_rate=290952 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:37:16 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(32,0,0) tid=(201,0,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(27,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(2,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (54907,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(54908,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 12855133 (ipc=233.7) sim_rate=292162 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:37:17 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(7,0,0) tid=(216,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (55091,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(55092,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(47,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (55405,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(55406,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (55475,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(55476,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (55480,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(55481,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (55588,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(55589,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(66,0,0) tid=(99,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(35,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 13211995 (ipc=235.9) sim_rate=293599 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:37:18 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(80,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(46,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (56669,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(56670,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(113,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (56905,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(56906,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(106,0,0) tid=(157,0,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 13570368 (ipc=238.1) sim_rate=295008 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:37:19 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (57013,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(57014,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(34,0,0) tid=(206,0,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(6,0,0) tid=(42,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(75,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (57824,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(57825,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 13921830 (ipc=240.0) sim_rate=296209 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:37:20 2016
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(52,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (58025,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(58026,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(72,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(81,0,0) tid=(136,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(105,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (58924,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(58925,0)
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 14293613 (ipc=242.3) sim_rate=297783 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:37:21 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(80,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(118,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (59525,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(59526,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (59544,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(59545,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(52,0,0) tid=(14,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(83,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 14655266 (ipc=244.3) sim_rate=299087 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:37:22 2016
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(74,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (60341,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(60342,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(102,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(43,0,0) tid=(54,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(97,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 15014828 (ipc=246.1) sim_rate=300296 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:37:23 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (61133,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(61134,0)
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(69,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (61261,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(61262,0)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(56,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(57,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (61817,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(61818,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(61,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 15363071 (ipc=247.8) sim_rate=301236 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:37:24 2016
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(42,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (62446,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(62447,0)
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 15544075 (ipc=248.7) sim_rate=298924 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:37:25 2016
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(123,0,0) tid=(124,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(81,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (62967,0), 5 CTAs running
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(120,0,0) tid=(59,0,0)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(58,0,0) tid=(139,0,0)
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 15906757 (ipc=250.5) sim_rate=300127 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:37:26 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (63530,0), 5 CTAs running
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(51,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(92,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(112,0,0) tid=(165,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(70,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (64411,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 16260488 (ipc=252.1) sim_rate=301120 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:37:27 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (64552,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (64566,0), 5 CTAs running
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(56,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(46,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(31,0,0) tid=(2,0,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(31,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 16613321 (ipc=253.6) sim_rate=302060 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:37:28 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (65657,0), 5 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(66,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(122,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (66160,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (66374,0), 4 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(121,0,0) tid=(175,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(96,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (66866,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 17053625 (ipc=254.5) sim_rate=304529 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:37:29 2016
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(53,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (67177,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (67247,0), 5 CTAs running
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(90,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (67449,0), 5 CTAs running
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(93,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(121,0,0) tid=(99,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (67948,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 17428480 (ipc=256.3) sim_rate=305762 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:37:30 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (68095,0), 4 CTAs running
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(91,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (68232,0), 4 CTAs running
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(94,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (68541,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (68620,0), 4 CTAs running
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(90,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (68685,0), 3 CTAs running
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(95,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 17802199 (ipc=258.0) sim_rate=306934 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:37:31 2016
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(115,0,0) tid=(214,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(38,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (69563,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (69564,0), 3 CTAs running
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(74,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (69824,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 18117811 (ipc=258.8) sim_rate=307081 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:37:32 2016
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(70,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(55,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(84,0,0) tid=(55,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (70853,0), 4 CTAs running
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(116,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (70866,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (70918,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 18452496 (ipc=259.9) sim_rate=307541 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:37:33 2016
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(97,0,0) tid=(64,0,0)
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(93,0,0) tid=(237,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(39,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (71886,0), 3 CTAs running
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(104,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (71938,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 18840850 (ipc=261.7) sim_rate=308866 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:37:34 2016
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(101,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (72147,0), 3 CTAs running
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(62,0,0) tid=(39,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(90,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(115,0,0) tid=(80,0,0)
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 19269317 (ipc=264.0) sim_rate=310795 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:37:35 2016
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(85,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (73093,0), 4 CTAs running
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(104,0,0) tid=(229,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(94,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (73558,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (73636,0), 2 CTAs running
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(100,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(79,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 19663599 (ipc=265.7) sim_rate=312120 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:37:36 2016
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(80,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (74284,0), 4 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(65,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(65,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(90,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (74912,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (74937,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 20103102 (ipc=268.0) sim_rate=314110 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:37:37 2016
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(124,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (75153,0), 3 CTAs running
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(103,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(93,0,0) tid=(241,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(117,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (75671,0), 2 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(65,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 20557158 (ipc=270.5) sim_rate=316263 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:37:38 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (76087,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (76113,0), 3 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(100,0,0) tid=(89,0,0)
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(84,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (76384,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (76425,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (76449,0), 3 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(124,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (76562,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (76652,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (76725,0), 3 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(116,0,0) tid=(98,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(91,0,0) tid=(176,0,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 21027016 (ipc=273.1) sim_rate=318591 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:37:39 2016
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(107,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(75,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (77403,0), 3 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(105,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(70,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (77764,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (77784,0), 2 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(118,0,0) tid=(160,0,0)
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 21488538 (ipc=275.5) sim_rate=320724 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:37:40 2016
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(75,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(106,0,0) tid=(234,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (78471,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (78663,0), 2 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(125,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (78816,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (78882,0), 4 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(125,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (78958,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 21874158 (ipc=276.9) sim_rate=321678 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:37:41 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (79094,0), 2 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(98,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(126,0,0) tid=(243,0,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(119,0,0) tid=(117,0,0)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(100,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 22280107 (ipc=278.5) sim_rate=322900 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:37:42 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (80011,0), 3 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(125,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (80212,0), 1 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(86,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (80410,0), 1 CTAs running
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(109,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (80772,0), 2 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(86,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 22619546 (ipc=279.3) sim_rate=323136 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:37:43 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (81041,0), 1 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(95,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (81447,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (81501,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (81607,0), 1 CTAs running
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(109,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (81899,0), 2 CTAs running
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(103,0,0) tid=(219,0,0)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(103,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 23064518 (ipc=279.6) sim_rate=324852 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:37:44 2016
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(109,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(120,0,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (83003,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (83135,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (83145,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(112,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 23368867 (ipc=279.9) sim_rate=324567 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:37:45 2016
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(118,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (83605,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (83676,0), 2 CTAs running
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(118,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (84056,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (84059,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (84109,0), 2 CTAs running
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(107,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(120,0,0) tid=(155,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (84867,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (84924,0), 2 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(109,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(126,0,0) tid=(159,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (85464,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 23874218 (ipc=279.2) sim_rate=327044 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:37:46 2016
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(116,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (86077,0), 1 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(111,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (86138,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (86488,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (86498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (86557,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(111,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (86596,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (86842,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (86936,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (86943,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (86999,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(125,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (87471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 24252915 (ipc=277.2) sim_rate=327742 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:37:47 2016
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(119,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (88014,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (88268,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (88814,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (88837,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (89134,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (89230,0), 1 CTAs running
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(126,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (91306,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 11.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 91307
gpu_sim_insn = 24441600
gpu_ipc =     267.6859
gpu_tot_sim_cycle = 91307
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     267.6859
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 40544
gpu_stall_icnt2sh    = 43375
gpu_total_sim_rate=330291

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 463616
	L1I_total_cache_misses = 1732
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 5090
L1D_cache:
	L1D_cache_core[0]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59008
	L1D_cache_core[1]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59225
	L1D_cache_core[2]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52871
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60901
	L1D_cache_core[4]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60203
	L1D_cache_core[5]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53359
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60147
	L1D_cache_core[7]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 57636
	L1D_cache_core[8]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 59257
	L1D_cache_core[9]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 52630
	L1D_cache_core[10]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 58366
	L1D_cache_core[11]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 65242
	L1D_cache_core[12]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 60844
	L1D_cache_core[13]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 53102
	L1D_cache_core[14]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 54901
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 867692
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3519
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 867276
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 416
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 461884
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1732
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 5090
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 871211
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3519
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3519
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 867692
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1273353	W0_Idle:23935	W0_Scoreboard:485068	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 5204 
maxdqlatency = 0 
maxmflatency = 5828 
averagemflatency = 521 
max_icnt2mem_latency = 865 
max_icnt2sh_latency = 91306 
mrq_lat_table:20253 	279 	327 	666 	1733 	3243 	3916 	3352 	2253 	1521 	1032 	375 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	10144 	32900 	17947 	3677 	1063 	76 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	60140 	3027 	792 	725 	842 	348 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29953 	30115 	5346 	137 	0 	0 	0 	0 	0 	0 	0 	22 	112 	122 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	85 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         3         4         3         4         4         3         4         5         3         3         3         4         4         3         5         5 
dram[1]:         3         4         3         3         3         4         4         5         3         4         3         3         4         4         4         5 
dram[2]:         3         3         3         4         3         3         5         4         3         3         4         3         3         5         6         6 
dram[3]:         3         3         3         3         3         4         5         6         4         3         3         3         3         5         4         5 
dram[4]:         3         3         4         3         4         3         5         5         3         3         5         3         3         3         4         6 
dram[5]:         3         3         3         3         4         4         4         4         3         4         4         3         4         3         5         6 
maximum service time to same row:
dram[0]:      1757      1816      1822      1835      1854      1882      1807      1832      1826      1841      1839      1838      1837      1855      1885      2408 
dram[1]:      1309      1821      1826      1838      1860      1853      1810      2319      1829      1844      1939      3026      1841      1859      1988      2560 
dram[2]:      1944      1826      1831      1832      1865      1822      1815      1821      1833      1819      1847      1844      1849      1847      2601      1841 
dram[3]:      1839      1831      1832      1838      1869      1829      1900      1825      1837      1822      2069      1909      1853      1851      2060      2000 
dram[4]:      2035      1835      1827      1843      1841      1832      1825      1907      1833      1826      1966      1853      1845      1854      1816      2401 
dram[5]:      1813      1838      1832      1847      1844      1837      1829      1835      1838      1831      2474      2791      1851      1860      1821      1986 
average row accesses per activate:
dram[0]:  1.165663  1.200599  1.183801  1.153623  1.166667  1.232628  1.403636  1.612403  1.202247  1.229412  1.185841  1.207865  1.279863  1.302251  1.457875  1.852535 
dram[1]:  1.179412  1.165242  1.169231  1.145714  1.161473  1.216374  1.338816  1.814655  1.186630  1.222535  1.133333  1.147368  1.202454  1.234043  1.446043  1.947867 
dram[2]:  1.282467  1.155224  1.119658  1.188854  1.170029  1.194030  1.380952  1.644068  1.249249  1.250000  1.159341  1.197605  1.194611  1.270000  1.518939  1.665272 
dram[3]:  1.138028  1.154070  1.140401  1.148810  1.147222  1.179710  1.434028  1.617530  1.246418  1.167123  1.136000  1.140541  1.187683  1.235110  1.505494  1.748918 
dram[4]:  1.222571  1.214286  1.146707  1.152493  1.198225  1.240854  1.444043  1.657258  1.178082  1.167598  1.186782  1.147541  1.256579  1.245283  1.442446  1.839450 
dram[5]:  1.161850  1.126050  1.139881  1.168605  1.200000  1.160112  1.358553  1.660000  1.215517  1.212291  1.182320  1.118734  1.205521  1.167147  1.488889  1.834821 
average row locality = 38957/30830 = 1.263607
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       387       401       380       398       399       408       386       416       428       418       402       427       375       405       398       402 
dram[1]:       401       409       380       401       410       416       407       421       426       434       425       434       392       406       402       411 
dram[2]:       395       387       393       384       406       400       406       388       416       425       422       400       399       381       401       398 
dram[3]:       404       397       398       386       413       407       413       406       435       426       426       422       405       394       411       404 
dram[4]:       390       391       383       393       405       407       400       411       430       418       408       420       382       396       401       401 
dram[5]:       402       402       383       402       408       413       413       415       423       434       425       424       393       405       402       411 
total reads: 38944
bank skew: 435/375 = 1.16
chip skew: 6575/6401 = 1.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         5         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0         0 
total reads: 13
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        665       629       676       662       728       779       928      1645       634       629       691       728       758       772       937      1936
dram[1]:        779       977       846       991       870      1140      1152      2406       779       928       837      1177       911      1184      1103      2572
dram[2]:        545       609       584       634       650       775       807      1406       543       572       570       652       648       746       736      1564
dram[3]:        540       571       569       629       615       722       815      1588       524       555       576       612       647       803       768      1779
dram[4]:        722       665       752       724       826       870      1199      1645       713       670       860       741       842       900      1091      1951
dram[5]:        596       580       640       608       703       699       973      1341       587       560       688       632       700       726       951      1522
maximum mf latency per bank:
dram[0]:        965       895       987      1069      1270      1444      1386      4247       949       975      1146      1606      1194      1350      1750      4627
dram[1]:        874      1230       951      1303      1124      1700      1774      5828       932      1223      1157      3632      1254      2051      1700      5062
dram[2]:        769      1000       801      1129      1564      1589      1795      3559       756       809       910       950      1067      1560      1535      4290
dram[3]:        678       765       719       937       937      1292      1650      4947       769       852       877       853      1090      1600      1653      4361
dram[4]:       1337       854      1283      1089      1497      1861      2621      3336      1333      1010      2549      1128      1389      1801      2910      5022
dram[5]:        999       827       893       884      1180      1119      2305      4204       876       831      2784       965      1114      1420      2322      5395

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120524 n_nop=59051 n_act=5023 n_pre=5007 n_req=6433 n_rd=51440 n_write=3 bw_util=0.8537
n_activity=111479 dram_eff=0.9229
bk0: 3096a 88310i bk1: 3208a 82335i bk2: 3040a 80124i bk3: 3184a 73854i bk4: 3192a 71021i bk5: 3264a 60976i bk6: 3088a 55697i bk7: 3328a 34482i bk8: 3424a 85479i bk9: 3344a 81523i bk10: 3216a 78961i bk11: 3416a 70470i bk12: 3000a 70136i bk13: 3240a 61481i bk14: 3184a 51205i bk15: 3216a 29247i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.0731
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120524 n_nop=57518 n_act=5210 n_pre=5194 n_req=6577 n_rd=52600 n_write=2 bw_util=0.8729
n_activity=112011 dram_eff=0.9392
bk0: 3208a 85647i bk1: 3272a 79235i bk2: 3040a 79628i bk3: 3208a 73563i bk4: 3280a 64993i bk5: 3328a 55245i bk6: 3256a 48556i bk7: 3368a 24866i bk8: 3408a 82300i bk9: 3472a 76928i bk10: 3400a 72017i bk11: 3472a 59197i bk12: 3136a 66133i bk13: 3248a 54992i bk14: 3216a 47625i bk15: 3288a 23991i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.9603
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120524 n_nop=59258 n_act=5037 n_pre=5021 n_req=6401 n_rd=51208 n_write=0 bw_util=0.8498
n_activity=111275 dram_eff=0.9204
bk0: 3160a 89818i bk1: 3096a 85078i bk2: 3144a 80057i bk3: 3072a 77992i bk4: 3248a 70963i bk5: 3200a 64131i bk6: 3248a 59756i bk7: 3104a 40925i bk8: 3328a 87939i bk9: 3400a 82292i bk10: 3376a 77682i bk11: 3200a 74192i bk12: 3192a 68899i bk13: 3048a 63785i bk14: 3208a 59728i bk15: 3184a 33366i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=7.92702
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120524 n_nop=57662 n_act=5251 n_pre=5235 n_req=6547 n_rd=52376 n_write=0 bw_util=0.8691
n_activity=111761 dram_eff=0.9373
bk0: 3232a 86822i bk1: 3176a 83622i bk2: 3184a 78116i bk3: 3088a 75506i bk4: 3304a 68321i bk5: 3256a 60284i bk6: 3304a 53982i bk7: 3248a 34476i bk8: 3480a 84680i bk9: 3408a 82419i bk10: 3408a 75827i bk11: 3376a 69315i bk12: 3240a 65010i bk13: 3152a 57435i bk14: 3288a 52400i bk15: 3232a 26436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.61795
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120524 n_nop=58916 n_act=5062 n_pre=5046 n_req=6441 n_rd=51488 n_write=12 bw_util=0.8546
n_activity=111522 dram_eff=0.9236
bk0: 3120a 87302i bk1: 3128a 84585i bk2: 3064a 80241i bk3: 3144a 73221i bk4: 3240a 67679i bk5: 3256a 59195i bk6: 3200a 53599i bk7: 3288a 35071i bk8: 3440a 83228i bk9: 3344a 80439i bk10: 3264a 74679i bk11: 3360a 69130i bk12: 3056a 68372i bk13: 3168a 58989i bk14: 3208a 50429i bk15: 3208a 31391i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.167
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=120524 n_nop=57603 n_act=5247 n_pre=5231 n_req=6558 n_rd=52440 n_write=3 bw_util=0.8702
n_activity=111697 dram_eff=0.939
bk0: 3216a 86583i bk1: 3216a 81363i bk2: 3064a 80629i bk3: 3216a 75940i bk4: 3264a 70460i bk5: 3304a 60318i bk6: 3304a 52578i bk7: 3320a 36986i bk8: 3384a 84975i bk9: 3472a 80859i bk10: 3400a 71226i bk11: 3392a 69280i bk12: 3144a 68480i bk13: 3240a 58336i bk14: 3216a 53342i bk15: 3288a 30141i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.17051

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 3155, Miss_rate = 0.573, Pending_hits = 1507, Reservation_fails = 307
L2_cache_bank[1]: Access = 5524, Miss = 3275, Miss_rate = 0.593, Pending_hits = 1418, Reservation_fails = 9944
L2_cache_bank[2]: Access = 5492, Miss = 3243, Miss_rate = 0.590, Pending_hits = 1569, Reservation_fails = 117
L2_cache_bank[3]: Access = 5524, Miss = 3332, Miss_rate = 0.603, Pending_hits = 1503, Reservation_fails = 39415
L2_cache_bank[4]: Access = 5492, Miss = 3238, Miss_rate = 0.590, Pending_hits = 1352, Reservation_fails = 0
L2_cache_bank[5]: Access = 5462, Miss = 3163, Miss_rate = 0.579, Pending_hits = 1514, Reservation_fails = 4981
L2_cache_bank[6]: Access = 5477, Miss = 3305, Miss_rate = 0.603, Pending_hits = 1359, Reservation_fails = 0
L2_cache_bank[7]: Access = 5462, Miss = 3242, Miss_rate = 0.594, Pending_hits = 1510, Reservation_fails = 2222
L2_cache_bank[8]: Access = 5524, Miss = 3199, Miss_rate = 0.579, Pending_hits = 1549, Reservation_fails = 3673
L2_cache_bank[9]: Access = 5462, Miss = 3237, Miss_rate = 0.593, Pending_hits = 1442, Reservation_fails = 8037
L2_cache_bank[10]: Access = 5524, Miss = 3249, Miss_rate = 0.588, Pending_hits = 1491, Reservation_fails = 680
L2_cache_bank[11]: Access = 5462, Miss = 3306, Miss_rate = 0.605, Pending_hits = 1400, Reservation_fails = 223
L2_total_cache_accesses = 65912
L2_total_cache_misses = 38944
L2_total_cache_miss_rate = 0.5908
L2_total_cache_pending_hits = 17614
L2_total_cache_reservation_fails = 69599
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9006
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17595
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 38935
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 68351
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 244
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 875
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 93
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 246
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.569

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.4657
	minimum = 6
	maximum = 637
Network latency average = 11.2214
	minimum = 6
	maximum = 637
Slowest packet = 29367
Flit latency average = 9.70391
	minimum = 6
	maximum = 637
Slowest flit = 87219
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.053472
	minimum = 0.0451225 (at node 1)
	maximum = 0.0604992 (at node 16)
Accepted packet rate average = 0.053472
	minimum = 0.0451225 (at node 1)
	maximum = 0.0604992 (at node 16)
Injected flit rate average = 0.160092
	minimum = 0.0452977 (at node 1)
	maximum = 0.301236 (at node 15)
Accepted flit rate average= 0.160092
	minimum = 0.0598202 (at node 20)
	maximum = 0.252949 (at node 0)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.4657 (1 samples)
	minimum = 6 (1 samples)
	maximum = 637 (1 samples)
Network latency average = 11.2214 (1 samples)
	minimum = 6 (1 samples)
	maximum = 637 (1 samples)
Flit latency average = 9.70391 (1 samples)
	minimum = 6 (1 samples)
	maximum = 637 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.053472 (1 samples)
	minimum = 0.0451225 (1 samples)
	maximum = 0.0604992 (1 samples)
Accepted packet rate average = 0.053472 (1 samples)
	minimum = 0.0451225 (1 samples)
	maximum = 0.0604992 (1 samples)
Injected flit rate average = 0.160092 (1 samples)
	minimum = 0.0452977 (1 samples)
	maximum = 0.301236 (1 samples)
Accepted flit rate average = 0.160092 (1 samples)
	minimum = 0.0598202 (1 samples)
	maximum = 0.252949 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 14 sec (74 sec)
gpgpu_simulation_rate = 330291 (inst/sec)
gpgpu_simulation_rate = 1233 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 72618.757812 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
