<?xml version="1.0"?>
<dblpperson name="Shaojun Wei" pid="39/6160" n="256">
<person key="homepages/39/6160" mdate="2009-06-10">
<author pid="39/6160">Shaojun Wei</author>
</person>
<r><article key="journals/jssc/TuWWCXSLDCLWXY21" mdate="2021-02-11">
<author orcid="0000-0003-2228-8829" pid="161/0248">Fengbin Tu</author>
<author pid="10/2312">Weiwei Wu</author>
<author orcid="0000-0002-8293-8881" pid="181/2842">Yang Wang</author>
<author pid="00/9546">Hongjiang Chen</author>
<author pid="75/1125">Feng Xiong</author>
<author pid="252/5454">Man Shi</author>
<author pid="14/5410">Ning Li</author>
<author pid="284/6116">Jinyi Deng</author>
<author pid="177/6565">Tianbao Chen</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<author orcid="0000-0003-2093-1788" pid="x/YuanXie">Yuan Xie 0001</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<title>Evolver: A Deep Learning Processor With On-Device Quantization-Voltage-Frequency Tuning.</title>
<pages>658-673</pages>
<year>2021</year>
<volume>56</volume>
<journal>IEEE J. Solid State Circuits</journal>
<number>2</number>
<ee>https://doi.org/10.1109/JSSC.2020.3021661</ee>
<url>db/journals/jssc/jssc56.html#TuWWCXSLDCLWXY21</url>
</article>
</r>
<r><article key="journals/tcasI/ZhuZYZDCWL21" mdate="2021-04-07">
<author orcid="0000-0002-8538-4546" pid="137/5770">Yihong Zhu</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author orcid="0000-0002-5204-1707" pid="261/7294">Bohan Yang 0004</author>
<author pid="144/0494">Wenping Zhu</author>
<author orcid="0000-0003-1047-1087" pid="137/1419">Chenchen Deng</author>
<author orcid="0000-0002-9090-5836" pid="65/4423">Chen Chen</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<title>LWRpro: An Energy-Efficient Configurable Crypto-Processor for Module-LWR.</title>
<pages>1146-1159</pages>
<year>2021</year>
<volume>68</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TCSI.2020.3048395</ee>
<url>db/journals/tcasI/tcasI68.html#ZhuZYZDCWL21</url>
</article>
</r>
<r><article key="journals/tmm/MoLZLYW21" mdate="2021-04-07">
<author orcid="0000-0002-3373-7178" pid="202/9559">Huiyu Mo</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0002-3276-4019" pid="144/0494">Wenping Zhu</author>
<author pid="72/872">Qiang Li</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>A 460 GOPS/W Improved Mnemonic Descent Method-Based Hardwired Accelerator for Face Alignment.</title>
<pages>1122-1135</pages>
<year>2021</year>
<volume>23</volume>
<journal>IEEE Trans. Multim.</journal>
<ee>https://doi.org/10.1109/TMM.2020.2993943</ee>
<url>db/journals/tmm/tmm23.html#MoLZLYW21</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/LiGYLW21" mdate="2021-02-09">
<author pid="16/6465">Cheng Li</author>
<author pid="184/7513">Jiangyuan Gu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Combining Memory Partitioning and Subtask Generation for Parallel Data Access on CGRAs.</title>
<pages>204-209</pages>
<year>2021</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/3394885.3431414</ee>
<crossref>conf/aspdac/2021</crossref>
<url>db/conf/aspdac/aspdac2021.html#LiGYLW21</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/ZhangGYLW21" mdate="2021-02-09">
<author pid="77/3067">Song Zhang</author>
<author pid="184/7513">Jiangyuan Gu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Multiple-Precision Multiply and Accumulation Design with Multiply-Add Merged Strategy for AI Accelerating.</title>
<pages>229-234</pages>
<year>2021</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/3394885.3431531</ee>
<crossref>conf/aspdac/2021</crossref>
<url>db/conf/aspdac/aspdac2021.html#ZhangGYLW21</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isscc/MoZHWLLYWL21" mdate="2021-03-10">
<author pid="202/9559">Huiyu Mo</author>
<author pid="144/0494">Wenping Zhu</author>
<author pid="05/8589">Wenjing Hu</author>
<author pid="32/3868">Guangbin Wang</author>
<author pid="72/872">Qiang Li</author>
<author pid="33/2805">Ang Li</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="55/17">Leibo Liu</author>
<title>9.2A 28nm 12.1TOPS/W Dual-Mode CNN Processor Using Effective-Weight-Based Convolution and Error-Compensation-Based Prediction.</title>
<pages>146-148</pages>
<year>2021</year>
<booktitle>ISSCC</booktitle>
<ee>https://doi.org/10.1109/ISSCC42613.2021.9365943</ee>
<crossref>conf/isscc/2021</crossref>
<url>db/conf/isscc/isscc2021.html#MoZHWLLYWL21</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isscc/GuoYSHLTWLCLWY21" mdate="2021-03-10">
<author pid="78/7198">Ruiqi Guo</author>
<author pid="287/1266">Zhiheng Yue</author>
<author pid="216/3686">Xin Si</author>
<author pid="237/4811">Te Hu</author>
<author pid="17/5705">Hao Li</author>
<author pid="287/2012">Limei Tang</author>
<author pid="247/1442">Yabing Wang</author>
<author pid="55/17">Leibo Liu</author>
<author pid="89/6934">Meng-Fan Chang</author>
<author pid="72/872">Qiang Li</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="98/3428">Shouyi Yin</author>
<title>15.4 A 5.99-to-691.1TOPS/W Tensor-Train In-Memory-Computing Processor Using Bit-Level-Sparsity-Based Optimization and Variable-Precision Quantization.</title>
<pages>242-244</pages>
<year>2021</year>
<booktitle>ISSCC</booktitle>
<ee>https://doi.org/10.1109/ISSCC42613.2021.9365989</ee>
<crossref>conf/isscc/2021</crossref>
<url>db/conf/isscc/isscc2021.html#GuoYSHLTWLCLWY21</url>
</inproceedings>
</r>
<r><article key="journals/csur/LiuZLLDHYW20" mdate="2020-08-16">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="69/6211-1">Jianfeng Zhu 0001</author>
<author pid="193/3911">Zhaoshi Li</author>
<author pid="154/7639">Yanan Lu</author>
<author pid="90/5987">Yangdong Deng</author>
<author pid="09/2621-1">Jie Han 0001</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Survey of Coarse-Grained Reconfigurable Architecture and Design: Taxonomy, Challenges, and Applications.</title>
<pages>118:1-118:39</pages>
<year>2020</year>
<volume>52</volume>
<journal>ACM Comput. Surv.</journal>
<number>6</number>
<ee>https://doi.org/10.1145/3357375</ee>
<url>db/journals/csur/csur52.html#LiuZLLDHYW20</url>
</article>
</r>
<r><article key="journals/jssc/PengLZYW20" mdate="2020-08-30">
<author orcid="0000-0003-3205-724X" pid="200/7824">Guiqiang Peng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0003-0651-0071" pid="34/4858">Sheng Zhou</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>A 2.92-Gb/s/W and 0.43-Gb/s/MG Flexible and Scalable CGRA-Based Baseband Processor for Massive MIMO Detection.</title>
<pages>505-519</pages>
<year>2020</year>
<volume>55</volume>
<journal>IEEE J. Solid State Circuits</journal>
<number>2</number>
<ee>https://doi.org/10.1109/JSSC.2019.2952839</ee>
<url>db/journals/jssc/jssc55.html#PengLZYW20</url>
</article>
</r>
<r><article key="journals/tc/ZhangQYZYWL20" mdate="2020-04-09">
<author orcid="0000-0002-2063-1550" pid="128/4245">Neng Zhang</author>
<author pid="30/980">Qiao Qin</author>
<author pid="71/9839">Hang Yuan</author>
<author pid="261/5077">Chenggao Zhou</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<title>NTTU: An Area-Efficient Low-Power NTT-Uncoupled Architecture for NTT-Based Multiplication.</title>
<pages>520-533</pages>
<year>2020</year>
<volume>69</volume>
<journal>IEEE Trans. Computers</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TC.2019.2958334</ee>
<url>db/journals/tc/tc69.html#ZhangQYZYWL20</url>
</article>
</r>
<r><article key="journals/tcad/WuLWWHDW20" mdate="2020-12-29">
<author orcid="0000-0001-7725-6221" pid="52/5736">Yibo Wu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0002-6112-1928" pid="56/4499-20">Liang Wang 0020</author>
<author pid="13/4318">Xiaohang Wang</author>
<author orcid="0000-0002-8849-4994" pid="09/2621-1">Jie Han 0001</author>
<author orcid="0000-0003-1047-1087" pid="137/1419">Chenchen Deng</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>Aggressive Fine-Grained Power Gating of NoC Buffers.</title>
<pages>3177-3189</pages>
<year>2020</year>
<volume>39</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TCAD.2020.3012170</ee>
<url>db/journals/tcad/tcad39.html#WuLWWHDW20</url>
</article>
</r>
<r><article key="journals/tcad/ZhengZOTLWY20" mdate="2020-12-17">
<author orcid="0000-0003-2991-8678" pid="207/3988">Shixuan Zheng</author>
<author pid="278/9158">Xianjue Zhang</author>
<author pid="278/8894">Daoli Ou</author>
<author pid="52/8419">Shibin Tang</author>
<author pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="98/3428">Shouyi Yin</author>
<title>Efficient Scheduling of Irregular Network Structures on CNN Accelerators.</title>
<pages>3408-3419</pages>
<year>2020</year>
<volume>39</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TCAD.2020.3012215</ee>
<url>db/journals/tcad/tcad39.html#ZhengZOTLWY20</url>
</article>
</r>
<r><article key="journals/tcas/DengWLZWLYW20" mdate="2020-05-27">
<author orcid="0000-0003-1047-1087" pid="137/1419">Chenchen Deng</author>
<author pid="72/6811-23">Bo Wang 0023</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="257/8573">Youyu Wu</author>
<author pid="66/3387">Hui Li</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>A 60 Gb/s-Level Coarse-Grained Reconfigurable Cryptographic Processor With Less Than 1-W Power.</title>
<pages>375-379</pages>
<year>2020</year>
<volume>67-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCSII.2019.2909046</ee>
<url>db/journals/tcas/tcasII67.html#DengWLZWLYW20</url>
</article>
</r>
<r><article key="journals/tcas/WangLHYYWZZWLCR20" mdate="2020-08-26">
<author pid="21/5494">Hang Wang</author>
<author pid="40/1491">Xiang Li</author>
<author pid="233/3078">Daqiang Han</author>
<author pid="233/3045">Shiquan Yu</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<author pid="07/256-1">Nanning Zheng 0001</author>
<author pid="128/0520">Xuchong Zhang</author>
<author pid="26/1205">Tiancheng Wang</author>
<author pid="84/10375">Wenchang Li</author>
<author pid="166/3228">Qiubo Chen</author>
<author pid="99/2460">Pengju Ren</author>
<author pid="81/2823">Xiaogang Wu</author>
<author orcid="0000-0003-2153-2906" pid="98/6690-1">Hongbin Sun 0001</author>
<author pid="22/6944">Zhiqiang Jiang</author>
<title>A 4K &#215; 2K@60fps Multifunctional Video Display Processor for High Perceptual Image Quality.</title>
<pages>451-463</pages>
<year>2020</year>
<volume>67-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCSI.2019.2921943</ee>
<url>db/journals/tcas/tcasI67.html#WangLHYYWZZWLCR20</url>
</article>
</r>
<r><article key="journals/tches/ZhangYCYWL20" mdate="2020-03-30">
<author pid="128/4245">Neng Zhang</author>
<author pid="261/7294">Bohan Yang 0004</author>
<author pid="65/4423">Chen Chen</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="55/17">Leibo Liu</author>
<title>Highly Efficient Architecture of NewHope-NIST on FPGA using Low-Complexity NTT/INTT.</title>
<pages>49-72</pages>
<year>2020</year>
<volume>2020</volume>
<journal>IACR Trans. Cryptogr. Hardw. Embed. Syst.</journal>
<number>2</number>
<ee type="oa">https://doi.org/10.13154/tches.v2020.i2.49-72</ee>
<url>db/journals/tches/tches2020.html#ZhangYCYWL20</url>
</article>
</r>
<r><article key="journals/tcsv/MoLZLLYW20" mdate="2020-12-17">
<author orcid="0000-0002-3373-7178" pid="202/9559">Huiyu Mo</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0002-3276-4019" pid="144/0494">Wenping Zhu</author>
<author pid="72/872">Qiang Li</author>
<author pid="29/5010">Hong Liu</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>A Multi-Task Hardwired Accelerator for Face Detection and Alignment.</title>
<pages>4284-4298</pages>
<year>2020</year>
<volume>30</volume>
<journal>IEEE Trans. Circuits Syst. Video Technol.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TCSVT.2019.2955463</ee>
<url>db/journals/tcsv/tcsv30.html#MoLZLLYW20</url>
</article>
</r>
<r><article key="journals/tpds/WangLHWYW20" mdate="2020-10-20">
<author orcid="0000-0002-6112-1928" pid="56/4499-20">Liang Wang 0020</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0002-8849-4994" pid="09/2621-1">Jie Han 0001</author>
<author pid="13/4318">Xiaohang Wang</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>Achieving Flexible Global Reconfiguration in NoCs Using Reconfigurable Rings.</title>
<pages>611-622</pages>
<year>2020</year>
<volume>31</volume>
<journal>IEEE Trans. Parallel Distributed Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TPDS.2019.2940190</ee>
<url>db/journals/tpds/tpds31.html#WangLHWYW20</url>
</article>
</r>
<r><article key="journals/tpds/LiuMZYW20" mdate="2020-10-02">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0003-3711-9518" pid="241/4275">Xingchen Man</author>
<author orcid="0000-0002-0485-8034" pid="69/6211-1">Jianfeng Zhu 0001</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>Pattern-Based Dynamic Compilation System for CGRAs With Online Configuration Transformation.</title>
<pages>2981-2994</pages>
<year>2020</year>
<volume>31</volume>
<journal>IEEE Trans. Parallel Distributed Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TPDS.2020.3007492</ee>
<url>db/journals/tpds/tpds31.html#LiuMZYW20</url>
</article>
</r>
<r><article key="journals/tsp/LiuPWZWYW20" mdate="2020-03-10">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0003-3205-724X" pid="200/7824">Guiqiang Peng</author>
<author orcid="0000-0002-1152-7647" pid="36/3184">Pan Wang</author>
<author orcid="0000-0003-0651-0071" pid="34/4858">Sheng Zhou</author>
<author pid="232/6800">Qiushi Wei</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>Energy- and Area-Efficient Recursive-Conjugate-Gradient-Based MMSE Detector for Massive MIMO Systems.</title>
<pages>573-588</pages>
<year>2020</year>
<volume>68</volume>
<journal>IEEE Trans. Signal Process.</journal>
<ee>https://doi.org/10.1109/TSP.2020.2964234</ee>
<url>db/journals/tsp/tsp68.html#LiuPWZWYW20</url>
</article>
</r>
<r><article key="journals/twc/WangLZPYW20" mdate="2020-09-06">
<author orcid="0000-0002-1152-7647" pid="36/3184">Pan Wang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0003-0651-0071" pid="34/4858">Sheng Zhou</author>
<author orcid="0000-0003-3205-724X" pid="200/7824">Guiqiang Peng</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Near-Optimal MIMO-SCMA Uplink Detection With Low-Complexity Expectation Propagation.</title>
<pages>1025-1037</pages>
<year>2020</year>
<volume>19</volume>
<journal>IEEE Trans. Wirel. Commun.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TWC.2019.2950314</ee>
<url>db/journals/twc/twc19.html#WangLZPYW20</url>
</article>
</r>
<r><inproceedings key="conf/asscc/YangKZLZWLGHLLZ20" mdate="2021-02-12">
<author pid="206/8058">Jianxun Yang</author>
<author pid="237/1003">Yuyao Kong</author>
<author pid="87/6853">Zhao Zhang</author>
<author pid="285/1515">Zhuangzhi Liu</author>
<author pid="01/2356">Jing Zhou</author>
<author pid="178/8638">Yiqi Wang</author>
<author pid="10/4223">Yonggang Liu</author>
<author pid="285/1497">Chenfu Guo</author>
<author pid="237/4811">Te Hu</author>
<author pid="82/865">Congcong Li</author>
<author pid="55/17">Leibo Liu</author>
<author pid="43/6657">Jin Zhang</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="181/2799">Jun Yang</author>
<author pid="98/3428">Shouyi Yin</author>
<title>A Time-Domain Computing-in-Memory based Processor using Predictable Decomposed Convolution for Arbitrary Quantized DNNs.</title>
<pages>1-4</pages>
<year>2020</year>
<booktitle>A-SSCC</booktitle>
<ee>https://doi.org/10.1109/A-SSCC48613.2020.9336145</ee>
<crossref>conf/asscc/2020</crossref>
<url>db/conf/asscc/asscc2020.html#YangKZLZWLGHLLZ20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/KouGWYY20" mdate="2020-10-14">
<author pid="276/2023">Mingyang Kou</author>
<author pid="184/7513">Jiangyuan Gu</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="72/2941">Hailong Yao</author>
<author pid="98/3428">Shouyi Yin</author>
<title>TAEM: Fast Transfer-Aware Effective Loop Mapping for Heterogeneous Resources on CGRA.</title>
<pages>1-6</pages>
<year>2020</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1109/DAC18072.2020.9218668</ee>
<crossref>conf/dac/2020</crossref>
<url>db/conf/dac/dac2020.html#KouGWYY20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/WangLW0DW20" mdate="2020-12-29">
<author orcid="0000-0002-6112-1928" pid="56/4499-20">Liang Wang 0020</author>
<author pid="55/17">Leibo Liu</author>
<author pid="13/4318">Xiaohang Wang</author>
<author pid="09/2621-1">Jie Han 0001</author>
<author pid="137/1419">Chenchen Deng</author>
<author pid="39/6160">Shaojun Wei</author>
<title>CDRing: Reconfigurable Ring Architecture by Exploiting Cycle Decomposition of Torus Topology.</title>
<pages>1-6</pages>
<year>2020</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1109/DAC18072.2020.9218647</ee>
<crossref>conf/dac/2020</crossref>
<url>db/conf/dac/dac2020.html#WangLW0DW20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/XiongTSWLWY20" mdate="2020-10-14">
<author pid="75/1125">Feng Xiong</author>
<author pid="161/0248">Fengbin Tu</author>
<author pid="252/5454">Man Shi</author>
<author pid="181/2842">Yang Wang</author>
<author pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="98/3428">Shouyi Yin</author>
<title>STC: Significance-aware Transform-based Codec Framework for External Memory Access Reduction.</title>
<pages>1-6</pages>
<year>2020</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1109/DAC18072.2020.9218522</ee>
<crossref>conf/dac/2020</crossref>
<url>db/conf/dac/dac2020.html#XiongTSWLWY20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fccm/LiLWY20" mdate="2020-06-25">
<author pid="14/5410">Ning Li</author>
<author pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="98/3428">Shouyi Yin</author>
<title>A High-performance Inference Accelerator Exploiting Patterned Sparsity in CNNs.</title>
<pages>243</pages>
<year>2020</year>
<booktitle>FCCM</booktitle>
<ee>https://doi.org/10.1109/FCCM48280.2020.00076</ee>
<crossref>conf/fccm/2020</crossref>
<url>db/conf/fccm/fccm2020.html#LiLWY20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icassp/LiJYSOLW20" mdate="2020-07-23">
<author pid="178/8826">Peishuo Li</author>
<author pid="238/0135">Zihang Jiang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="60/5451">Dandan Song</author>
<author pid="117/5669">Peng Ouyang</author>
<author pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>PAGAN: A Phase-Adapted Generative Adversarial Networks for Speech Enhancement.</title>
<pages>6234-6238</pages>
<year>2020</year>
<booktitle>ICASSP</booktitle>
<ee>https://doi.org/10.1109/ICASSP40776.2020.9054256</ee>
<crossref>conf/icassp/2020</crossref>
<url>db/conf/icassp/icassp2020.html#LiJYSOLW20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icdsp2/LuLLYW20" mdate="2021-03-18">
<author pid="154/7639">Yanan Lu</author>
<author pid="55/17">Leibo Liu</author>
<author pid="35/295">Jian Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Reconfigurable Branch Predictor for Spatial Computing Architectures.</title>
<pages>295-299</pages>
<year>2020</year>
<booktitle>ICDSP</booktitle>
<ee>https://doi.org/10.1145/3408127.3408168</ee>
<crossref>conf/icdsp2/2020</crossref>
<url>db/conf/icdsp2/icdsp2020.html#LuLLYW20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isca/YangLDLYWL20" mdate="2020-07-22">
<author pid="83/89">Yifan Yang</author>
<author pid="193/3911">Zhaoshi Li</author>
<author pid="90/5987">Yangdong Deng</author>
<author pid="90/9499">Zhiwei Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="55/17">Leibo Liu</author>
<title>GraphABCD: Scaling Out Graph Analytics with Asynchronous Block Coordinate Descent.</title>
<pages>419-432</pages>
<year>2020</year>
<booktitle>ISCA</booktitle>
<ee>https://doi.org/10.1109/ISCA45697.2020.00043</ee>
<crossref>conf/isca/2020</crossref>
<url>db/conf/isca/isca2020.html#YangLDLYWL20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/micro/ChenLXLYYWL20" mdate="2020-11-17">
<author pid="278/6842">Dibei Chen</author>
<author pid="193/3911">Zhaoshi Li</author>
<author pid="278/6012">Tianzhu Xiong</author>
<author pid="90/9499">Zhiwei Liu</author>
<author pid="181/2799">Jun Yang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="55/17">Leibo Liu</author>
<title>CATCAM: Constant-time Alteration Ternary CAM with Scalable In-Memory Architecture.</title>
<pages>342-355</pages>
<year>2020</year>
<booktitle>MICRO</booktitle>
<ee>https://doi.org/10.1109/MICRO50266.2020.00038</ee>
<crossref>conf/micro/2020</crossref>
<url>db/conf/micro/micro2020.html#ChenLXLYYWL20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/micro/MoLHZLLYCJW20" mdate="2020-11-17">
<author pid="202/9559">Huiyu Mo</author>
<author pid="55/17">Leibo Liu</author>
<author pid="05/8589">Wenjing Hu</author>
<author pid="144/0494">Wenping Zhu</author>
<author pid="72/872">Qiang Li</author>
<author pid="33/2805">Ang Li</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="49/6002">Jian Chen</author>
<author pid="31/2484">Xiaowei Jiang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>TFE: Energy-efficient Transferred Filter-based Engine to Compress and Accelerate Convolutional Neural Networks.</title>
<pages>751-765</pages>
<year>2020</year>
<booktitle>MICRO</booktitle>
<ee>https://doi.org/10.1109/MICRO50266.2020.00067</ee>
<crossref>conf/micro/2020</crossref>
<url>db/conf/micro/micro2020.html#MoLHZLLYCJW20</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/iacr/ZhuZYZDCWL20" mdate="2020-09-30">
<author pid="137/5770">Yihong Zhu</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="261/7294">Bohan Yang 0004</author>
<author pid="144/0494">Wenping Zhu</author>
<author pid="137/1419">Chenchen Deng</author>
<author pid="65/4423">Chen Chen</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="55/17">Leibo Liu</author>
<title>A High-performance Hardware Implementation of Saber Based on Karatsuba Algorithm.</title>
<pages>1037</pages>
<year>2020</year>
<volume>2020</volume>
<journal>IACR Cryptol. ePrint Arch.</journal>
<ee type="oa">https://eprint.iacr.org/2020/1037</ee>
<url>db/journals/iacr/iacr2020.html#ZhuZYZDCWL20</url>
</article>
</r>
<r><book key="books/sp/LiuPW19" mdate="2019-02-22">
<author pid="55/17">Leibo Liu</author>
<author pid="200/7824">Guiqiang Peng</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Massive MIMO Detection Algorithm and VLSI Architecture</title>
<publisher>Springer</publisher>
<year>2019</year>
<pages>1-336</pages>
<isbn>978-981-13-6361-0</isbn>
<ee>https://doi.org/10.1007/978-981-13-6362-7</ee>
</book>
</r>
<r><article key="journals/jssc/YinOYLLLW19" mdate="2020-08-30">
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-9905-0961" pid="206/8058">Jianxun Yang</author>
<author orcid="0000-0001-6388-3419" pid="187/8268">Tianyi Lu</author>
<author pid="216/9860">Xiudong Li</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>An Energy-Efficient Reconfigurable Processor for Binary-and Ternary-Weight Neural Networks With Flexible Data Bit Width.</title>
<pages>1120-1136</pages>
<year>2019</year>
<volume>54</volume>
<journal>IEEE J. Solid State Circuits</journal>
<number>4</number>
<ee>https://doi.org/10.1109/JSSC.2018.2881913</ee>
<url>db/journals/jssc/jssc54.html#YinOYLLLW19</url>
</article>
</r>
<r><article key="journals/tc/ZhaoOKYZWZ19" mdate="2019-08-10">
<author pid="237/8214">Yinglin Zhao</author>
<author orcid="0000-0001-6598-3472" pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0002-3169-6034" pid="138/9373">Wang Kang</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="43/8567">Youguang Zhang</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<author orcid="0000-0001-8088-0404" pid="48/5196">Weisheng Zhao</author>
<title>An STT-MRAM Based in Memory Architecture for Low Power Integral Computing.</title>
<pages>617-623</pages>
<year>2019</year>
<volume>68</volume>
<journal>IEEE Trans. Computers</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TC.2018.2879502</ee>
<url>db/journals/tc/tc68.html#ZhaoOKYZWZ19</url>
</article>
</r>
<r><article key="journals/tcad/HuangLHCYW19" mdate="2020-09-24">
<author pid="51/944">Hai Huang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="211/8631">Qihuan Huang</author>
<author pid="67/1326">Yingjie Chen</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>Low Area-Overhead Low-Entropy Masking Scheme (LEMS) Against Correlation Power Analysis Attack.</title>
<pages>208-219</pages>
<year>2019</year>
<volume>38</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCAD.2018.2802867</ee>
<url>db/journals/tcad/tcad38.html#HuangLHCYW19</url>
</article>
</r>
<r><article key="journals/tcad/YinTLOTLW19" mdate="2020-09-24">
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="52/8419">Shibin Tang</author>
<author pid="177/5557">Xinhan Lin</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0003-2228-8829" pid="161/0248">Fengbin Tu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>A High Throughput Acceleration for Hybrid Neural Networks With Efficient Resource Management on FPGA.</title>
<pages>678-691</pages>
<year>2019</year>
<volume>38</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2018.2821561</ee>
<url>db/journals/tcad/tcad38.html#YinTLOTLW19</url>
</article>
</r>
<r><article key="journals/tcad/LiuZYW19" mdate="2020-09-24">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0002-3276-4019" pid="144/0494">Wenping Zhu</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>A Binary-Feature-Based Object Recognition Accelerator With 22 M-Vector/s Throughput and 0.68 G-Vector/J Energy-Efficiency for Full-HD Resolution.</title>
<pages>1265-1277</pages>
<year>2019</year>
<volume>38</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TCAD.2018.2846634</ee>
<url>db/journals/tcad/tcad38.html#LiuZYW19</url>
</article>
</r>
<r><article key="journals/tcad/WangLLHLWYWM19" mdate="2020-10-20">
<author orcid="0000-0002-6112-1928" pid="56/4499-20">Liang Wang 0020</author>
<author pid="37/6989">Ping Lv</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0002-8849-4994" pid="09/2621-1">Jie Han 0001</author>
<author pid="l/HofungLeung">Ho-fung Leung</author>
<author pid="13/4318">Xiaohang Wang</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<author pid="46/5280">Terrence S. T. Mak</author>
<title>A Lifetime Reliability-Constrained Runtime Mapping for Throughput Optimization in Many-Core Systems.</title>
<pages>1771-1784</pages>
<year>2019</year>
<volume>38</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TCAD.2018.2855168</ee>
<url>db/journals/tcad/tcad38.html#WangLLHLWYWM19</url>
</article>
</r>
<r><article key="journals/tcad/LiuYLSLWFZ19" mdate="2020-09-24">
<author orcid="0000-0002-1591-0635" pid="123/8216">Dajiang Liu</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0003-4932-3655" pid="30/6124">Guojie Luo</author>
<author orcid="0000-0002-3152-1760" pid="149/2472">Jiaxing Shang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<author pid="64/4429-2">Yong Feng 0002</author>
<author orcid="0000-0001-5057-8431" pid="30/6192">Shangbo Zhou</author>
<title>Data-Flow Graph Mapping Optimization for CGRA With Deep Reinforcement Learning.</title>
<pages>2271-2283</pages>
<year>2019</year>
<volume>38</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TCAD.2018.2878183</ee>
<url>db/journals/tcad/tcad38.html#LiuYLSLWFZ19</url>
</article>
</r>
<r><article key="journals/tcas/ShiOYLW19" mdate="2020-05-27">
<author pid="252/5454">Man Shi</author>
<author orcid="0000-0001-6598-3472" pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>A Fast and Power-Efficient Hardware Architecture for Non-Maximum Suppression.</title>
<pages>1870-1874</pages>
<year>2019</year>
<volume>66-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TCSII.2019.2893527</ee>
<url>db/journals/tcas/tcasII66.html#ShiOYLW19</url>
</article>
</r>
<r><article key="journals/tcas/ZhengOSLLWY19" mdate="2020-05-22">
<author orcid="0000-0003-2991-8678" pid="207/3988">Shixuan Zheng</author>
<author pid="117/5669">Peng Ouyang</author>
<author pid="60/5451">Dandan Song</author>
<author pid="216/9860">Xiudong Li</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<title>An Ultra-Low Power Binarized Convolutional Neural Network-Based Speech Recognition Processor With On-Chip Self-Learning.</title>
<pages>4648-4661</pages>
<year>2019</year>
<volume>66-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TCSI.2019.2942092</ee>
<url>db/journals/tcas/tcasI66.html#ZhengOSLLWY19</url>
</article>
</r>
<r><article key="journals/tcsv/TuYOLW19" mdate="2020-08-25">
<author orcid="0000-0003-2228-8829" pid="161/0248">Fengbin Tu</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-6598-3472" pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>Reconfigurable Architecture for Neural Approximation in Multimedia Computing.</title>
<pages>892-906</pages>
<year>2019</year>
<volume>29</volume>
<journal>IEEE Trans. Circuits Syst. Video Technol.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TCSVT.2018.2812781</ee>
<url>db/journals/tcsv/tcsv29.html#TuYOLW19</url>
</article>
</r>
<r><article key="journals/tcsv/LiuWZMWYSW19" mdate="2020-08-25">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="64/5630">Qiang Wang</author>
<author orcid="0000-0002-3276-4019" pid="144/0494">Wenping Zhu</author>
<author orcid="0000-0002-3373-7178" pid="202/9559">Huiyu Mo</author>
<author orcid="0000-0003-1524-6364" pid="154/2965">Tianchen Wang</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="94/5536">Yiyu Shi</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>A Face Alignment Accelerator Based on Optimized Coarse-to-Fine Shape Searching.</title>
<pages>2467-2481</pages>
<year>2019</year>
<volume>29</volume>
<journal>IEEE Trans. Circuits Syst. Video Technol.</journal>
<number>8</number>
<ee>https://doi.org/10.1109/TCSVT.2018.2867499</ee>
<url>db/journals/tcsv/tcsv29.html#LiuWZMWYSW19</url>
</article>
</r>
<r><article key="journals/tmm/MoLZYW19" mdate="2020-10-01">
<author orcid="0000-0002-3373-7178" pid="202/9559">Huiyu Mo</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0002-3276-4019" pid="144/0494">Wenping Zhu</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>Face Alignment With Expression- and Pose-Based Adaptive Initialization.</title>
<pages>943-956</pages>
<year>2019</year>
<volume>21</volume>
<journal>IEEE Trans. Multim.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TMM.2018.2867262</ee>
<url>db/journals/tmm/tmm21.html#MoLZYW19</url>
</article>
</r>
<r><article key="journals/tpds/YinTLOTLZXLXW19" mdate="2020-10-02">
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="52/8419">Shibin Tang</author>
<author pid="177/5557">Xinhan Lin</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0003-2228-8829" pid="161/0248">Fengbin Tu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="66/8314">Jishen Zhao</author>
<author pid="47/4804">Cong Xu</author>
<author pid="91/9920">Shuangchen Li</author>
<author orcid="0000-0003-2093-1788" pid="x/YuanXie">Yuan Xie 0001</author>
<author orcid="0000-0001-5117-7920" pid="39/6160">Shaojun Wei</author>
<title>Parana: A Parallel Neural Architecture Considering Thermal Problem of 3D Stacked Memory.</title>
<pages>146-160</pages>
<year>2019</year>
<volume>30</volume>
<journal>IEEE Trans. Parallel Distributed Syst.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/TPDS.2018.2858230</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TPDS.2018.2858230</ee>
<url>db/journals/tpds/tpds30.html#YinTLOTLZXLXW19</url>
</article>
</r>
<r><inproceedings key="conf/asru/ChenYSOLW19" mdate="2020-02-24">
<author pid="16/3283">Xi Chen</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="60/5451">Dandan Song</author>
<author pid="117/5669">Peng Ouyang</author>
<author pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Small-Footprint Keyword Spotting with Graph Convolutional Network.</title>
<pages>539-546</pages>
<year>2019</year>
<booktitle>ASRU</booktitle>
<ee>https://doi.org/10.1109/ASRU46091.2019.9004005</ee>
<crossref>conf/asru/2019</crossref>
<url>db/conf/asru/asru2019.html#ChenYSOLW19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/asscc/ZhangWWWC19" mdate="2020-04-19">
<author pid="15/743">Jilin Zhang</author>
<author pid="17/995">Hui Wu</author>
<author pid="258/3118">Jinsong Wei</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="52/4150">Hong Chen</author>
<title>An Asynchronous Reconfigurable SNN Accelerator With Event-Driven Time Step Update.</title>
<pages>213-216</pages>
<year>2019</year>
<booktitle>A-SSCC</booktitle>
<ee>https://doi.org/10.1109/A-SSCC47793.2019.9056903</ee>
<crossref>conf/asscc/2019</crossref>
<url>db/conf/asscc/asscc2019.html#ZhangWWWC19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/MoLZLLHWW19" mdate="2020-10-25">
<author pid="202/9559">Huiyu Mo</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="144/0494">Wenping Zhu</author>
<author pid="72/872">Qiang Li</author>
<author pid="29/5010">Hong Liu</author>
<author pid="05/8589">Wenjing Hu</author>
<author pid="72/628">Yao Wang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A 1.17 TOPS/W, 150fps Accelerator for Multi-Face Detection and Alignment.</title>
<pages>80</pages>
<year>2019</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3316781.3317736</ee>
<ee>http://ieeexplore.ieee.org/document/8806868</ee>
<crossref>conf/dac/2019</crossref>
<url>db/conf/dac/dac2019.html#MoLZLLHWW19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/LiuLZLMW19" mdate="2020-03-27">
<author pid="29/5010">Hong Liu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="144/0494">Wenping Zhu</author>
<author pid="72/872">Qiang Li</author>
<author pid="202/9559">Huiyu Mo</author>
<author pid="39/6160">Shaojun Wei</author>
<title>L-MPC: A LUT based Multi-Level Prediction-Correction Architecture for Accelerating Binary-Weight Hourglass Network.</title>
<pages>192</pages>
<year>2019</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3316781.3317854</ee>
<ee>http://ieeexplore.ieee.org/document/8806912</ee>
<crossref>conf/dac/2019</crossref>
<url>db/conf/dac/dac2019.html#LiuLZLMW19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/ManLZW19" mdate="2020-10-25">
<author pid="241/4275">Xingchen Man</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="69/6211-1">Jianfeng Zhu 0001</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A General Pattern-Based Dynamic Compilation Framework for Coarse-Grained Reconfigurable Architectures.</title>
<pages>195</pages>
<year>2019</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3316781.3317745</ee>
<ee>http://ieeexplore.ieee.org/document/8806841</ee>
<crossref>conf/dac/2019</crossref>
<url>db/conf/dac/dac2019.html#ManLZW19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpga/YanLLYW19" mdate="2020-03-27">
<author pid="95/4747">Hui Yan</author>
<author pid="193/3911">Zhaoshi Li</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Constructing Concurrent Data Structures on FPGA with Channels.</title>
<pages>172-177</pages>
<year>2019</year>
<booktitle>FPGA</booktitle>
<ee>https://doi.org/10.1145/3289602.3293921</ee>
<crossref>conf/fpga/2019</crossref>
<url>db/conf/fpga/fpga2019.html#YanLLYW19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/PanOZYZWZ19" mdate="2019-05-16">
<author pid="76/1503">Yu Pan</author>
<author pid="117/5669">Peng Ouyang</author>
<author pid="237/8214">Yinglin Zhao</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="43/8567">Youguang Zhang</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="48/5196">Weisheng Zhao</author>
<title>A Skyrmion Racetrack Memory based Computing In-memory Architecture for Binary Neural Convolutional Network.</title>
<pages>271-274</pages>
<year>2019</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/3299874.3318015</ee>
<crossref>conf/glvlsi/2019</crossref>
<url>db/conf/glvlsi/glvlsi2019.html#PanOZYZWZ19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/hotchips/LiuLLZWSPYW19" mdate="2020-08-16">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="63/9431">Ao Luo</author>
<author pid="33/1501">Guanhua Li</author>
<author pid="69/6211-1">Jianfeng Zhu 0001</author>
<author pid="84/2694">Yong Wang</author>
<author pid="251/2805">Gang Shan</author>
<author pid="64/7666">Jianfeng Pan</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Jintide&#174;: A Hardware Security Enhanced Server CPU with Xeon&#174; Cores under Runtime Surveillance by an In-Package Dynamically Reconfigurable Processor.</title>
<pages>1-25</pages>
<year>2019</year>
<booktitle>Hot Chips Symposium</booktitle>
<ee>https://doi.org/10.1109/HOTCHIPS.2019.8875682</ee>
<crossref>conf/hotchips/2019</crossref>
<url>db/conf/hotchips/hotchips2019.html#LiuLLZWSPYW19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/LuLLWYW19" mdate="2020-03-27">
<author pid="31/6932">Kai Lu</author>
<author pid="193/3911">Zhaoshi Li</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/7308">Jiawei Wang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>ReDESK: A Reconfigurable Dataflow Engine for Sparse Kernels on Heterogeneous Platforms.</title>
<pages>1-8</pages>
<year>2019</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD45719.2019.8942089</ee>
<crossref>conf/iccad/2019</crossref>
<url>db/conf/iccad/iccad2019.html#LuLLWYW19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/YuanGC0WYDLGZ19" mdate="2020-06-15">
<author pid="71/9839">Hang Yuan</author>
<author pid="71/6601">Wei Guo</author>
<author orcid="0000-0002-8897-6176" pid="95/137">Chip-Hong Chang</author>
<author pid="52/4472-3">Yuan Cao 0003</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="137/1419">Chenchen Deng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="66/1828">Wei Ge</author>
<author pid="21/3626">Fan Zhang</author>
<title>A Reliable Physical Unclonable Function Based on Differential Charging Capacitors.</title>
<pages>1-5</pages>
<year>2019</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2019.8702728</ee>
<crossref>conf/iscas/2019</crossref>
<url>db/conf/iscas/iscas2019.html#YuanGC0WYDLGZ19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isvlsi/XiongTYW19" mdate="2019-09-24">
<author pid="75/1125">Feng Xiong</author>
<author pid="161/0248">Fengbin Tu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Towards Efficient Compact Network Training on Edge-Devices.</title>
<pages>61-67</pages>
<year>2019</year>
<booktitle>ISVLSI</booktitle>
<ee>https://doi.org/10.1109/ISVLSI.2019.00020</ee>
<crossref>conf/isvlsi/2019</crossref>
<url>db/conf/isvlsi/isvlsi2019.html#XiongTYW19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/micro/LiLDWLYW19" mdate="2020-03-27">
<author pid="193/3911">Zhaoshi Li</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="90/5987">Yangdong Deng</author>
<author pid="98/7308">Jiawei Wang</author>
<author pid="90/9499">Zhiwei Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>FPGA-Accelerated Optimistic Concurrency Control for Transactional Memory.</title>
<pages>911-923</pages>
<year>2019</year>
<booktitle>MICRO</booktitle>
<ee>https://doi.org/10.1145/3352460.3358270</ee>
<crossref>conf/micro/2019</crossref>
<url>db/conf/micro/micro2019.html#LiLDWLYW19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nanoarch/YangLZWY19" mdate="2020-12-29">
<author orcid="0000-0001-9905-0961" pid="206/8058">Jianxun Yang</author>
<author pid="55/17">Leibo Liu</author>
<author pid="43/6657">Jin Zhang</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="98/3428">Shouyi Yin</author>
<title>An Energy-Efficient Architecture for Accelerating Inference of Memory-Augmented Neural Networks.</title>
<pages>1-6</pages>
<year>2019</year>
<booktitle>NANOARCH</booktitle>
<ee>https://doi.org/10.1109/NANOARCH47378.2019.181289</ee>
<crossref>conf/nanoarch/2019</crossref>
<url>db/conf/nanoarch/nanoarch2019.html#YangLZWY19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/newcas/WuYTLW19" mdate="2020-02-04">
<author pid="10/2312">Weiwei Wu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="161/0248">Fengbin Tu</author>
<author pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>MoNA: Mobile Neural Architecture with Reconfigurable Parallel Dimensions.</title>
<pages>1-4</pages>
<year>2019</year>
<booktitle>NEWCAS</booktitle>
<ee>https://doi.org/10.1109/NEWCAS44328.2019.8961273</ee>
<crossref>conf/newcas/2019</crossref>
<url>db/conf/newcas/newcas2019.html#WuYTLW19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsic/GuoLZWOKCCLLCWY19" mdate="2020-10-25">
<author orcid="0000-0003-4729-7385" pid="78/7198">Ruiqi Guo</author>
<author pid="10/4223">Yonggang Liu</author>
<author pid="207/3988">Shixuan Zheng</author>
<author pid="181/8504">Ssu-Yen Wu</author>
<author pid="117/5669">Peng Ouyang</author>
<author pid="176/6156">Win-San Khwa</author>
<author pid="16/3283">Xi Chen</author>
<author pid="216/3315">Jia-Jing Chen</author>
<author pid="216/9860">Xiudong Li</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="89/6934">Meng-Fan Chang</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="98/3428">Shouyi Yin</author>
<title>A 5.1pJ/Neuron 127.3us/Inference RNN-based Speech Recognition Processor using 16 Computing-in-Memory SRAM Macros in 65nm CMOS.</title>
<pages>120-</pages>
<year>2019</year>
<booktitle>VLSI Circuits</booktitle>
<ee>https://doi.org/10.23919/VLSIC.2019.8778028</ee>
<crossref>conf/vlsic/2019</crossref>
<url>db/conf/vlsic/vlsic2019.html#GuoLZWOKCCLLCWY19</url>
</inproceedings>
</r>
<r><article publtype="informal" key="journals/corr/abs-1912-05124" mdate="2020-01-02">
<author pid="16/3283">Xi Chen</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="60/5451">Dandan Song</author>
<author pid="117/5669">Peng Ouyang</author>
<author pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Small-footprint Keyword Spotting with Graph Convolutional Network.</title>
<year>2019</year>
<volume>abs/1912.05124</volume>
<journal>CoRR</journal>
<ee type="oa">http://arxiv.org/abs/1912.05124</ee>
<url>db/journals/corr/corr1912.html#abs-1912-05124</url>
</article>
</r>
<r><article key="journals/access/YinLYXLW18" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-6388-3419" pid="187/8268">Tianyi Lu</author>
<author pid="179/0131">Xianqing Yao</author>
<author pid="187/8303">Zhicong Xie</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Multi-Bank Memory Aware Force Directed Scheduling for High-Level Synthesis.</title>
<pages>7526-7540</pages>
<year>2018</year>
<volume>6</volume>
<journal>IEEE Access</journal>
<ee type="oa">https://doi.org/10.1109/ACCESS.2018.2798586</ee>
<url>db/journals/access/access6.html#YinLYXLW18</url>
</article>
</r>
<r><article key="journals/cal/LiLDYW18" mdate="2020-03-15">
<author orcid="0000-0003-0786-9350" pid="193/3911">Zhaoshi Li</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="90/5987">Yangdong Deng</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Breaking the Synchronization Bottleneck with Reconfigurable Transactional Execution.</title>
<pages>147-150</pages>
<year>2018</year>
<volume>17</volume>
<journal>IEEE Comput. Archit. Lett.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/LCA.2018.2828402</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/LCA.2018.2828402</ee>
<url>db/journals/cal/cal17.html#LiLDYW18</url>
</article>
</r>
<r><article key="journals/ijon/LiangYLLW18" mdate="2020-03-27">
<author orcid="0000-0003-0881-5549" pid="20/1080">Shuang Liang</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="l/WayneLuk">Wayne Luk</author>
<author pid="39/6160">Shaojun Wei</author>
<title>FP-BNN: Binarized neural network on FPGA.</title>
<pages>1072-1086</pages>
<year>2018</year>
<volume>275</volume>
<journal>Neurocomputing</journal>
<ee>https://doi.org/10.1016/j.neucom.2017.09.046</ee>
<url>db/journals/ijon/ijon275.html#LiangYLLW18</url>
</article>
</r>
<r><article key="journals/jolpe/HuTYW18" mdate="2020-05-22">
<author pid="149/9822">Ruofei Hu</author>
<author pid="235/0780">Binren Tian</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Optimization of Softmax Layer in Deep Neural Network Using Integral Stochastic Computation.</title>
<pages>475-480</pages>
<year>2018</year>
<volume>14</volume>
<journal>J. Low Power Electron.</journal>
<number>4</number>
<ee>https://doi.org/10.1166/jolpe.2018.1579</ee>
<url>db/journals/jolpe/jolpe14.html#HuTYW18</url>
</article>
</r>
<r><article key="journals/jssc/YinOTTLZLGLW18" mdate="2020-08-30">
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author pid="52/8419">Shibin Tang</author>
<author orcid="0000-0003-2228-8829" pid="161/0248">Fengbin Tu</author>
<author pid="216/9860">Xiudong Li</author>
<author orcid="0000-0003-2991-8678" pid="207/3988">Shixuan Zheng</author>
<author orcid="0000-0001-6388-3419" pid="187/8268">Tianyi Lu</author>
<author orcid="0000-0003-1190-7524" pid="184/7513">Jiangyuan Gu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A High Energy Efficient Reconfigurable Hybrid Neural Network Processor for Deep Learning Applications.</title>
<pages>968-982</pages>
<year>2018</year>
<volume>53</volume>
<journal>IEEE J. Solid State Circuits</journal>
<number>4</number>
<ee>https://doi.org/10.1109/JSSC.2017.2778281</ee>
<url>db/journals/jssc/jssc53.html#YinOTTLZLGLW18</url>
</article>
</r>
<r><article key="journals/tcad/YinXMOLW18" mdate="2020-09-24">
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="187/8303">Zhicong Xie</author>
<author pid="163/3693">Chenyue Meng</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Memory Partitioning for Parallel Multipattern Data Access in Multiple Data Arrays.</title>
<pages>431-444</pages>
<year>2018</year>
<volume>37</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCAD.2017.2693274</ee>
<url>db/journals/tcad/tcad37.html#YinXMOLW18</url>
</article>
</r>
<r><article key="journals/tcad/LiuZWZYM18" mdate="2020-09-24">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0002-6441-6748" pid="190/6019">Zhuoquan Zhou</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="216/7153">Shengyang Mao</author>
<title>DRMaSV: Enhanced Capability Against Hardware Trojans in Coarse Grained Reconfigurable Architectures.</title>
<pages>782-795</pages>
<year>2018</year>
<volume>37</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCAD.2017.2729340</ee>
<url>db/journals/tcad/tcad37.html#LiuZWZYM18</url>
</article>
</r>
<r><article key="journals/tcad/LiuYYW18" mdate="2020-09-24">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0002-8221-7670" pid="01/2478-5">Chen Yang 0005</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>CDPM: Context-Directed Pattern Matching Prefetching to Improve Coarse-Grained Reconfigurable Array Performance.</title>
<pages>1171-1184</pages>
<year>2018</year>
<volume>37</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TCAD.2017.2748026</ee>
<url>db/journals/tcad/tcad37.html#LiuYYW18</url>
</article>
</r>
<r><article key="journals/tcad/YanYTLW18" mdate="2020-09-24">
<author pid="228/2666">Jiale Yan</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="161/0248">Fengbin Tu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>GNA: Reconfigurable and Efficient Architecture for Generative Network Acceleration.</title>
<pages>2519-2529</pages>
<year>2018</year>
<volume>37</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TCAD.2018.2857258</ee>
<url>db/journals/tcad/tcad37.html#YanYTLW18</url>
</article>
</r>
<r><article key="journals/tcad/LiuWDZYW18" mdate="2020-09-24">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="72/6811-23">Bo Wang 0023</author>
<author orcid="0000-0003-1047-1087" pid="137/1419">Chenchen Deng</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Anole: A Highly Efficient Dynamically Reconfigurable Crypto-Processor for Symmetric-Key Algorithms.</title>
<pages>3081-3094</pages>
<year>2018</year>
<volume>37</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TCAD.2018.2801229</ee>
<url>db/journals/tcad/tcad37.html#LiuWDZYW18</url>
</article>
</r>
<r><article key="journals/tcas/LiuLYDYW18" mdate="2020-05-27">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="193/3911">Zhaoshi Li</author>
<author orcid="0000-0002-8221-7670" pid="01/2478-5">Chen Yang 0005</author>
<author orcid="0000-0003-1047-1087" pid="137/1419">Chenchen Deng</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>HReA: An Energy-Efficient Embedded Dynamically Reconfigurable Fabric for 13-Dwarfs Processing.</title>
<pages>381-385</pages>
<year>2018</year>
<volume>65-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TCSII.2017.2728814</ee>
<url>db/journals/tcas/tcasII65.html#LiuLYDYW18</url>
</article>
</r>
<r><article key="journals/tcas/PengLZYW18" mdate="2020-05-22">
<author orcid="0000-0003-3205-724X" pid="200/7824">Guiqiang Peng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0003-0651-0071" pid="34/4858">Sheng Zhou</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A 1.58 Gbps/W 0.40 Gbps/mm2 ASIC Implementation of MMSE Detection for $128\times 8~64$ -QAM Massive MIMO in 65 nm CMOS.</title>
<pages>1717-1730</pages>
<year>2018</year>
<volume>65-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TCSI.2017.2754282</ee>
<url>db/journals/tcas/tcasI65.html#PengLZYW18</url>
</article>
</r>
<r><article key="journals/tcas/OuyangYLZZW18" mdate="2020-05-22">
<author orcid="0000-0001-6598-3472" pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="43/8567">Youguang Zhang</author>
<author pid="48/5196">Weisheng Zhao</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Fast and Power-Efficient Hardware Architecture for Visual Feature Detection in Affine-SIFT.</title>
<pages>3362-3375</pages>
<year>2018</year>
<volume>65-I</volume>
<journal>IEEE Trans. Circuits Syst. I Regul. Pap.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TCSI.2018.2806447</ee>
<url>db/journals/tcas/tcasI65.html#OuyangYLZZW18</url>
</article>
</r>
<r><article key="journals/tpds/GuYLW18" mdate="2020-10-02">
<author orcid="0000-0003-1190-7524" pid="184/7513">Jiangyuan Gu</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Stress-Aware Loops Mapping on CGRAs with Dynamic Multi-Map Reconfiguration.</title>
<pages>2105-2120</pages>
<year>2018</year>
<volume>29</volume>
<journal>IEEE Trans. Parallel Distributed Syst.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TPDS.2018.2816955</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TPDS.2018.2816955</ee>
<url>db/journals/tpds/tpds29.html#GuYLW18</url>
</article>
</r>
<r><article key="journals/tpds/LuLDWYSW18" mdate="2020-10-02">
<author orcid="0000-0002-8991-7944" pid="154/7639">Yanan Lu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="90/5987">Yangdong Deng</author>
<author pid="81/1232-4">Jian Weng 0004</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="94/5536">Yiyu Shi</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Triggered-Issuance and Triggered-Execution: A Control Paradigm to Minimize Pipeline Stalls in Distributed Controlled Coarse-Grained Reconfigurable Arrays.</title>
<pages>2360-2372</pages>
<year>2018</year>
<volume>29</volume>
<journal>IEEE Trans. Parallel Distributed Syst.</journal>
<number>10</number>
<ee>https://doi.org/10.1109/TPDS.2018.2822708</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TPDS.2018.2822708</ee>
<url>db/journals/tpds/tpds29.html#LuLDWYSW18</url>
</article>
</r>
<r><article key="journals/tsp/PengLZXYW18" mdate="2020-03-27">
<author orcid="0000-0003-3205-724X" pid="200/7824">Guiqiang Peng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author orcid="0000-0003-0651-0071" pid="34/4858">Sheng Zhou</author>
<author pid="25/6299">Yang Xue</author>
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Algorithm and Architecture of a Low-Complexity and High-Parallelism Preprocessing-Based K -Best Detector for Large-Scale MIMO Systems.</title>
<pages>1860-1875</pages>
<year>2018</year>
<volume>66</volume>
<journal>IEEE Trans. Signal Process.</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TSP.2018.2799191</ee>
<url>db/journals/tsp/tsp66.html#PengLZXYW18</url>
</article>
</r>
<r><article key="journals/tvlsi/YinLXLW18" mdate="2020-03-11">
<author orcid="0000-0003-2309-572X" pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-6388-3419" pid="187/8268">Tianyi Lu</author>
<author pid="187/8303">Zhicong Xie</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Bit-Level Disturbance-Aware Memory Partitioning for Parallel Data Access for MLC STT-RAM.</title>
<pages>2345-2357</pages>
<year>2018</year>
<volume>26</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>11</number>
<ee>http://doi.ieeecomputersociety.org/10.1109/TVLSI.2018.2862388</ee>
<url>db/journals/tvlsi/tvlsi26.html#YinLXLW18</url>
</article>
</r>
<r><inproceedings key="conf/apccas/WangSZCRWYJLHYW18" mdate="2020-08-26">
<author pid="21/5494">Hang Wang</author>
<author pid="98/6690-1">Hongbin Sun 0001</author>
<author pid="128/0520">Xuchong Zhang</author>
<author pid="166/3228">Qiubo Chen</author>
<author pid="99/2460">Pengju Ren</author>
<author pid="81/2823">Xiaogang Wu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="22/6944">Zhiqiang Jiang</author>
<author pid="40/1491">Xiang Li</author>
<author pid="233/3078">Daqiang Han</author>
<author pid="233/3045">Shiquan Yu</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="07/256-1">Nanning Zheng 0001</author>
<title>A 4K&#215;2K@60fps Multi-format Multi-function Display Processor for High Perceptual Quality.</title>
<pages>427-430</pages>
<year>2018</year>
<booktitle>APCCAS</booktitle>
<ee>https://doi.org/10.1109/APCCAS.2018.8605706</ee>
<crossref>conf/apccas/2018</crossref>
<url>db/conf/apccas/apccas2018.html#WangSZCRWYJLHYW18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/asscc/ChenWWHC18" mdate="2019-01-07">
<author pid="145/2163">Weijia Chen</author>
<author pid="17/995">Hui Wu</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="02/6123">Anping He</author>
<author pid="52/4150">Hong Chen</author>
<title>An Asynchronous Energy-Efficient CNN Accelerator with Reconfigurable Architecture.</title>
<pages>51-54</pages>
<year>2018</year>
<booktitle>A-SSCC</booktitle>
<ee>https://doi.org/10.1109/ASSCC.2018.8579304</ee>
<crossref>conf/asscc/2018</crossref>
<url>db/conf/asscc/asscc2018.html#ChenWWHC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/asscc/PengLWWYW18" mdate="2020-03-27">
<author pid="200/7824">Guiqiang Peng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="232/6800">Qiushi Wei</author>
<author pid="72/628">Yao Wang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A 2.69 Mbps/mW 1.09 Mbps/kGE Conjugate Gradient-based MMSE Detector for 64-QAM 128&#215;8 Massive MIMO Systems.</title>
<pages>191-194</pages>
<year>2018</year>
<booktitle>A-SSCC</booktitle>
<ee>https://doi.org/10.1109/ASSCC.2018.8579260</ee>
<crossref>conf/asscc/2018</crossref>
<url>db/conf/asscc/asscc2018.html#PengLWWYW18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/cyberc/YuanLLYW18" mdate="2020-03-27">
<author pid="71/9839">Hang Yuan</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="66/3387">Hui Li</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Full Multicast Reconfigurable Non-blocking Permutation Network.</title>
<year>2018</year>
<booktitle>CyberC</booktitle>
<ee>https://doi.org/10.1109/CyberC.2018.00092</ee>
<crossref>conf/cyberc/2018</crossref>
<url>db/conf/cyberc/cyberc2018.html#YuanLLYW18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/LinYTLLW18" mdate="2020-03-27">
<author pid="177/5557">Xinhan Lin</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="161/0248">Fengbin Tu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="87/9032">Xiangyu Li</author>
<author pid="39/6160">Shaojun Wei</author>
<title>LCP: a layer clusters paralleling mapping method for accelerating inception and residual networks on FPGA.</title>
<pages>16:1-16:6</pages>
<year>2018</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3195970.3196067</ee>
<ee>https://doi.org/10.1109/DAC.2018.8465777</ee>
<crossref>conf/dac/2018</crossref>
<url>db/conf/dac/dac2018.html#LinYTLLW18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/ZhengLYLW18" mdate="2020-03-27">
<author pid="207/3988">Shixuan Zheng</author>
<author pid="10/4223">Yonggang Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>An efficient kernel transformation architecture for binary- and ternary-weight neural network inference.</title>
<pages>137:1-137:6</pages>
<year>2018</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3195970.3195988</ee>
<ee>https://doi.org/10.1109/DAC.2018.8465573</ee>
<crossref>conf/dac/2018</crossref>
<url>db/conf/dac/dac2018.html#ZhengLYLW18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icdsp/HuTYW18" mdate="2019-02-06">
<author pid="149/9822">Ruofei Hu</author>
<author pid="235/0780">Binren Tian</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Efficient Hardware Architecture of Softmax Layer in Deep Neural Network.</title>
<pages>1-5</pages>
<year>2018</year>
<booktitle>DSL</booktitle>
<ee>https://doi.org/10.1109/ICDSP.2018.8631588</ee>
<crossref>conf/icdsp/2018</crossref>
<url>db/conf/icdsp/icdsp2018.html#HuTYW18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isca/TuWYLW18" mdate="2020-03-27">
<author pid="161/0248">Fengbin Tu</author>
<author pid="10/2312">Weiwei Wu</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM.</title>
<pages>340-352</pages>
<year>2018</year>
<booktitle>ISCA</booktitle>
<ee>https://doi.org/10.1109/ISCA.2018.00037</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ISCA.2018.00037</ee>
<ee>http://dl.acm.org/citation.cfm?id=3276573</ee>
<crossref>conf/isca/2018</crossref>
<url>db/conf/isca/isca2018.html#TuWYLW18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/GuoYOTTLW18" mdate="2020-03-27">
<author pid="58/8119">Jianxin Guo</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author pid="161/0248">Fengbin Tu</author>
<author pid="52/8419">Shibin Tang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Bit-width Adaptive Accelerator Design for Convolution Neural Network.</title>
<pages>1-5</pages>
<year>2018</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2018.8351666</ee>
<crossref>conf/iscas/2018</crossref>
<url>db/conf/iscas/iscas2018.html#GuoYOTTLW18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/WangYTLW18" mdate="2020-03-27">
<author pid="65/2749">Zhihui Wang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="161/0248">Fengbin Tu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>An Energy Efficient JPEG Encoder with Neural Network Based Approximation and Near-Threshold Computing.</title>
<pages>1-5</pages>
<year>2018</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2018.8350956</ee>
<crossref>conf/iscas/2018</crossref>
<url>db/conf/iscas/iscas2018.html#WangYTLW18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsic/YinOYLLLW18" mdate="2020-06-15">
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-9905-0961" pid="206/8058">Jianxun Yang</author>
<author pid="187/8268">Tianyi Lu</author>
<author pid="216/9860">Xiudong Li</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>An Ultra-High Energy-Efficient Reconfigurable Processor for Deep Neural Networks with Binary/Ternary Weights in 28NM CMOS.</title>
<pages>37-38</pages>
<year>2018</year>
<booktitle>VLSI Circuits</booktitle>
<ee>https://doi.org/10.1109/VLSIC.2018.8502388</ee>
<crossref>conf/vlsic/2018</crossref>
<url>db/conf/vlsic/vlsic2018.html#YinOYLLLW18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsic/YinOZSLLW18" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author pid="207/3988">Shixuan Zheng</author>
<author pid="60/5451">Dandan Song</author>
<author pid="216/9860">Xiudong Li</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A 141 UW, 2.46 PJ/Neuron Binarized Convolutional Neural Network Based Self-Learning Speech Recognition Processor in 28NM CMOS.</title>
<pages>139-140</pages>
<year>2018</year>
<booktitle>VLSI Circuits</booktitle>
<ee>https://doi.org/10.1109/VLSIC.2018.8502309</ee>
<crossref>conf/vlsic/2018</crossref>
<url>db/conf/vlsic/vlsic2018.html#YinOZSLLW18</url>
</inproceedings>
</r>
<r><article key="journals/access/XuYZDSLW17" mdate="2020-03-27">
<author orcid="0000-0001-7549-4138" pid="71/8419">Weizhi Xu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="19/5112">Zhen Zhang</author>
<author pid="14/1525">Hao Dong</author>
<author pid="66/4466">Rui Shi</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Reconfigurable VLSI Architecture for Real-Time 2D-to-3D Conversion.</title>
<pages>26604-26613</pages>
<year>2017</year>
<volume>5</volume>
<journal>IEEE Access</journal>
<ee type="oa">https://doi.org/10.1109/ACCESS.2017.2778220</ee>
<url>db/journals/access/access5.html#XuYZDSLW17</url>
</article>
</r>
<r><article key="journals/iet-ipr/LiuCDYW17" mdate="2020-06-18">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="67/1326">Yingjie Chen</author>
<author pid="137/1419">Chenchen Deng</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Implementation of in-loop filter for HEVC decoder on reconfigurable processor.</title>
<pages>685-692</pages>
<year>2017</year>
<volume>11</volume>
<journal>IET Image Process.</journal>
<number>9</number>
<ee>https://doi.org/10.1049/iet-ipr.2016.0143</ee>
<url>db/journals/iet-ipr/iet-ipr11.html#LiuCDYW17</url>
</article>
</r>
<r><article key="journals/sj/YinODLW17" mdate="2020-09-11">
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author pid="69/10885">Xu Dai</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>An AdaBoost-Based Face Detection System Using Parallel Configurable Architecture With Optimized Computation.</title>
<pages>260-271</pages>
<year>2017</year>
<volume>11</volume>
<journal>IEEE Syst. J.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/JSYST.2015.2418680</ee>
<url>db/journals/sj/sj11.html#YinODLW17</url>
</article>
</r>
<r><article key="journals/tcas/DengLLYW17" mdate="2020-05-27">
<author orcid="0000-0003-1047-1087" pid="137/1419">Chenchen Deng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="51/3710">Yang Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>PMCC: Fast and Accurate System-Level Power Modeling for Processors on Heterogeneous SoC.</title>
<pages>540-544</pages>
<year>2017</year>
<volume>64-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TCSII.2016.2615930</ee>
<url>db/journals/tcas/tcasII64.html#DengLLYW17</url>
</article>
</r>
<r><article key="journals/tifs/WangLDZYZW17" mdate="2020-08-06">
<author pid="72/6811-23">Bo Wang 0023</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="137/1419">Chenchen Deng</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="190/6019">Zhuoquan Zhou</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Exploration of Benes Network in Cryptographic Processors: A Random Infection Countermeasure for Block Ciphers Against Fault Attacks.</title>
<pages>309-322</pages>
<year>2017</year>
<volume>12</volume>
<journal>IEEE Trans. Inf. Forensics Secur.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TIFS.2016.2612638</ee>
<url>db/journals/tifs/tifs12.html#WangLDZYZW17</url>
</article>
</r>
<r><article key="journals/tpds/YangLLYW17" mdate="2020-10-02">
<author pid="01/2478-5">Chen Yang 0005</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="49/897">Kai Luo</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>CIACP: A Correlation- and Iteration- Aware Cache Partitioning Mechanism to Improve Performance of Multiple Coarse-Grained Reconfigurable Arrays.</title>
<pages>29-43</pages>
<year>2017</year>
<volume>28</volume>
<journal>IEEE Trans. Parallel Distributed Syst.</journal>
<number>1</number>
<ee>https://doi.org/10.1109/TPDS.2016.2554278</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TPDS.2016.2554278</ee>
<ee>https://www.wikidata.org/entity/Q56740011</ee>
<url>db/journals/tpds/tpds28.html#YangLLYW17</url>
</article>
</r>
<r><article key="journals/tpds/WuDLHCYW17" mdate="2020-10-02">
<author pid="78/3213">Chen Wu</author>
<author pid="137/1419">Chenchen Deng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="09/2621-1">Jie Han 0001</author>
<author pid="23/7829">Jiqiang Chen</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Multi-Objective Model Oriented Mapping Approach for NoC-based Computing Systems.</title>
<pages>662-676</pages>
<year>2017</year>
<volume>28</volume>
<journal>IEEE Trans. Parallel Distributed Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1109/TPDS.2016.2589934</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TPDS.2016.2589934</ee>
<url>db/journals/tpds/tpds28.html#WuDLHCYW17</url>
</article>
</r>
<r><article key="journals/tpds/YinYLLGLW17" mdate="2020-10-02">
<author pid="98/3428">Shouyi Yin</author>
<author pid="179/0131">Xianqing Yao</author>
<author pid="187/8268">Tianyi Lu</author>
<author pid="123/8216">Dajiang Liu</author>
<author pid="184/7513">Jiangyuan Gu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Conflict-Free Loop Mapping for Coarse-Grained Reconfigurable Architecture with Multi-Bank Memory.</title>
<pages>2471-2485</pages>
<year>2017</year>
<volume>28</volume>
<journal>IEEE Trans. Parallel Distributed Syst.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TPDS.2017.2682241</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TPDS.2017.2682241</ee>
<url>db/journals/tpds/tpds28.html#YinYLLGLW17</url>
</article>
</r>
<r><article key="journals/tsp/PengLZYW17" mdate="2020-03-27">
<author pid="200/7824">Guiqiang Peng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="21/1048">Peng Zhang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Low-Computing-Load, High-Parallelism Detection Method Based on Chebyshev Iteration for Massive MIMO Systems With VLSI Architecture.</title>
<pages>3775-3788</pages>
<year>2017</year>
<volume>65</volume>
<journal>IEEE Trans. Signal Process.</journal>
<number>14</number>
<ee>https://doi.org/10.1109/TSP.2017.2698410</ee>
<url>db/journals/tsp/tsp65.html#PengLZYW17</url>
</article>
</r>
<r><article key="journals/tvlsi/TuYOTLW17" mdate="2020-03-11">
<author orcid="0000-0003-2228-8829" pid="161/0248">Fengbin Tu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author pid="52/8419">Shibin Tang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Deep Convolutional Neural Network Architecture With Reconfigurable Computation Patterns.</title>
<pages>2220-2233</pages>
<year>2017</year>
<volume>25</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>8</number>
<ee>https://doi.org/10.1109/TVLSI.2017.2688340</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TVLSI.2017.2688340</ee>
<url>db/journals/tvlsi/tvlsi25.html#TuYOTLW17</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/GuYLW17" mdate="2020-03-27">
<author pid="184/7513">Jiangyuan Gu</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Energy-aware loops mapping on multi-vdd CGRAs without performance degradation.</title>
<pages>312-317</pages>
<year>2017</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2017.7858341</ee>
<crossref>conf/aspdac/2017</crossref>
<url>db/conf/aspdac/aspdac2017.html#GuYLW17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/GuYW17" mdate="2018-11-06">
<author pid="184/7513">Jiangyuan Gu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Stress-Aware Loops Mapping on CGRAs with Considering NBTI Aging Effect.</title>
<pages>40:1-40:6</pages>
<year>2017</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3061639.3062322</ee>
<crossref>conf/dac/2017</crossref>
<url>db/conf/dac/dac2017.html#GuYW17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/WangLZMDW17" mdate="2020-03-27">
<author pid="64/5630">Qiang Wang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="144/0494">Wenping Zhu</author>
<author pid="202/9559">Huiyu Mo</author>
<author pid="137/1419">Chenchen Deng</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A 700fps Optimized Coarse-to-Fine Shape Searching Based Hardware Accelerator for Face Alignment.</title>
<pages>57:1-57:6</pages>
<year>2017</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3061639.3062182</ee>
<crossref>conf/dac/2017</crossref>
<url>db/conf/dac/dac2017.html#WangLZMDW17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/OuyangYW17" mdate="2018-11-06">
<author pid="117/5669">Peng Ouyang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Fast and Power Efficient Architecture to Parallelize LSTM based RNN for Cognitive Intelligence Applications.</title>
<pages>63:1-63:6</pages>
<year>2017</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3061639.3062187</ee>
<crossref>conf/dac/2017</crossref>
<url>db/conf/dac/dac2017.html#OuyangYW17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/LuLDWLDW17" mdate="2020-05-12">
<author pid="154/7639">Yanan Lu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="90/5987">Yangdong Deng</author>
<author pid="81/1232-4">Jian Weng 0004</author>
<author pid="193/3911">Zhaoshi Li</author>
<author pid="137/1419">Chenchen Deng</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Minimizing Pipeline Stalls in Distributed-Controlled Coarse-Grained Reconfigurable Arrays with Triggered Instruction Issue and Execution.</title>
<pages>71:1-71:6</pages>
<year>2017</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3061639.3062284</ee>
<crossref>conf/dac/2017</crossref>
<url>db/conf/dac/dac2017.html#LuLDWLDW17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/YinXW17" mdate="2018-11-06">
<author pid="98/3428">Shouyi Yin</author>
<author pid="187/8303">Zhicong Xie</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Disturbance Aware Memory Partitioning for Parallel Data Access in STT-RAM.</title>
<pages>84:1-84:6</pages>
<year>2017</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/3061639.3062232</ee>
<crossref>conf/dac/2017</crossref>
<url>db/conf/dac/dac2017.html#YinXW17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fccm/GuoYOLW17" mdate="2020-03-27">
<author pid="58/8119">Jianxin Guo</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Bit-Width Based Resource Partitioning for CNN Acceleration on FPGA.</title>
<pages>31</pages>
<year>2017</year>
<booktitle>FCCM</booktitle>
<ee>https://doi.org/10.1109/FCCM.2017.13</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/FCCM.2017.13</ee>
<crossref>conf/fccm/2017</crossref>
<url>db/conf/fccm/fccm2017.html#GuoYOLW17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpga/LuYYXLW17" mdate="2017-02-03">
<author pid="187/8268">Tianyi Lu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="179/0131">Xianqing Yao</author>
<author pid="187/8303">Zhicong Xie</author>
<author pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Joint Modulo Scheduling and Memory Partitioning with Multi-Bank Memory for High-Level Synthesis (Abstract Only).</title>
<pages>290</pages>
<year>2017</year>
<booktitle>FPGA</booktitle>
<ee>http://dl.acm.org/citation.cfm?id=3021778</ee>
<crossref>conf/fpga/2017</crossref>
<url>db/conf/fpga/fpga2017.html#LuYYXLW17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpga/YinLSLLW17" mdate="2017-02-03">
<author pid="98/3428">Shouyi Yin</author>
<author pid="123/8216">Dajiang Liu</author>
<author pid="06/2128">Lifeng Sun</author>
<author pid="177/5557">Xinhan Lin</author>
<author pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Learning Convolutional Neural Networks for Data-Flow Graph Mapping on Spatial Programmable Architectures (Abstract Only).</title>
<pages>295</pages>
<year>2017</year>
<booktitle>FPGA</booktitle>
<ee>http://dl.acm.org/citation.cfm?id=3021801</ee>
<crossref>conf/fpga/2017</crossref>
<url>db/conf/fpga/fpga2017.html#YinLSLLW17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/OuyangYXLW17" mdate="2020-03-27">
<author pid="117/5669">Peng Ouyang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="x/ChunxiaoXing">Chunxiao Xing</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Power Efficient Architecture with Optimized Parallel Memory Accessing for Feature Generation.</title>
<pages>287-292</pages>
<year>2017</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/3060403.3060436</ee>
<crossref>conf/glvlsi/2017</crossref>
<url>db/conf/glvlsi/glvlsi2017.html#OuyangYXLW17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isca/LiLDYWW17" mdate="2018-11-26">
<author pid="193/3911">Zhaoshi Li</author>
<author pid="55/17">Leibo Liu</author>
<author pid="90/5987">Yangdong Deng</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="72/628">Yao Wang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Aggressive Pipelining of Irregular Applications on Reconfigurable Hardware.</title>
<pages>575-586</pages>
<year>2017</year>
<booktitle>ISCA</booktitle>
<ee>https://dl.acm.org/citation.cfm?id=3080228</ee>
<crossref>conf/isca/2017</crossref>
<url>db/conf/isca/isca2017.html#LiLDYWW17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/LuYYXLW17" mdate="2020-03-27">
<author pid="187/8268">Tianyi Lu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="179/0131">Xianqing Yao</author>
<author pid="187/8303">Zhicong Xie</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Memory fartitioning-based modulo scheduling for high-level synthesis.</title>
<pages>1-4</pages>
<year>2017</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2017.8050969</ee>
<crossref>conf/iscas/2017</crossref>
<url>db/conf/iscas/iscas2017.html#LuYYXLW17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/YinLSLW17" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="123/8216">Dajiang Liu</author>
<author pid="06/2128">Lifeng Sun</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>DFGNet: Mapping dataflow graph onto CGRA by a deep learning approach.</title>
<pages>1-4</pages>
<year>2017</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2017.8050274</ee>
<crossref>conf/iscas/2017</crossref>
<url>db/conf/iscas/iscas2017.html#YinLSLW17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nvmsa/TangYZOTYWCLW17" mdate="2020-03-27">
<author pid="52/8419">Shibin Tang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="207/3988">Shixuan Zheng</author>
<author pid="117/5669">Peng Ouyang</author>
<author pid="161/0248">Fengbin Tu</author>
<author pid="156/2920">Leiyue Yao</author>
<author pid="207/3944">JinZhou Wu</author>
<author pid="33/7816">Wenming Cheng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>AEPE: An area and power efficient RRAM crossbar-based accelerator for deep CNNs.</title>
<pages>1-6</pages>
<year>2017</year>
<booktitle>NVMSA</booktitle>
<ee>https://doi.org/10.1109/NVMSA.2017.8064475</ee>
<crossref>conf/nvmsa/2017</crossref>
<url>db/conf/nvmsa/nvmsa2017.html#TangYZOTYWCLW17</url>
</inproceedings>
</r>
<r><inproceedings key="conf/sac/YinDOLW17" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="200/5837">Jinjin Duan</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Multi-CNN and decision tree based driving behavior evaluation.</title>
<pages>1424-1429</pages>
<year>2017</year>
<booktitle>SAC</booktitle>
<ee>https://doi.org/10.1145/3019612.3019649</ee>
<crossref>conf/sac/2017</crossref>
<url>db/conf/sac/sac2017.html#YinDOLW17</url>
</inproceedings>
</r>
<r><article key="journals/cal/LiangYLGW16" mdate="2020-03-27">
<author pid="20/1080">Shuang Liang</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="g/YikeGuo">Yike Guo</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Coarse-Grained Reconfigurable Architecture for Compute-Intensive MapReduce Acceleration.</title>
<pages>69-72</pages>
<year>2016</year>
<volume>15</volume>
<journal>IEEE Comput. Archit. Lett.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/LCA.2015.2458318</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/LCA.2015.2458318</ee>
<url>db/journals/cal/cal15.html#LiangYLGW16</url>
</article>
</r>
<r><article key="journals/chinaf/OuyangYDLW16" mdate="2020-03-27">
<author pid="117/5669">Peng Ouyang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="137/1419">Chenchen Deng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A fast face detection architecture for auto-focus in smart-phones and digital cameras.</title>
<pages>122402:1-122402:13</pages>
<year>2016</year>
<volume>59</volume>
<journal>Sci. China Inf. Sci.</journal>
<number>12</number>
<ee>https://doi.org/10.1007/s11432-015-5312-z</ee>
<url>db/journals/chinaf/chinaf59.html#OuyangYDLW16</url>
</article>
</r>
<r><article key="journals/ieicet/LiuWCZYW16" mdate="2020-04-11">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="40/3934">Dong Wang</author>
<author pid="67/1326">Yingjie Chen</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>An Implementation of Multiple-Standard Video Decoder on a Mixed-Grained Reconfigurable Computing Platform.</title>
<pages>1285-1295</pages>
<year>2016</year>
<volume>99-D</volume>
<journal>IEICE Trans. Inf. Syst.</journal>
<number>5</number>
<ee>https://doi.org/10.1587/transinf.2015EDP7369</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e99-d_5_1285</ee>
<url>db/journals/ieicet/ieicet99d.html#LiuWCZYW16</url>
</article>
</r>
<r><article key="journals/mam/CaoSLWD16" mdate="2020-02-22">
<author pid="70/4512">Shan Cao</author>
<author orcid="0000-0001-7714-9848" pid="99/3221">Zoran Salcic</author>
<author pid="77/2814">Zhaolin Li</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="149/4834">Yingtao Ding</author>
<title>Temperature-aware multi-application mapping on network-on-chip based many-core systems.</title>
<pages>149-160</pages>
<year>2016</year>
<volume>46</volume>
<journal>Microprocess. Microsystems</journal>
<ee>https://doi.org/10.1016/j.micpro.2016.03.010</ee>
<ee>https://www.wikidata.org/entity/Q58799853</ee>
<url>db/journals/mam/mam46.html#CaoSLWD16</url>
</article>
</r>
<r><article key="journals/mj/WangWWL16" mdate="2020-02-22">
<author pid="65/8491">Mingyu Wang</author>
<author pid="35/5625">Fang Wang</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="77/2814">Zhaolin Li</author>
<title>A pipelined area-efficient and high-speed reconfigurable processor for floating-point FFT/IFFT and DCT/IDCT computations.</title>
<pages>19-30</pages>
<year>2016</year>
<volume>47</volume>
<journal>Microelectron. J.</journal>
<ee>https://doi.org/10.1016/j.mejo.2015.11.004</ee>
<url>db/journals/mj/mj47.html#WangWWL16</url>
</article>
</r>
<r><article key="journals/tcad/YinGLLW16" mdate="2020-09-24">
<author pid="98/3428">Shouyi Yin</author>
<author pid="184/7513">Jiangyuan Gu</author>
<author pid="123/8216">Dajiang Liu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Joint Modulo Scheduling and V<sub>dd</sub> Assignment for Loop Mapping on Dual- V<sub>dd</sub> CGRAs.</title>
<pages>1475-1488</pages>
<year>2016</year>
<volume>35</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TCAD.2015.2512900</ee>
<url>db/journals/tcad/tcad35.html#YinGLLW16</url>
</article>
</r>
<r><article key="journals/tcas/YinOLW16" mdate="2020-05-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Fast and Power-Efficient Memory-Centric Architecture for Affine Computation.</title>
<pages>668-672</pages>
<year>2016</year>
<volume>63-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TCSII.2016.2530168</ee>
<url>db/journals/tcas/tcasII63.html#YinOLW16</url>
</article>
</r>
<r><article key="journals/tcsv/ZhuLJYW16" mdate="2020-08-25">
<author pid="144/0494">Wenping Zhu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="163/3570">Guangli Jiang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A 135-frames/s 1080p 87.5-mW Binary-Descriptor-Based Image Feature Extraction Accelerator.</title>
<pages>1532-1543</pages>
<year>2016</year>
<volume>26</volume>
<journal>IEEE Trans. Circuits Syst. Video Technol.</journal>
<number>8</number>
<ee type="oa">https://doi.org/10.1109/TCSVT.2015.2469116</ee>
<url>db/journals/tcsv/tcsv26.html#ZhuLJYW16</url>
</article>
</r>
<r><article key="journals/tifs/WangLDZYW16" mdate="2020-08-06">
<author pid="72/6811-23">Bo Wang 0023</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="137/1419">Chenchen Deng</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Against Double Fault Attacks: Injection Effort Model, Space and Time Randomization Based Countermeasures for Reconfigurable Array Architecture.</title>
<pages>1151-1164</pages>
<year>2016</year>
<volume>11</volume>
<journal>IEEE Trans. Inf. Forensics Secur.</journal>
<number>6</number>
<ee type="oa">https://doi.org/10.1109/TIFS.2016.2518130</ee>
<url>db/journals/tifs/tifs11.html#WangLDZYW16</url>
</article>
</r>
<r><article key="journals/tpds/LiuWZDYW16" mdate="2020-10-02">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="158/8189">Junbin Wang</author>
<author pid="69/6211-1">Jianfeng Zhu 0001</author>
<author orcid="0000-0003-1047-1087" pid="137/1419">Chenchen Deng</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>TLIA: Efficient Reconfigurable Architecture for Control-Intensive Kernels with Triggered-Long-Instructions.</title>
<pages>2143-2154</pages>
<year>2016</year>
<volume>27</volume>
<journal>IEEE Trans. Parallel Distributed Syst.</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TPDS.2015.2477841</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TPDS.2015.2477841</ee>
<url>db/journals/tpds/tpds27.html#LiuWZDYW16</url>
</article>
</r>
<r><article key="journals/tpds/YinLLW16" mdate="2020-10-02">
<author pid="98/3428">Shouyi Yin</author>
<author pid="177/5557">Xinhan Lin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Exploiting Parallelism of Imperfect Nested Loops on Coarse-Grained Reconfigurable Architectures.</title>
<pages>3199-3213</pages>
<year>2016</year>
<volume>27</volume>
<journal>IEEE Trans. Parallel Distributed Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TPDS.2016.2531678</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TPDS.2016.2531678</ee>
<url>db/journals/tpds/tpds27.html#YinLLW16</url>
</article>
</r>
<r><article key="journals/tvlsi/YinLPLW16" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="123/8216">Dajiang Liu</author>
<author pid="85/5580">Yu Peng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Improving Nested Loop Pipelining on Coarse-Grained Reconfigurable Architectures.</title>
<pages>507-520</pages>
<year>2016</year>
<volume>24</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TVLSI.2015.2400219</ee>
<url>db/journals/tvlsi/tvlsi24.html#YinLPLW16</url>
</article>
</r>
<r><article key="journals/tvlsi/YinOCLW16" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author pid="177/6565">Tianbao Chen</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Configurable Parallel Hardware Architecture for Efficient Integral Histogram Image Computing.</title>
<pages>1305-1318</pages>
<year>2016</year>
<volume>24</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TVLSI.2015.2462752</ee>
<url>db/journals/tvlsi/tvlsi24.html#YinOCLW16</url>
</article>
</r>
<r><article key="journals/tvlsi/YinYLLW16" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="179/0131">Xianqing Yao</author>
<author pid="123/8216">Dajiang Liu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Memory-Aware Loop Mapping on Coarse-Grained Reconfigurable Architectures.</title>
<pages>1895-1908</pages>
<year>2016</year>
<volume>24</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TVLSI.2015.2474129</ee>
<url>db/journals/tvlsi/tvlsi24.html#YinYLLW16</url>
</article>
</r>
<r><article key="journals/tvlsi/YinZLW16" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="08/10613">Pengcheng Zhou</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Trigger-Centric Loop Mapping on CGRAs.</title>
<pages>1998-2002</pages>
<year>2016</year>
<volume>24</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TVLSI.2015.2486781</ee>
<url>db/journals/tvlsi/tvlsi24.html#YinZLW16</url>
</article>
</r>
<r><article key="journals/tvlsi/YinXLLW16" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="71/8419">Weizhi Xu</author>
<author pid="69/7673">Jiakun Li</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>CWFP: Novel Collective Writeback and Fill Policy for Last-Level DRAM Cache.</title>
<pages>2548-2561</pages>
<year>2016</year>
<volume>24</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>7</number>
<ee>https://doi.org/10.1109/TVLSI.2015.2507597</ee>
<url>db/journals/tvlsi/tvlsi24.html#YinXLLW16</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/LinYLW16" mdate="2020-03-27">
<author pid="177/5557">Xinhan Lin</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Exploiting parallelism of imperfect nested loops with sibling inner loops on coarse-grained reconfigurable architectures.</title>
<pages>456-461</pages>
<year>2016</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2016.7428054</ee>
<crossref>conf/aspdac/2016</crossref>
<url>db/conf/aspdac/aspdac2016.html#LinYLW16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/YangLYW16" mdate="2020-03-27">
<author pid="01/2478-5">Chen Yang 0005</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Data cache prefetching via context directed pattern matching for coarse-grained reconfigurable arrays.</title>
<pages>64:1-64:6</pages>
<year>2016</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2897937.2898001</ee>
<crossref>conf/dac/2016</crossref>
<url>db/conf/dac/dac2016.html#YangLYW16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/YinXMLW16" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="187/8303">Zhicong Xie</author>
<author pid="163/3693">Chenyue Meng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Multibank memory optimization for parallel data access in multiple data arrays.</title>
<pages>32</pages>
<year>2016</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/2966986.2967056</ee>
<crossref>conf/iccad/2016</crossref>
<url>db/conf/iccad/iccad2016.html#YinXMLW16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/YinYLLW16" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="179/0131">Xianqing Yao</author>
<author pid="187/8268">Tianyi Lu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Joint loop mapping and data placement for coarse-grained reconfigurable architecture with multi-bank memory.</title>
<pages>127</pages>
<year>2016</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1145/2966986.2967049</ee>
<crossref>conf/iccad/2016</crossref>
<url>db/conf/iccad/iccad2016.html#YinYLLW16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/CaoSDLWZ16" mdate="2018-11-24">
<author pid="70/4512">Shan Cao</author>
<author orcid="0000-0001-7714-9848" pid="99/3221">Zoran Salcic</author>
<author pid="149/4834">Yingtao Ding</author>
<author pid="77/2814">Zhaolin Li</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="184/4406">Xianli Zhao</author>
<title>Temperature-aware task scheduling heuristics on Network-on-Chips.</title>
<pages>2603-2606</pages>
<year>2016</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2016.7539126</ee>
<ee>https://www.wikidata.org/entity/Q58799857</ee>
<crossref>conf/iscas/2016</crossref>
<url>db/conf/iscas/iscas2016.html#CaoSDLWZ16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nanoarch/OuyangYXLW16" mdate="2020-03-27">
<author pid="117/5669">Peng Ouyang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="x/ChunxiaoXing">Chunxiao Xing</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Energy management on DVS based coarse-grained reconfigurable platform.</title>
<pages>49-54</pages>
<year>2016</year>
<booktitle>NANOARCH</booktitle>
<ee>https://doi.org/10.1145/2950067.2950097</ee>
<crossref>conf/nanoarch/2016</crossref>
<url>db/conf/nanoarch/nanoarch2016.html#OuyangYXLW16</url>
</inproceedings>
</r>
<r><article key="journals/chinaf/WuDLYHW15" mdate="2020-03-27">
<author pid="78/3213">Chen Wu</author>
<author pid="137/1419">Chenchen Deng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="09/2621-1">Jie Han 0001</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Reliability-aware mapping for various NoC topologies and routing algorithms under performance constraints.</title>
<pages>1-14</pages>
<year>2015</year>
<volume>58</volume>
<journal>Sci. China Inf. Sci.</journal>
<number>8</number>
<ee>https://doi.org/10.1007/s11432-014-5248-8</ee>
<url>db/journals/chinaf/chinaf58.html#WuDLYHW15</url>
</article>
</r>
<r><article key="journals/esl/JiangLWW15" mdate="2020-09-10">
<author pid="120/1815">Guoyue Jiang</author>
<author pid="77/2814">Zhaolin Li</author>
<author pid="35/5625">Fang Wang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Mapping of Embedded Applications on Hybrid Networks-on-Chip with Multiple Switching Mechanisms.</title>
<pages>59-62</pages>
<year>2015</year>
<volume>7</volume>
<journal>IEEE Embed. Syst. Lett.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/LES.2015.2425897</ee>
<url>db/journals/esl/esl7.html#JiangLWW15</url>
</article>
</r>
<r><article key="journals/ieiceee/YaoFZGZW15" mdate="2021-02-12">
<author pid="174/6498">Chaoyun Yao</author>
<author pid="98/9978">Chaochao Feng</author>
<author pid="81/3147">Minxuan Zhang</author>
<author pid="71/6601">Wei Guo</author>
<author pid="174/6664">Shouzhong Zhu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Exploring partitioning methods for multicast in 3D bufferless Network on Chip.</title>
<pages>20150802</pages>
<year>2015</year>
<volume>12</volume>
<journal>IEICE Electron. Express</journal>
<number>22</number>
<ee type="oa">https://doi.org/10.1587/elex.12.20150802</ee>
<url>db/journals/ieiceee/ieiceee12.html#YaoFZGZW15</url>
</article>
</r>
<r><article key="journals/ieicet/PengYLW15" mdate="2020-04-11">
<author pid="85/5580">Yu Peng</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Battery-Aware Loop Nests Mapping for CGRAs.</title>
<pages>230-242</pages>
<year>2015</year>
<volume>98-D</volume>
<journal>IEICE Trans. Inf. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1587/transinf.2014RCP0003</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e98-d_2_230</ee>
<url>db/journals/ieicet/ieicet98d.html#PengYLW15</url>
</article>
</r>
<r><article key="journals/ieicet/XuYLW15" mdate="2020-04-11">
<author pid="68/3832">Bing Xu</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Low-Power Loop Parallelization onto CGRA Utilizing Variable Dual V<sub>DD</sub>.</title>
<pages>243-251</pages>
<year>2015</year>
<volume>98-D</volume>
<journal>IEICE Trans. Inf. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1587/transinf.2014RCP0004</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e98-d_2_243</ee>
<url>db/journals/ieicet/ieicet98d.html#XuYLW15</url>
</article>
</r>
<r><article key="journals/ieicet/ShiYLLLW15" mdate="2020-04-11">
<author pid="66/4466">Rui Shi</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="162/6851">Qiongbing Liu</author>
<author pid="20/1080">Shuang Liang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>The Implementation of Texture-Based Video Up-Scaling on Coarse-Grained Reconfigurable Architecture.</title>
<pages>276-287</pages>
<year>2015</year>
<volume>98-D</volume>
<journal>IEICE Trans. Inf. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1587/transinf.2014RCP0010</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e98-d_2_276</ee>
<url>db/journals/ieicet/ieicet98d.html#ShiYLLLW15</url>
</article>
</r>
<r><article key="journals/ieicet/LiuYLW15" mdate="2020-04-11">
<author pid="123/8216">Dajiang Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Mapping Multi-Level Loop Nests onto CGRAs Using Polyhedral Optimizations.</title>
<pages>1419-1430</pages>
<year>2015</year>
<volume>98-A</volume>
<journal>IEICE Trans. Fundam. Electron. Commun. Comput. Sci.</journal>
<number>7</number>
<ee>https://doi.org/10.1587/transfun.E98.A.1419</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e98-a_7_1419</ee>
<url>db/journals/ieicet/ieicet98a.html#LiuYLW15</url>
</article>
</r>
<r><article key="journals/jcsc/YangLWYCW15" mdate="2020-08-25">
<author pid="01/2478-5">Chen Yang 0005</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="24/9430">Yansheng Wang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="06/5143-2">Peng Cao 0002</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Configuration Approaches to Enhance Computing Efficiency of Coarse-Grained Reconfigurable Array.</title>
<year>2015</year>
<volume>24</volume>
<journal>J. Circuits Syst. Comput.</journal>
<number>3</number>
<ee>https://doi.org/10.1142/S0218126615500437</ee>
<url>db/journals/jcsc/jcsc24.html#YangLWYCW15</url>
<pages>1550043:1-1550043:21</pages>
</article>
</r>
<r><article key="journals/sensors/YinOLGW15" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="g/YikeGuo">Yike Guo</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Fast Traffic Sign Recognition with a Rotation Invariant Binary Pattern Based Feature.</title>
<year>2015</year>
<volume>15</volume>
<journal>Sensors</journal>
<number>1</number>
<ee type="oa">https://doi.org/10.3390/s150102161</ee>
<ee>https://www.wikidata.org/entity/Q42275757</ee>
<url>db/journals/sensors/sensors15.html#YinOLGW15</url>
<pages>2161-2180</pages>
</article>
</r>
<r><article key="journals/sensors/YinDJLW15" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="14/1525">Hao Dong</author>
<author pid="163/3570">Guangli Jiang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Novel 2D-to-3D Video Conversion Method Using Time-Coherent Depth Maps.</title>
<pages>15246-15264</pages>
<year>2015</year>
<volume>15</volume>
<journal>Sensors</journal>
<number>7</number>
<ee type="oa">https://doi.org/10.3390/s150715246</ee>
<ee>https://www.wikidata.org/entity/Q42264331</ee>
<url>db/journals/sensors/sensors15.html#YinDJLW15</url>
</article>
</r>
<r><article key="journals/sensors/XuYLLW15" mdate="2020-03-27">
<author pid="71/8419">Weizhi Xu</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="16/5205">Zhiyong Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>High-Performance Motion Estimation for Image Sensors with Video Compression.</title>
<pages>20752-20778</pages>
<year>2015</year>
<volume>15</volume>
<journal>Sensors</journal>
<number>8</number>
<ee type="oa">https://doi.org/10.3390/s150820752</ee>
<ee>https://www.wikidata.org/entity/Q40606640</ee>
<url>db/journals/sensors/sensors15.html#XuYLLW15</url>
</article>
</r>
<r><article key="journals/sensors/JiangLZYW15" mdate="2020-03-27">
<author pid="163/3570">Guangli Jiang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="144/0494">Wenping Zhu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A 181 GOPS AKAZE Accelerator Employing Discrete-Time Cellular Neural Networks for Real-Time Feature Extraction.</title>
<pages>22509-22529</pages>
<year>2015</year>
<volume>15</volume>
<journal>Sensors</journal>
<number>9</number>
<ee type="oa">https://doi.org/10.3390/s150922509</ee>
<ee>https://www.wikidata.org/entity/Q36176211</ee>
<url>db/journals/sensors/sensors15.html#JiangLZYW15</url>
</article>
</r>
<r><article key="journals/tcad/WuDLHCYW15" mdate="2020-09-24">
<author pid="78/3213">Chen Wu</author>
<author pid="137/1419">Chenchen Deng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="09/2621-1">Jie Han 0001</author>
<author pid="23/7829">Jiqiang Chen</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>An Efficient Application Mapping Approach for the Co-Optimization of Reliability, Energy, and Performance in Reconfigurable NoC Architectures.</title>
<pages>1264-1277</pages>
<year>2015</year>
<volume>34</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>8</number>
<ee type="oa">https://doi.org/10.1109/TCAD.2015.2422843</ee>
<url>db/journals/tcad/tcad34.html#WuDLHCYW15</url>
</article>
</r>
<r><article key="journals/tcas/OuyangYZLW15" mdate="2020-05-27">
<author pid="117/5669">Peng Ouyang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="132/7897">Yuchi Zhang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Fast Integral Image Computing Hardware Architecture With High Power and Area Efficiency.</title>
<pages>75-79</pages>
<year>2015</year>
<volume>62-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>1</number>
<ee>https://doi.org/10.1109/TCSII.2014.2362651</ee>
<url>db/journals/tcas/tcasII62.html#OuyangYZLW15</url>
</article>
</r>
<r><article key="journals/tce/ZhangYLW15" mdate="2020-07-09">
<author pid="19/5112">Zhen Zhang</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A real-time time-consistent 2D-to-3D video conversion system using color histogram.</title>
<pages>524-530</pages>
<year>2015</year>
<volume>61</volume>
<journal>IEEE Trans. Consumer Electron.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCE.2015.7389808</ee>
<url>db/journals/tce/tce61.html#ZhangYLW15</url>
</article>
</r>
<r><article key="journals/tmm/LiuWZWYCYW15" mdate="2020-10-01">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="40/3934">Dong Wang</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="24/9430">Yansheng Wang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="06/5143-2">Peng Cao 0002</author>
<author pid="y/JunYang6">Jun Yang 0006</author>
<author pid="39/6160">Shaojun Wei</author>
<title>An Energy-Efficient Coarse-Grained Reconfigurable Processing Unit for Multiple-Standard Video Decoding.</title>
<pages>1706-1720</pages>
<year>2015</year>
<volume>17</volume>
<journal>IEEE Trans. Multim.</journal>
<number>10</number>
<ee type="oa">https://doi.org/10.1109/TMM.2015.2463735</ee>
<url>db/journals/tmm/tmm17.html#LiuWZWYCYW15</url>
</article>
</r>
<r><article key="journals/tmm/LiuWZWYCYW15a" mdate="2020-10-01">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="40/3934">Dong Wang</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="24/9430">Yansheng Wang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="06/5143-2">Peng Cao 0002</author>
<author pid="y/JunYang6">Jun Yang 0006</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Correction to &#34;An Energy-Efficient Coarse-Grained Reconfigurable Processing Unit for Multiple-Standard Video Decoding&#34;.</title>
<pages>2354-2355</pages>
<year>2015</year>
<volume>17</volume>
<journal>IEEE Trans. Multim.</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TMM.2015.2492738</ee>
<url>db/journals/tmm/tmm17.html#LiuWZWYCYW15a</url>
</article>
</r>
<r><article key="journals/trets/RenLYHW15" mdate="2020-04-24">
<author pid="08/642">Yu Ren</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="09/2621-1">Jie Han 0001</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Efficient Fault-Tolerant Topology Reconfiguration Using a Maximum Flow Algorithm.</title>
<pages>19:1-19:24</pages>
<year>2015</year>
<volume>8</volume>
<journal>ACM Trans. Reconfigurable Technol. Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1145/2700417</ee>
<url>db/journals/trets/trets8.html#RenLYHW15</url>
</article>
</r>
<r><article key="journals/tvlsi/JiangLWW15" mdate="2020-03-11">
<author pid="120/1815">Guoyue Jiang</author>
<author pid="77/2814">Zhaolin Li</author>
<author pid="35/5625">Fang Wang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks.</title>
<pages>664-677</pages>
<year>2015</year>
<volume>23</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TVLSI.2014.2318374</ee>
<url>db/journals/tvlsi/tvlsi23.html#JiangLWW15</url>
</article>
</r>
<r><article key="journals/tvlsi/ZhuLYYW15" mdate="2020-08-16">
<author pid="69/6211-1">Jianfeng Zhu 0001</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="57/3385">Xiao Yang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Hybrid Reconfigurable Architecture and Design Methods Aiming at Control-Intensive Kernels.</title>
<pages>1700-1709</pages>
<year>2015</year>
<volume>23</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>9</number>
<ee>https://doi.org/10.1109/TVLSI.2014.2349652</ee>
<url>db/journals/tvlsi/tvlsi23.html#ZhuLYYW15</url>
</article>
</r>
<r><article key="journals/tvlsi/LiuWDYWHW15" mdate="2020-03-27">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="78/3213">Chen Wu</author>
<author orcid="0000-0003-1047-1087" pid="137/1419">Chenchen Deng</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="48/86">Qinghua Wu</author>
<author pid="09/2621-1">Jie Han 0001</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable Architectures.</title>
<pages>2566-2580</pages>
<year>2015</year>
<volume>23</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TVLSI.2014.2367108</ee>
<url>db/journals/tvlsi/tvlsi23.html#LiuWDYWHW15</url>
</article>
</r>
<r><article key="journals/tvlsi/LiuYPLW15" mdate="2020-03-27">
<author pid="123/8216">Dajiang Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="85/5580">Yu Peng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Optimizing Spatial Mapping of Nested Loop for Coarse-Grained Reconfigurable Architectures.</title>
<pages>2581-2594</pages>
<year>2015</year>
<volume>23</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>11</number>
<ee>https://doi.org/10.1109/TVLSI.2014.2371854</ee>
<url>db/journals/tvlsi/tvlsi23.html#LiuYPLW15</url>
</article>
</r>
<r><article key="journals/tvlsi/OuyangYLW15" mdate="2020-03-27">
<author pid="117/5669">Peng Ouyang</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Energy Management on Battery-Powered Coarse-Grained Reconfigurable Platforms.</title>
<pages>3085-3098</pages>
<year>2015</year>
<volume>23</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TVLSI.2014.2378289</ee>
<url>db/journals/tvlsi/tvlsi23.html#OuyangYLW15</url>
</article>
</r>
<r><inproceedings key="conf/aspdac/LiuRDYWH15" mdate="2020-03-27">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="08/642">Yu Ren</author>
<author pid="137/1419">Chenchen Deng</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="09/2621-1">Jie Han 0001</author>
<title>A novel approach using a minimum cost maximum flow algorithm for fault-tolerant topology reconfiguration in NoC architectures.</title>
<pages>48-53</pages>
<year>2015</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2015.7058980</ee>
<crossref>conf/aspdac/2015</crossref>
<url>db/conf/aspdac/aspdac2015.html#LiuRDYWH15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/PengYLW15" mdate="2020-03-27">
<author pid="85/5580">Yu Peng</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Battery-aware mapping optimization of loop nests for CGRAs.</title>
<pages>767-772</pages>
<year>2015</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1109/ASPDAC.2015.7059103</ee>
<crossref>conf/aspdac/2015</crossref>
<url>db/conf/aspdac/aspdac2015.html#PengYLW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/cf/JiangLWW15" mdate="2018-11-06">
<author pid="120/1815">Guoyue Jiang</author>
<author pid="77/2814">Zhaolin Li</author>
<author pid="35/5625">Fang Wang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Scheduling stream programs with improving arithmetic unit usage on NoC-based VLIW multi-core architectures.</title>
<pages>18:1-18:8</pages>
<year>2015</year>
<booktitle>Conf. Computing Frontiers</booktitle>
<ee>https://doi.org/10.1145/2742854.2742872</ee>
<crossref>conf/cf/2015</crossref>
<url>db/conf/cf/cf2015.html#JiangLWW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/cicc/YinOLW15" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A 83fps 1080P resolution 354 mW silicon implementation for computing the improved robust feature in affine space.</title>
<pages>1-4</pages>
<year>2015</year>
<booktitle>CICC</booktitle>
<ee>https://doi.org/10.1109/CICC.2015.7338481</ee>
<crossref>conf/cicc/2015</crossref>
<url>db/conf/cicc/cicc2015.html#YinOLW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/WangLZYW15" mdate="2020-08-16">
<author pid="158/8189">Junbin Wang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="69/6211-1">Jianfeng Zhu 0001</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Acceleration of control flows on reconfigurable architecture with a composite method.</title>
<pages>45:1-45:6</pages>
<year>2015</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2744769.2744789</ee>
<crossref>conf/dac/2015</crossref>
<url>db/conf/dac/dac2015.html#WangLZYW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/JiangLZYW15" mdate="2020-03-27">
<author pid="163/3570">Guangli Jiang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="144/0494">Wenping Zhu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A 127 fps in full hd accelerator based on optimized AKAZE with efficiency and effectiveness for image feature extraction.</title>
<pages>87:1-87:6</pages>
<year>2015</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2744769.2744772</ee>
<crossref>conf/dac/2015</crossref>
<url>db/conf/dac/dac2015.html#JiangLZYW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/MengYOLW15" mdate="2020-03-27">
<author pid="163/3693">Chenyue Meng</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Efficient memory partitioning for parallel data access in multidimensional arrays.</title>
<pages>160:1-160:6</pages>
<year>2015</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2744769.2744831</ee>
<crossref>conf/dac/2015</crossref>
<url>db/conf/dac/dac2015.html#MengYOLW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/YinLLWG15" mdate="2017-04-30">
<author pid="98/3428">Shouyi Yin</author>
<author pid="123/8216">Dajiang Liu</author>
<author pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="g/YikeGuo">Yike Guo</author>
<title>Joint affine transformation and loop pipelining for mapping nested loop on CGRAs.</title>
<pages>115-120</pages>
<year>2015</year>
<booktitle>DATE</booktitle>
<ee>http://dl.acm.org/citation.cfm?id=2755779</ee>
<ee>http://ieeexplore.ieee.org/document/7092368/</ee>
<crossref>conf/date/2015</crossref>
<url>db/conf/date/date2015.html#YinLLWG15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/YinLLWG15a" mdate="2017-04-30">
<author pid="98/3428">Shouyi Yin</author>
<author pid="69/7673">Jiakun Li</author>
<author pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="g/YikeGuo">Yike Guo</author>
<title>Cooperatively managing dynamic writeback and insertion policies in a last-level DRAM cache.</title>
<pages>187-192</pages>
<year>2015</year>
<booktitle>DATE</booktitle>
<ee>http://dl.acm.org/citation.cfm?id=2755794</ee>
<ee>http://ieeexplore.ieee.org/document/7092380/</ee>
<crossref>conf/date/2015</crossref>
<url>db/conf/date/date2015.html#YinLLWG15a</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/TuYOLW15" mdate="2017-04-30">
<author pid="161/0248">Fengbin Tu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>RNA: a reconfigurable architecture for hardware neural acceleration.</title>
<pages>695-700</pages>
<year>2015</year>
<booktitle>DATE</booktitle>
<ee>http://dl.acm.org/citation.cfm?id=2755912</ee>
<ee>http://ieeexplore.ieee.org/document/7092477/</ee>
<crossref>conf/date/2015</crossref>
<url>db/conf/date/date2015.html#TuYOLW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpga/YangLYW15" mdate="2018-11-06">
<author pid="01/2478-5">Chen Yang 0005</author>
<author pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Cost-Effective Memory Architecture to Achieve Flexible Configuration and Efficient Data Transmission for Coarse-Grained Reconfigurable Array (Abstract Only).</title>
<pages>263</pages>
<year>2015</year>
<booktitle>FPGA</booktitle>
<ee>https://doi.org/10.1145/2684746.2689103</ee>
<crossref>conf/fpga/2015</crossref>
<url>db/conf/fpga/fpga2015.html#YangLYW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpga/LiuCWZYW15" mdate="2018-11-06">
<author pid="55/17">Leibo Liu</author>
<author pid="12/5359">Yingjie Victor Chen</author>
<author pid="40/3934">Dong Wang</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Mixed-Grained Reconfigurable Computing Platform for Multiple-Standard Video Decoding (Abstract Only).</title>
<pages>267</pages>
<year>2015</year>
<booktitle>FPGA</booktitle>
<ee>https://doi.org/10.1145/2684746.2689116</ee>
<crossref>conf/fpga/2015</crossref>
<url>db/conf/fpga/fpga2015.html#LiuCWZYW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpga/WangLZYW15" mdate="2020-08-16">
<author pid="158/8189">Junbin Wang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="69/6211-1">Jianfeng Zhu 0001</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Novel Composite Method to Accelerate Control Flow on Reconfigurable Architecture (Abstract Only).</title>
<pages>270</pages>
<year>2015</year>
<booktitle>FPGA</booktitle>
<ee>https://doi.org/10.1145/2684746.2689124</ee>
<crossref>conf/fpga/2015</crossref>
<url>db/conf/fpga/fpga2015.html#WangLZYW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccad/YinZLW15" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="08/10613">Pengcheng Zhou</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Acceleration of Nested Conditionals on CGRAs via Trigger Scheme.</title>
<pages>597-604</pages>
<year>2015</year>
<booktitle>ICCAD</booktitle>
<ee>https://doi.org/10.1109/ICCAD.2015.7372624</ee>
<ee>http://dl.acm.org/citation.cfm?id=2840902</ee>
<crossref>conf/iccad/2015</crossref>
<url>db/conf/iccad/iccad2015.html#YinZLW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccel/DongYJLW15" mdate="2020-03-27">
<author pid="14/1525">Hao Dong</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="163/3570">Guangli Jiang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>An automatic depth map generation method by image classification.</title>
<pages>168-169</pages>
<year>2015</year>
<booktitle>ICCE</booktitle>
<ee>https://doi.org/10.1109/ICCE.2015.7066365</ee>
<crossref>conf/iccel/2015</crossref>
<url>db/conf/iccel/icce2015.html#DongYJLW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccel/ZhangYLW15" mdate="2020-03-27">
<author pid="19/5112">Zhen Zhang</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Real-time time-consistent 2D-to-3D video conversion based on color histogram.</title>
<pages>188-189</pages>
<year>2015</year>
<booktitle>ICCE</booktitle>
<ee>https://doi.org/10.1109/ICCE.2015.7066374</ee>
<crossref>conf/iccel/2015</crossref>
<url>db/conf/iccel/icce2015.html#ZhangYLW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iccel/TanYOLW15" mdate="2020-03-27">
<author pid="06/7832">Tao Tan</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Efficient lane detection system based on monocular camera.</title>
<pages>202-203</pages>
<year>2015</year>
<booktitle>ICCE</booktitle>
<ee>https://doi.org/10.1109/ICCE.2015.7066381</ee>
<crossref>conf/iccel/2015</crossref>
<url>db/conf/iccel/icce2015.html#TanYOLW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/TuYOLW15" mdate="2020-03-27">
<author pid="161/0248">Fengbin Tu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Neural approximating architecture targeting multiple application domains.</title>
<pages>2509-2512</pages>
<year>2015</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2015.7169195</ee>
<crossref>conf/iscas/2015</crossref>
<url>db/conf/iscas/iscas2015.html#TuYOLW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nccet/YaoFZGZW15" mdate="2018-07-16">
<author pid="174/6498">Chaoyun Yao</author>
<author pid="98/9978">Chaochao Feng</author>
<author pid="81/3147">Minxuan Zhang</author>
<author pid="71/6601">Wei Guo</author>
<author pid="174/6664">Shouzhong Zhu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Partitioning Methods for Multicast in Bufferless 3D Network on Chip.</title>
<pages>13-22</pages>
<year>2015</year>
<booktitle>NCCET</booktitle>
<ee>https://doi.org/10.1007/978-3-662-49283-3_2</ee>
<crossref>conf/nccet/2015</crossref>
<url>db/conf/nccet/nccet2015.html#YaoFZGZW15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/wacv/DaiYOLW15" mdate="2020-03-27">
<author pid="69/10885">Xu Dai</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Multi-modal 2D + 3D Face Recognition Method with a Novel Local Feature Descriptor.</title>
<pages>657-662</pages>
<year>2015</year>
<booktitle>WACV</booktitle>
<ee>https://doi.org/10.1109/WACV.2015.93</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/WACV.2015.93</ee>
<crossref>conf/wacv/2015</crossref>
<url>db/conf/wacv/wacv2015.html#DaiYOLW15</url>
</inproceedings>
</r>
<r><article key="journals/chinaf/CaiLYZZW14" mdate="2020-03-27">
<author pid="132/3030">Shanshan Cai</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="62/9427">Renyan Zhou</author>
<author pid="132/3212">Weilong Zhang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Optimization of speeded-up robust feature algorithm for hardware implementation.</title>
<pages>1-15</pages>
<year>2014</year>
<volume>57</volume>
<journal>Sci. China Inf. Sci.</journal>
<number>4</number>
<ee>https://doi.org/10.1007/s11432-013-4946-y</ee>
<url>db/journals/chinaf/chinaf57.html#CaiLYZZW14</url>
</article>
</r>
<r><article key="journals/chinaf/LiuCWYWWLCW14" mdate="2020-03-27">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="12/5359">Yingjie Victor Chen</author>
<author pid="40/3934">Dong Wang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="02/3674">Xing Wang</author>
<author pid="68/4459">Long Wang</author>
<author pid="43/5038">Hao Lei</author>
<author pid="06/5143-2">Peng Cao 0002</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Implementation of multi-standard video decoder on a heterogeneous coarse-grained reconfigurable processor.</title>
<pages>1-14</pages>
<year>2014</year>
<volume>57</volume>
<journal>Sci. China Inf. Sci.</journal>
<number>8</number>
<ee>https://doi.org/10.1007/s11432-013-4968-5</ee>
<url>db/journals/chinaf/chinaf57.html#LiuCWYWWLCW14</url>
</article>
</r>
<r><article key="journals/chinaf/LiuCYZYW14" mdate="2020-03-27">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="12/5359">Yingjie Victor Chen</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="54/40">Li Zhou</author>
<author pid="71/9839">Hang Yuan</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Implementation of AVS Jizhun decoder with HW/SW partitioning on a coarse-grained reconfigurable multimedia system.</title>
<pages>1-14</pages>
<year>2014</year>
<volume>57</volume>
<journal>Sci. China Inf. Sci.</journal>
<number>8</number>
<ee>https://doi.org/10.1007/s11432-013-4979-2</ee>
<url>db/journals/chinaf/chinaf57.html#LiuCYZYW14</url>
</article>
</r>
<r><article key="journals/chinaf/LiuWYZWW14" mdate="2020-03-27">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="24/9430">Yansheng Wang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="02/3674">Xing Wang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Row-based configuration mechanism for a 2-D processing element array in coarse-grained reconfigurable architecture.</title>
<pages>1-18</pages>
<year>2014</year>
<volume>57</volume>
<journal>Sci. China Inf. Sci.</journal>
<number>10</number>
<ee>https://doi.org/10.1007/s11432-013-4973-8</ee>
<url>db/journals/chinaf/chinaf57.html#LiuWYZWW14</url>
</article>
</r>
<r><article key="journals/chinaf/YinSLW14" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="149/5218">Shengjia Shao</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>MapReduce inspired loop mapping for coarse-grained reconfigurable architecture.</title>
<pages>1-14</pages>
<year>2014</year>
<volume>57</volume>
<journal>Sci. China Inf. Sci.</journal>
<number>12</number>
<ee>https://doi.org/10.1007/s11432-014-5198-1</ee>
<url>db/journals/chinaf/chinaf57.html#YinSLW14</url>
</article>
</r>
<r><article key="journals/jpdc/LuoWCG14" mdate="2020-02-22">
<author pid="147/4317">Hongyin Luo</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="37/1234">Deming Chen</author>
<author pid="56/2415">Donghui Guo</author>
<title>Hybrid circuit-switched network for on-chip communication in large-scale chip-multiprocessors.</title>
<pages>2818-2830</pages>
<year>2014</year>
<volume>74</volume>
<journal>J. Parallel Distributed Comput.</journal>
<number>9</number>
<ee>https://doi.org/10.1016/j.jpdc.2014.05.003</ee>
<url>db/journals/jpdc/jpdc74.html#LuoWCG14</url>
</article>
</r>
<r><article key="journals/jssc/XuNYYW14" mdate="2020-08-30">
<author pid="43/10627">Ruoyu Xu</author>
<author pid="115/8680">Wai Chiu Ng</author>
<author pid="40/11342">George Jie Yuan</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A 1/2.5 inch VGA 400 fps CMOS Image Sensor With High Sensitivity for Machine Vision.</title>
<pages>2342-2351</pages>
<year>2014</year>
<volume>49</volume>
<journal>IEEE J. Solid State Circuits</journal>
<number>10</number>
<ee>https://doi.org/10.1109/JSSC.2014.2345018</ee>
<url>db/journals/jssc/jssc49.html#XuNYYW14</url>
</article>
</r>
<r><article key="journals/sensors/YinDOLW14" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="69/10885">Xu Dai</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Multi-Modal Face Recognition Method Using Complete Local Derivative Patterns and Depth Maps.</title>
<pages>19561-19581</pages>
<year>2014</year>
<volume>14</volume>
<journal>Sensors</journal>
<number>10</number>
<ee type="oa">https://doi.org/10.3390/s141019561</ee>
<ee>https://www.wikidata.org/entity/Q43020212</ee>
<url>db/journals/sensors/sensors14.html#YinDOLW14</url>
</article>
</r>
<r><article key="journals/tpds/JiangLWW14" mdate="2020-10-02">
<author pid="120/1815">Guoyue Jiang</author>
<author pid="77/2814">Zhaolin Li</author>
<author pid="35/5625">Fang Wang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A High-Utilization Scheduling Schemeof Stream Programs on ClusteredVLIW Stream Architectures.</title>
<pages>840-850</pages>
<year>2014</year>
<volume>25</volume>
<journal>IEEE Trans. Parallel Distributed Syst.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TPDS.2013.80</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/TPDS.2013.80</ee>
<url>db/journals/tpds/tpds25.html#JiangLWW14</url>
</article>
</r>
<r><article key="journals/tvlsi/WangLYZCYW14" mdate="2020-03-27">
<author pid="24/9430">Yansheng Wang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="06/5143-2">Peng Cao 0002</author>
<author pid="y/JunYang6">Jun Yang 0006</author>
<author pid="39/6160">Shaojun Wei</author>
<title>On-Chip Memory Hierarchy in One Coarse-Grained Reconfigurable Architecture to Compress Memory Space and to Reduce Reconfiguration Time and Data-Reference Time.</title>
<pages>983-994</pages>
<year>2014</year>
<volume>22</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TVLSI.2013.2263155</ee>
<url>db/journals/tvlsi/tvlsi22.html#WangLYZCYW14</url>
</article>
</r>
<r><article key="journals/tvlsi/LiCJZW14" mdate="2020-03-11">
<author pid="86/6196">Yuan Li</author>
<author pid="c/PaulChow">Paul Chow</author>
<author pid="93/6942">Jiang Jiang</author>
<author pid="81/3147">Minxuan Zhang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Software/Hardware Parallel Long-Period Random Number Generation Framework Based on the WELL Method.</title>
<pages>1054-1059</pages>
<year>2014</year>
<volume>22</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>5</number>
<ee>https://doi.org/10.1109/TVLSI.2013.2262103</ee>
<url>db/journals/tvlsi/tvlsi22.html#LiCJZW14</url>
</article>
</r>
<r><article key="journals/tvlsi/CaoLWW14" mdate="2020-03-11">
<author pid="70/4512">Shan Cao</author>
<author pid="77/2814">Zhaolin Li</author>
<author pid="35/5625">Fang Wang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Compiler-Assisted Leakage- and Temperature- Aware Instruction-Level VLIW Scheduling.</title>
<pages>1416-1428</pages>
<year>2014</year>
<volume>22</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>6</number>
<ee>https://doi.org/10.1109/TVLSI.2013.2271794</ee>
<url>db/journals/tvlsi/tvlsi22.html#CaoLWW14</url>
</article>
</r>
<r><article key="journals/tvlsi/LiuWYCZW14" mdate="2020-03-27">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="40/3934">Dong Wang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="12/5359">Yingjie Victor Chen</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="39/6160">Shaojun Wei</author>
<title>SimRPU: A Simulation Environment for Reconfigurable Architecture Exploration.</title>
<pages>2635-2648</pages>
<year>2014</year>
<volume>22</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TVLSI.2013.2295622</ee>
<url>db/journals/tvlsi/tvlsi22.html#LiuWYCZW14</url>
</article>
</r>
<r><inproceedings key="conf/date/YinOLW14" mdate="2017-05-23">
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Extending lifetime of battery-powered coarse-grained reconfigurable computing platforms.</title>
<pages>1-6</pages>
<year>2014</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.7873/DATE.2014.350</ee>
<ee>http://dl.acm.org/citation.cfm?id=2617085</ee>
<crossref>conf/date/2014</crossref>
<url>db/conf/date/date2014.html#YinOLW14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fccm/LiuYLW14" mdate="2020-03-27">
<author pid="123/8216">Dajiang Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Exploiting Outer Loop Parallelism of Nested Loop on Coarse-Grained Reconfigurable Architectures.</title>
<pages>32</pages>
<year>2014</year>
<booktitle>FCCM</booktitle>
<ee>https://doi.org/10.1109/FCCM.2014.19</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/FCCM.2014.19</ee>
<crossref>conf/fccm/2014</crossref>
<url>db/conf/fccm/fccm2014.html#LiuYLW14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fie/DengLLYW14" mdate="2020-03-27">
<author pid="137/1419">Chenchen Deng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="193/3911">Zhaoshi Li</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Teach Reconfigurable Computing using mixed-grained fabrics based hardware infrastructure.</title>
<pages>1-9</pages>
<year>2014</year>
<booktitle>FIE</booktitle>
<ee>https://doi.org/10.1109/FIE.2014.7044092</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/FIE.2014.7044092</ee>
<crossref>conf/fie/2014</crossref>
<url>db/conf/fie/fie2014.html#DengLLYW14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpl/YangLWYCW14" mdate="2020-03-27">
<author pid="01/2478-5">Chen Yang 0005</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="24/9430">Yansheng Wang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="06/5143-2">Peng Cao 0002</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Configuration approaches to improve computing efficiency of coarse-grained reconfigurable multimedia processor.</title>
<pages>1-4</pages>
<year>2014</year>
<booktitle>FPL</booktitle>
<ee>https://doi.org/10.1109/FPL.2014.6927439</ee>
<crossref>conf/fpl/2014</crossref>
<url>db/conf/fpl/fpl2014.html#YangLWYCW14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/icpr/OuyangYLW14" mdate="2020-03-27">
<author pid="117/5669">Peng Ouyang</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A FAST Extreme Illumination Robust Feature in Affine Space.</title>
<pages>2365-2370</pages>
<year>2014</year>
<booktitle>ICPR</booktitle>
<ee>https://doi.org/10.1109/ICPR.2014.410</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/ICPR.2014.410</ee>
<crossref>conf/icpr/2014</crossref>
<url>db/conf/icpr/icpr2014.html#OuyangYLW14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/ShaoYLW14" mdate="2020-03-27">
<author pid="149/5218">Shengjia Shao</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Map-reduce inspired loop parallelization on CGRA.</title>
<pages>1231-1234</pages>
<year>2014</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2014.6865364</ee>
<crossref>conf/iscas/2014</crossref>
<url>db/conf/iscas/iscas2014.html#ShaoYLW14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/ZhangYOLW14" mdate="2020-03-27">
<author pid="132/7897">Yuchi Zhang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A parallel hardware architecture for fast integral image computing.</title>
<pages>2189-2192</pages>
<year>2014</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2014.6865603</ee>
<crossref>conf/iscas/2014</crossref>
<url>db/conf/iscas/iscas2014.html#ZhangYOLW14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/ZhuLYDWTSP14" mdate="2020-03-27">
<author pid="144/0494">Wenping Zhu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="66/875">Yuan Dong</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="99/10371">Eugene Y. Tang</author>
<author pid="47/4010">Jiqiang Song</author>
<author pid="54/6166">Jinzhan Peng</author>
<title>A 65 nm uneven-dual-core SoC based platform for multi-device collaborative computing.</title>
<pages>2527-2530</pages>
<year>2014</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2014.6865687</ee>
<crossref>conf/iscas/2014</crossref>
<url>db/conf/iscas/iscas2014.html#ZhuLYDWTSP14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/mwscas/XuYLW14" mdate="2020-06-15">
<author pid="68/3832">Bing Xu</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Low-power loop pipelining mapping onto CGRA utilizing variable dual VDD.</title>
<pages>242-245</pages>
<year>2014</year>
<booktitle>MWSCAS</booktitle>
<ee>https://doi.org/10.1109/MWSCAS.2014.6908397</ee>
<crossref>conf/mwscas/2014</crossref>
<url>db/conf/mwscas/mwscas2014.html#XuYLW14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/robio/YinOLW14" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A fast and robust traffic sign recognition method using ring of RIBP histograms based feature.</title>
<pages>2570-2575</pages>
<year>2014</year>
<booktitle>ROBIO</booktitle>
<ee>https://doi.org/10.1109/ROBIO.2014.7090728</ee>
<crossref>conf/robio/2014</crossref>
<url>db/conf/robio/robio2014.html#YinOLW14</url>
</inproceedings>
</r>
<r><article key="journals/chinaf/LiuJYWSTW13" mdate="2020-03-27">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="55/968">Wen Jia</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="40/3934">Dong Wang</author>
<author pid="12/10372">Guanyi Sun</author>
<author pid="99/10371">Eugene Tang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>ReSSIM: a mixed-level simulator for dynamic coarse-grained reconfigurable processor.</title>
<pages>1-16</pages>
<year>2013</year>
<volume>56</volume>
<journal>Sci. China Inf. Sci.</journal>
<number>6</number>
<ee>https://doi.org/10.1007/s11432-013-4812-y</ee>
<url>db/journals/chinaf/chinaf56.html#LiuJYWSTW13</url>
</article>
</r>
<r><article key="journals/chinaf/ZhangLYZCW13" mdate="2020-03-27">
<author pid="132/3212">Weilong Zhang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="62/9427">Renyan Zhou</author>
<author pid="132/3030">Shanshan Cai</author>
<author pid="39/6160">Shaojun Wei</author>
<title>An efficient VLSI architecture of speeded-up robust feature extraction for high resolution and high frame rate video.</title>
<pages>1-14</pages>
<year>2013</year>
<volume>56</volume>
<journal>Sci. China Inf. Sci.</journal>
<number>7</number>
<ee>https://doi.org/10.1007/s11432-013-4786-9</ee>
<url>db/journals/chinaf/chinaf56.html#ZhangLYZCW13</url>
</article>
</r>
<r><article key="journals/chinaf/WangLYZCYW13" mdate="2020-03-27">
<author pid="24/9430">Yansheng Wang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="06/5143-2">Peng Cao 0002</author>
<author pid="y/JunYang6">Jun Yang 0006</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Hierarchical representation of on-chip context to reduce reconfiguration time and implementation area for coarse-grained reconfigurable architecture.</title>
<pages>1-20</pages>
<year>2013</year>
<volume>56</volume>
<journal>Sci. China Inf. Sci.</journal>
<number>11</number>
<ee>https://doi.org/10.1007/s11432-013-4842-5</ee>
<url>db/journals/chinaf/chinaf56.html#WangLYZCYW13</url>
</article>
</r>
<r><article key="journals/ieicet/NguyenCW0SZLW13" mdate="2020-04-11">
<author pid="126/5941">Hung K. Nguyen</author>
<author pid="06/5143-2">Peng Cao 0002</author>
<author pid="18/7376">Xuexiang Wang</author>
<author pid="y/JunYang6">Jun Yang 0006</author>
<author pid="89/1700">Longxing Shi</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Hardware Software Co-design of H.264 Baseline Encoder on Coarse-Grained Dynamically Reconfigurable Computing System-on-Chip.</title>
<pages>601-615</pages>
<year>2013</year>
<volume>96-D</volume>
<journal>IEICE Trans. Inf. Syst.</journal>
<number>3</number>
<ee>https://doi.org/10.1587/transinf.E96.D.601</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e96-d_3_601</ee>
<url>db/journals/ieicet/ieicet96d.html#NguyenCW0SZLW13</url>
</article>
</r>
<r><article key="journals/ieicet/ZhangYOLW13" mdate="2020-04-11">
<author pid="130/9803">Jienan Zhang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="117/5669">Peng Ouyang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Concurrent Detection and Recognition of Individual Object Based on Colour and p-SIFT Features.</title>
<pages>1357-1365</pages>
<year>2013</year>
<volume>96-A</volume>
<journal>IEICE Trans. Fundam. Electron. Commun. Comput. Sci.</journal>
<number>6</number>
<ee>https://doi.org/10.1587/transfun.E96.A.1357</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e96-a_6_1357</ee>
<url>db/journals/ieicet/ieicet96a.html#ZhangYOLW13</url>
</article>
</r>
<r><article key="journals/ieicet/OuyangYGLW13" mdate="2020-04-11">
<author pid="117/5669">Peng Ouyang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="46/5223">Hui Gao</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Parallelization of Computing-Intensive Tasks of SIFT Algorithm on a Reconfigurable Architecture System.</title>
<pages>1393-1402</pages>
<year>2013</year>
<volume>96-A</volume>
<journal>IEICE Trans. Fundam. Electron. Commun. Comput. Sci.</journal>
<number>6</number>
<ee>https://doi.org/10.1587/transfun.E96.A.1393</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e96-a_6_1393</ee>
<url>db/journals/ieicet/ieicet96a.html#OuyangYGLW13</url>
</article>
</r>
<r><article key="journals/ieicet/YinLLW13" mdate="2020-04-11">
<author pid="98/3428">Shouyi Yin</author>
<author pid="123/8216">Dajiang Liu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Affine Transformations for Communication and Reconfiguration Optimization of Mapping Loop Nests on CGRAs.</title>
<pages>1582-1591</pages>
<year>2013</year>
<volume>96-D</volume>
<journal>IEICE Trans. Inf. Syst.</journal>
<number>8</number>
<ee>https://doi.org/10.1587/transinf.E96.D.1582</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e96-d_8_1582</ee>
<url>db/journals/ieicet/ieicet96d.html#YinLLW13</url>
</article>
</r>
<r><article key="journals/ieicet/WangLYZCYW13" mdate="2020-04-11">
<author pid="24/9430">Yansheng Wang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="06/5143-2">Peng Cao 0002</author>
<author pid="y/JunYang6">Jun Yang 0006</author>
<author pid="39/6160">Shaojun Wei</author>
<title>The Organization of On-Chip Data Memory in One Coarse-Grained Reconfigurable Architecture.</title>
<pages>2218-2229</pages>
<year>2013</year>
<volume>96-A</volume>
<journal>IEICE Trans. Fundam. Electron. Commun. Comput. Sci.</journal>
<number>11</number>
<ee>https://doi.org/10.1587/transfun.E96.A.2218</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e96-a_11_2218</ee>
<url>db/journals/ieicet/ieicet96a.html#WangLYZCYW13</url>
</article>
</r>
<r><article key="journals/ieicet/YinSLW13" mdate="2020-04-11">
<author pid="98/3428">Shouyi Yin</author>
<author pid="66/4466">Rui Shi</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Battery-Aware Task Mapping for Coarse-Grained Reconfigurable Architecture.</title>
<pages>2524-2535</pages>
<year>2013</year>
<volume>96-D</volume>
<journal>IEICE Trans. Inf. Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1587/transinf.E96.D.2524</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e96-d_12_2524</ee>
<url>db/journals/ieicet/ieicet96d.html#YinSLW13</url>
</article>
</r>
<r><article key="journals/ieicet/ZhangYLW13" mdate="2020-04-11">
<author pid="19/5112">Zhen Zhang</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>An Inductive-Coupling Interconnected Application-Specific 3D NoC Design.</title>
<pages>2633-2644</pages>
<year>2013</year>
<volume>96-A</volume>
<journal>IEICE Trans. Fundam. Electron. Commun. Comput. Sci.</journal>
<number>12</number>
<ee>https://doi.org/10.1587/transfun.E96.A.2633</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e96-a_12_2633</ee>
<url>db/journals/ieicet/ieicet96a.html#ZhangYLW13</url>
</article>
</r>
<r><article key="journals/ijdsn/YinCLW13" mdate="2020-06-21">
<author pid="98/3428">Shouyi Yin</author>
<author pid="02/7208">Jianwei Cui</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Calibration Techniques for Low-Power Wireless Multiband Transceiver.</title>
<year>2013</year>
<volume>9</volume>
<journal>Int. J. Distributed Sens. Networks</journal>
<ee type="oa">https://doi.org/10.1155/2013/754206</ee>
<url>db/journals/ijdsn/ijdsn9.html#YinCLW13</url>
</article>
</r>
<r><article key="journals/jsa/CaoLWJCW13" mdate="2020-02-24">
<author pid="70/4512">Shan Cao</author>
<author pid="77/2814">Zhaolin Li</author>
<author pid="35/5625">Fang Wang</author>
<author pid="120/1815">Guoyue Jiang</author>
<author pid="70/3894">Zhixiang Chen</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Energy-efficient stream task scheduling scheme for embedded multimedia applications on multi-issued stream architectures.</title>
<pages>187-201</pages>
<year>2013</year>
<volume>59</volume>
<journal>J. Syst. Archit.</journal>
<number>4-5</number>
<ee>https://doi.org/10.1016/j.sysarc.2013.03.014</ee>
<url>db/journals/jsa/jsa59.html#CaoLWJCW13</url>
</article>
</r>
<r><article key="journals/jsa/RenLYHWW13" mdate="2020-03-27">
<author pid="08/642">Yu Ren</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="09/2621-1">Jie Han 0001</author>
<author pid="48/86">Qinghua Wu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A fault tolerant NoC architecture using quad-spare mesh topology and dynamic reconfiguration.</title>
<pages>482-491</pages>
<year>2013</year>
<volume>59</volume>
<journal>J. Syst. Archit.</journal>
<number>7</number>
<ee>https://doi.org/10.1016/j.sysarc.2013.03.010</ee>
<url>db/journals/jsa/jsa59.html#RenLYHWW13</url>
</article>
</r>
<r><article key="journals/tcas/ZhuLYW13" mdate="2020-08-16">
<author pid="69/6211-1">Jianfeng Zhu 0001</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Low-Power Reconfigurable Processor Utilizing Variable Dual V<sub>DD</sub>.</title>
<pages>217-221</pages>
<year>2013</year>
<volume>60-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>4</number>
<ee>https://doi.org/10.1109/TCSII.2013.2251940</ee>
<url>db/journals/tcas/tcasII60.html#ZhuLYW13</url>
</article>
</r>
<r><inproceedings key="conf/asicon/JiangWLW13" mdate="2017-05-25">
<author pid="120/1815">Guoyue Jiang</author>
<author pid="35/5625">Fang Wang</author>
<author pid="77/2814">Zhaolin Li</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A power-efficient network-on-chip for multi-core stream processors.</title>
<pages>1-4</pages>
<year>2013</year>
<booktitle>ASICON</booktitle>
<ee>https://doi.org/10.1109/ASICON.2013.6811833</ee>
<crossref>conf/asicon/2013</crossref>
<url>db/conf/asicon/asicon2013.html#JiangWLW13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/cicc/LiuDWZYCW13" mdate="2020-03-27">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="137/1419">Chenchen Deng</author>
<author pid="40/3934">Dong Wang</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="06/5143-2">Peng Cao 0002</author>
<author pid="39/6160">Shaojun Wei</author>
<title>An energy-efficient coarse-grained dynamically reconfigurable fabric for multiple-standard video decoding applications.</title>
<pages>1-4</pages>
<year>2013</year>
<booktitle>CICC</booktitle>
<ee>https://doi.org/10.1109/CICC.2013.6658434</ee>
<crossref>conf/cicc/2013</crossref>
<url>db/conf/cicc/cicc2013.html#LiuDWZYCW13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/cicc/LiuZDYCW13" mdate="2020-03-27">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="132/3212">Weilong Zhang</author>
<author pid="137/1419">Chenchen Deng</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="132/3030">Shanshan Cai</author>
<author pid="39/6160">Shaojun Wei</author>
<title>SURFEX: A 57fps 1080P resolution 220mW silicon implementation for simplified speeded-up robust feature with 65nm process.</title>
<pages>1-4</pages>
<year>2013</year>
<booktitle>CICC</booktitle>
<ee>https://doi.org/10.1109/CICC.2013.6658435</ee>
<crossref>conf/cicc/2013</crossref>
<url>db/conf/cicc/cicc2013.html#LiuZDYCW13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/LiuYLW13" mdate="2020-03-27">
<author pid="123/8216">Dajiang Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Polyhedral model based mapping optimization of loop nests for CGRAs.</title>
<pages>19:1-19:8</pages>
<year>2013</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2463209.2488757</ee>
<crossref>conf/dac/2013</crossref>
<url>db/conf/dac/dac2013.html#LiuYLW13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/emc/LiLYMW13" mdate="2020-03-27">
<author pid="155/0342">Guoyong Li</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="155/0321">Changkui Mao</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Mapping IDCT of MPEG2 on Coarse-Grained Reconfigurable Array for Matching 1080p Video Decoding.</title>
<pages>545-555</pages>
<year>2013</year>
<booktitle>EMC/HumanCom</booktitle>
<ee>https://doi.org/10.1007/978-94-007-7262-5_62</ee>
<crossref>conf/emc/2013</crossref>
<url>db/conf/emc/emc2013.html#LiLYMW13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/ZhangYLW13" mdate="2020-03-27">
<author pid="19/5112">Zhen Zhang</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>An inductive-coupling interconnected application-specific 3D NoC design.</title>
<pages>550-553</pages>
<year>2013</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2013.6571902</ee>
<crossref>conf/iscas/2013</crossref>
<url>db/conf/iscas/iscas2013.html#ZhangYLW13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/LiuCYWWWZLC13" mdate="2020-03-27">
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="12/5359">Yingjie Victor Chen</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="40/3934">Dong Wang</author>
<author pid="02/3674">Xing Wang</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="54/40">Li Zhou</author>
<author pid="43/5038">Hao Lei</author>
<author pid="06/5143-2">Peng Cao 0002</author>
<title>Implementation of multi-standard video decoding algorithms on a coarse-grained reconfigurable multimedia processor.</title>
<pages>897-900</pages>
<year>2013</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2013.6571992</ee>
<crossref>conf/iscas/2013</crossref>
<url>db/conf/iscas/iscas2013.html#LiuCYWWWZLC13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/RenLYWWH13" mdate="2020-03-27">
<author pid="08/642">Yu Ren</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="48/86">Qinghua Wu</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="09/2621-1">Jie Han 0001</author>
<title>A VLSI architecture for enhancing the fault tolerance of NoC using quad-spare mesh topology and dynamic reconfiguration.</title>
<pages>1793-1796</pages>
<year>2013</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2013.6572213</ee>
<crossref>conf/iscas/2013</crossref>
<url>db/conf/iscas/iscas2013.html#RenLYWWH13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/LiuYLW13" mdate="2020-03-27">
<author pid="123/8216">Dajiang Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Affine transformations for communication and reconfiguration optimization of loops on CGRAs.</title>
<pages>2541-2544</pages>
<year>2013</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2013.6572396</ee>
<crossref>conf/iscas/2013</crossref>
<url>db/conf/iscas/iscas2013.html#LiuYLW13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/isqed/CaoLCJW13" mdate="2017-05-25">
<author pid="70/4512">Shan Cao</author>
<author pid="77/2814">Zhaolin Li</author>
<author pid="70/3894">Zhixiang Chen</author>
<author pid="120/1815">Guoyue Jiang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Compiler-assisted leakage energy optimization of media applications on stream architectures.</title>
<pages>120-127</pages>
<year>2013</year>
<booktitle>ISQED</booktitle>
<ee>https://doi.org/10.1109/ISQED.2013.6523599</ee>
<crossref>conf/isqed/2013</crossref>
<url>db/conf/isqed/isqed2013.html#CaoLCJW13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nas/WuLYRW13" mdate="2020-03-27">
<author pid="48/86">Qinghua Wu</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="08/642">Yu Ren</author>
<author pid="39/6160">Shaojun Wei</author>
<title>SPC: An Approach to Guarantee Performance in Cost Oriented Mapping Algorithm for NoC Architectures.</title>
<pages>187-190</pages>
<year>2013</year>
<booktitle>NAS</booktitle>
<ee>https://doi.org/10.1109/NAS.2013.30</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/NAS.2013.30</ee>
<crossref>conf/nas/2013</crossref>
<url>db/conf/nas/nas2013.html#WuLYRW13</url>
</inproceedings>
</r>
<r><inproceedings key="conf/nas/LiYLWW13" mdate="2020-03-27">
<author pid="32/8215">Yulin Li</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="40/3934">Dong Wang</author>
<title>Battery-Aware MAC Analytical Modeling for Extending Lifetime of Low Duty-Cycled Wireless Sensor Network.</title>
<pages>297-301</pages>
<year>2013</year>
<booktitle>NAS</booktitle>
<ee>https://doi.org/10.1109/NAS.2013.47</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/NAS.2013.47</ee>
<crossref>conf/nas/2013</crossref>
<url>db/conf/nas/nas2013.html#LiYLWW13</url>
</inproceedings>
</r>
<r><article key="journals/ieicet/YinYLZW12" mdate="2020-04-11">
<author pid="98/3428">Shouyi Yin</author>
<author pid="55/8788">Chongyong Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Configuration Context Reduction for Coarse-Grained Reconfigurable Architecture.</title>
<pages>335-344</pages>
<year>2012</year>
<volume>95-D</volume>
<journal>IEICE Trans. Inf. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1587/transinf.E95.D.335</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e95-d_2_335</ee>
<url>db/journals/ieicet/ieicet95d.html#YinYLZW12</url>
</article>
</r>
<r><article key="journals/ieicet/YinHZLW12" mdate="2020-04-11">
<author pid="98/3428">Shouyi Yin</author>
<author pid="43/4685">Yang Hu</author>
<author pid="19/5112">Zhen Zhang</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Hybrid Wired/Wireless On-Chip Network Design for Application-Specific SoC.</title>
<pages>495-505</pages>
<year>2012</year>
<volume>95-C</volume>
<journal>IEICE Trans. Electron.</journal>
<number>4</number>
<ee>https://doi.org/10.1587/transele.E95.C.495</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e95-c_4_495</ee>
<url>db/journals/ieicet/ieicet95c.html#YinHZLW12</url>
</article>
</r>
<r><article key="journals/ieicet/LiuCZYLWS12" mdate="2020-04-11">
<author pid="58/2670-19">Bo Liu 0019</author>
<author pid="06/5143-2">Peng Cao 0002</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="y/JunYang6">Jun Yang 0006</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<author pid="89/1700">Longxing Shi</author>
<title>Reconfiguration Process Optimization of Dynamically Coarse Grain Reconfigurable Architecture for Multimedia Applications.</title>
<pages>1858-1871</pages>
<year>2012</year>
<volume>95-D</volume>
<journal>IEICE Trans. Inf. Syst.</journal>
<number>7</number>
<ee>https://doi.org/10.1587/transinf.E95.D.1858</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e95-d_7_1858</ee>
<url>db/journals/ieicet/ieicet95d.html#LiuCZYLWS12</url>
</article>
</r>
<r><article key="journals/ieicet/OuyangYLW12" mdate="2020-04-11">
<author pid="117/5669">Peng Ouyang</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Multi-Battery Scheduling for Battery-Powered DVS Systems.</title>
<pages>2278-2285</pages>
<year>2012</year>
<volume>95-B</volume>
<journal>IEICE Trans. Commun.</journal>
<number>7</number>
<ee>https://doi.org/10.1587/transcom.E95.B.2278</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e95-b_7_2278</ee>
<url>db/journals/ieicet/ieicet95b.html#OuyangYLW12</url>
</article>
</r>
<r><article key="journals/ieicet/LiuYYLW12" mdate="2020-04-11">
<author pid="123/8216">Dajiang Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="55/8788">Chongyong Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Mapping Optimization of Affine Loop Nests for Reconfigurable Computing Architecture.</title>
<pages>2898-2907</pages>
<year>2012</year>
<volume>95-D</volume>
<journal>IEICE Trans. Inf. Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1587/transinf.E95.D.2898</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e95-d_12_2898</ee>
<url>db/journals/ieicet/ieicet95d.html#LiuYYLW12</url>
</article>
</r>
<r><inproceedings key="conf/IEEEcit/LiJCZW12" mdate="2017-05-26">
<author pid="86/6196">Yuan Li</author>
<author pid="93/6942">Jiang Jiang</author>
<author pid="91/9059">Hanqiang Cheng</author>
<author pid="81/3147">Minxuan Zhang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>An Efficient Hardware Random Number Generator Based on the MT Method.</title>
<pages>1011-1015</pages>
<year>2012</year>
<booktitle>CIT</booktitle>
<ee>https://doi.org/10.1109/CIT.2012.208</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/CIT.2012.208</ee>
<crossref>conf/IEEEcit/2012</crossref>
<url>db/conf/IEEEcit/IEEEcit2012.html#LiJCZW12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpt/LiCJZW12" mdate="2017-05-24">
<author pid="86/6196">Yuan Li</author>
<author pid="c/PaulChow">Paul Chow</author>
<author pid="93/6942">Jiang Jiang</author>
<author pid="81/3147">Minxuan Zhang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Software/hardware framework for generating parallel Gaussian random numbers based on the Monty Python method.</title>
<pages>190-197</pages>
<year>2012</year>
<booktitle>FPT</booktitle>
<ee>https://doi.org/10.1109/FPT.2012.6412133</ee>
<crossref>conf/fpt/2012</crossref>
<url>db/conf/fpt/fpt2012.html#LiCJZW12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/hpcc/CaoLCJW12" mdate="2017-05-23">
<author pid="70/4512">Shan Cao</author>
<author pid="77/2814">Zhaolin Li</author>
<author pid="70/3894">Zhixiang Chen</author>
<author pid="120/1815">Guoyue Jiang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Low Power Schedule Algorithm for Embedded Multimedia Applications Basing on Imagine-L Processor.</title>
<pages>1344-1351</pages>
<year>2012</year>
<booktitle>HPCC-ICESS</booktitle>
<ee>https://doi.org/10.1109/HPCC.2012.198</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/HPCC.2012.198</ee>
<crossref>conf/hpcc/2012</crossref>
<url>db/conf/hpcc/hpcc2012.html#CaoLCJW12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/YinYLZWW12" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="55/8788">Chongyong Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="24/9430">Yansheng Wang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Reducing configuration contexts for coarse-grained reconfigurable architecture.</title>
<pages>121-124</pages>
<year>2012</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2012.6271452</ee>
<crossref>conf/iscas/2012</crossref>
<url>db/conf/iscas/iscas2012.html#YinYLZWW12</url>
</inproceedings>
</r>
<r><inproceedings key="conf/asicon/YinCLLW11" mdate="2020-03-27">
<author pid="98/3428">Shouyi Yin</author>
<author pid="02/7208">Jianwei Cui</author>
<author pid="63/9431">Ao Luo</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A high efficient baseband transceiver for IEEE 802.15.4 LR-WPAN systems.</title>
<pages>224-227</pages>
<year>2011</year>
<booktitle>ASICON</booktitle>
<ee>https://doi.org/10.1109/ASICON.2011.6157162</ee>
<crossref>conf/asicon/2011</crossref>
<url>db/conf/asicon/asicon2011.html#YinCLLW11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/asicon/LiangYYLW11" mdate="2020-03-27">
<author pid="20/1080">Shuang Liang</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="55/8788">Chongyong Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Performance evaluation modeling for reconfigurable processor.</title>
<pages>570-573</pages>
<year>2011</year>
<booktitle>ASICON</booktitle>
<ee>https://doi.org/10.1109/ASICON.2011.6157269</ee>
<crossref>conf/asicon/2011</crossref>
<url>db/conf/asicon/asicon2011.html#LiangYYLW11</url>
</inproceedings>
</r>
<r><inproceedings key="conf/asicon/CaoLW11" mdate="2017-05-25">
<author pid="70/4512">Shan Cao</author>
<author pid="77/2814">Zhaolin Li</author>
<author pid="39/6160">Shaojun Wei</author>
<title>An energy efficiency task scheduling algorithm for streaming applications on multiprocessor SoC.</title>
<pages>698-702</pages>
<year>2011</year>
<booktitle>ASICON</booktitle>
<ee>https://doi.org/10.1109/ASICON.2011.6157301</ee>
<crossref>conf/asicon/2011</crossref>
<url>db/conf/asicon/asicon2011.html#CaoLW11</url>
</inproceedings>
</r>
<r><article key="journals/ieicet/YinSLW10" mdate="2020-04-11">
<author pid="98/3428">Shouyi Yin</author>
<author pid="94/4059">Zhongfu Sun</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>CropNET: A Wireless Multimedia Sensor Network for Agricultural Monitoring.</title>
<pages>2073-2076</pages>
<year>2010</year>
<volume>93-B</volume>
<journal>IEICE Trans. Commun.</journal>
<number>8</number>
<ee>https://doi.org/10.1587/transcom.E93.B.2073</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e93-b_8_2073</ee>
<url>db/journals/ieicet/ieicet93b.html#YinSLW10</url>
</article>
</r>
<r><article key="journals/ieicet/ZhuLYYW10" mdate="2020-04-11">
<author pid="76/3988-1">Min Zhu 0001</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="55/8788">Chongyong Yin</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A Cycle-Accurate Simulator for a Reconfigurable Multi-Media System.</title>
<pages>3202-3210</pages>
<year>2010</year>
<volume>93-D</volume>
<journal>IEICE Trans. Inf. Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1587/transinf.E93.D.3202</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e93-d_12_3202</ee>
<url>db/journals/ieicet/ieicet93d.html#ZhuLYYW10</url>
</article>
</r>
<r><article key="journals/ieicet/GengLYZW10" mdate="2020-04-11">
<author pid="02/8975">Tongsheng Geng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Parallelization of Computing-Intensive Tasks of the H.264 High Profile Decoding Algorithm on a Reconfigurable Multimedia System.</title>
<pages>3223-3231</pages>
<year>2010</year>
<volume>93-D</volume>
<journal>IEICE Trans. Inf. Syst.</journal>
<number>12</number>
<ee>https://doi.org/10.1587/transinf.E93.D.3223</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e93-d_12_3223</ee>
<url>db/journals/ieicet/ieicet93d.html#GengLYZW10</url>
</article>
</r>
<r><inproceedings key="conf/apccas/OuyangYLW10" mdate="2020-03-27">
<author pid="117/5669">Peng Ouyang</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Battery aware tasks allocating algorithm for multi-battery operated system.</title>
<pages>875-878</pages>
<year>2010</year>
<booktitle>APCCAS</booktitle>
<ee>https://doi.org/10.1109/APCCAS.2010.5774998</ee>
<crossref>conf/apccas/2010</crossref>
<url>db/conf/apccas/apccas2010.html#OuyangYLW10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/apccas/HuYLW10" mdate="2020-03-27">
<author pid="43/4685">Yang Hu</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Mixed-level modeling for network on chip infrastructure in SoC design.</title>
<pages>911-914</pages>
<year>2010</year>
<booktitle>APCCAS</booktitle>
<ee>https://doi.org/10.1109/APCCAS.2010.5774752</ee>
<crossref>conf/apccas/2010</crossref>
<url>db/conf/apccas/apccas2010.html#HuYLW10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/fpt/Wei10" mdate="2017-05-24">
<author pid="39/6160">Shaojun Wei</author>
<title>Reconfigurable computing - evolution of Von Neumann architecture.</title>
<year>2010</year>
<booktitle>FPT</booktitle>
<ee>https://doi.org/10.1109/FPT.2010.5681475</ee>
<crossref>conf/fpt/2010</crossref>
<url>db/conf/fpt/fpt2010.html#Wei10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/ZhouLYLCW10" mdate="2020-03-27">
<author pid="62/9427">Renyan Zhou</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="63/9431">Ao Luo</author>
<author pid="00/3610">Xinkai Chen</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A VLSI design of sensor node for wireless image sensor network.</title>
<pages>149-152</pages>
<year>2010</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2010.5538037</ee>
<crossref>conf/iscas/2010</crossref>
<url>db/conf/iscas/iscas2010.html#ZhouLYLCW10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/GengLYZJW10" mdate="2020-03-27">
<author pid="02/8975">Tongsheng Geng</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="76/3988-1">Min Zhu 0001</author>
<author pid="55/968">Wen Jia</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Parallel implementation of computing-intensive decoding algorithms of H.264 on reconfigurable SoC.</title>
<pages>1153-1156</pages>
<year>2010</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2010.5537314</ee>
<crossref>conf/iscas/2010</crossref>
<url>db/conf/iscas/iscas2010.html#GengLYZJW10</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/ZhuLYWWW10" mdate="2020-03-27">
<author pid="76/3988-1">Min Zhu 0001</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="98/3428">Shouyi Yin</author>
<author pid="24/9430">Yansheng Wang</author>
<author pid="38/1956">Wenjie Wang</author>
<author pid="39/6160">Shaojun Wei</author>
<title>A reconfigurable multi-processor SoC for media applications.</title>
<pages>2011-2014</pages>
<year>2010</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2010.5537147</ee>
<crossref>conf/iscas/2010</crossref>
<url>db/conf/iscas/iscas2010.html#ZhuLYWWW10</url>
</inproceedings>
</r>
<r><article key="journals/chinaf/YinLW09" mdate="2020-05-18">
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Buffer planning for application-specific networks-on-chip design.</title>
<pages>547-558</pages>
<year>2009</year>
<volume>52</volume>
<journal>Sci. China Ser. F Inf. Sci.</journal>
<number>4</number>
<ee>https://doi.org/10.1007/s11432-009-0085-x</ee>
<url>db/journals/chinaf/chinaf52.html#YinLW09</url>
</article>
</r>
<r><article key="journals/ieicet/YinYLW09" mdate="2020-04-11">
<author pid="55/8788">Chongyong Yin</author>
<author pid="98/3428">Shouyi Yin</author>
<author orcid="0000-0001-7548-4116" pid="55/17">Leibo Liu</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Compiler Framework for Reconfigurable Computing Architecture.</title>
<pages>1284-1290</pages>
<year>2009</year>
<volume>92-C</volume>
<journal>IEICE Trans. Electron.</journal>
<number>10</number>
<ee>https://doi.org/10.1587/transele.E92.C.1284</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e92-c_10_1284</ee>
<url>db/journals/ieicet/ieicet92c.html#YinYLW09</url>
</article>
</r>
<r><article key="journals/chinaf/Wei08" mdate="2020-05-18">
<author pid="39/6160">Shaojun Wei</author>
<title>Key technologies of system on chip design.</title>
<pages>790-798</pages>
<year>2008</year>
<volume>51</volume>
<journal>Sci. China Ser. F Inf. Sci.</journal>
<number>6</number>
<ee>https://doi.org/10.1007/s11432-008-0072-7</ee>
<url>db/journals/chinaf/chinaf51.html#Wei08</url>
</article>
</r>
<r><inproceedings key="conf/iscas/XieLDW07" mdate="2017-05-26">
<author pid="38/6002">Yufeng Xie</author>
<author pid="55/17">Leibo Liu</author>
<author pid="83/566">Rui Dai</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Battery-Aware Variable Voltage Scheduling on Real-Time Multiprocessor Platforms.</title>
<pages>1883-1886</pages>
<year>2007</year>
<crossref>conf/iscas/2007</crossref>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2007.378283</ee>
<url>db/conf/iscas/iscas2007.html#XieLDW07</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/WeiDHW06" mdate="2017-05-26">
<author pid="39/6160">Shaojun Wei</author>
<author pid="03/4680">Sheqin Dong</author>
<author pid="49/3541">Xianlong Hong</author>
<author pid="45/532">Youliang Wu</author>
<title>On handling the fixed-outline constraints of floorplanning using less flexibility first principles.</title>
<year>2006</year>
<crossref>conf/iscas/2006</crossref>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2006.1693903</ee>
<url>db/conf/iscas/iscas2006.html#WeiDHW06</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dac/ChanHPSMVW03" mdate="2018-11-06">
<author pid="62/2029">Chi-Foon Chan</author>
<author pid="93/261">Deirdre Hanford</author>
<author pid="03/4432">Jian Yue Pan</author>
<author pid="13/6915">Narendra V. Shenoy</author>
<author pid="42/3597">Mahesh Mehendale</author>
<author pid="88/6251">A. Vasudevan</author>
<author pid="39/6160">Shaojun Wei</author>
<title>Emerging markets: design goes global.</title>
<pages>195</pages>
<year>2003</year>
<crossref>conf/dac/2003</crossref>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/775832.775883</ee>
<url>db/conf/dac/dac2003.html#ChanHPSMVW03</url>
</inproceedings>
</r>
<coauthors n="260" nc="2">
<co c="0"><na f="c/Cai:Shanshan" pid="132/3030">Shanshan Cai</na></co>
<co c="0"><na f="c/Cao_0002:Peng" pid="06/5143-2">Peng Cao 0002</na></co>
<co c="0"><na f="c/Cao:Shan" pid="70/4512">Shan Cao</na></co>
<co c="0"><na f="c/Cao_0003:Yuan" pid="52/4472-3">Yuan Cao 0003</na></co>
<co c="1"><na f="c/Chan:Chi=Foon" pid="62/2029">Chi-Foon Chan</na></co>
<co c="0"><na f="c/Chang:Chip=Hong" pid="95/137">Chip-Hong Chang</na></co>
<co c="0"><na f="c/Chang:Meng=Fan" pid="89/6934">Meng-Fan Chang</na></co>
<co c="0"><na f="c/Chen:Chen" pid="65/4423">Chen Chen</na></co>
<co c="0"><na f="c/Chen:Deming" pid="37/1234">Deming Chen</na></co>
<co c="0"><na f="c/Chen:Dibei" pid="278/6842">Dibei Chen</na></co>
<co c="0"><na f="c/Chen:Hong" pid="52/4150">Hong Chen</na></co>
<co c="0"><na f="c/Chen:Hongjiang" pid="00/9546">Hongjiang Chen</na></co>
<co c="0"><na f="c/Chen:Jia=Jing" pid="216/3315">Jia-Jing Chen</na></co>
<co c="0"><na f="c/Chen:Jian" pid="49/6002">Jian Chen</na></co>
<co c="0"><na f="c/Chen:Jiqiang" pid="23/7829">Jiqiang Chen</na></co>
<co c="0"><na f="c/Chen:Qiubo" pid="166/3228">Qiubo Chen</na></co>
<co c="0"><na f="c/Chen:Tianbao" pid="177/6565">Tianbao Chen</na></co>
<co c="0" n="2"><na f="c/Chen:Victor_Y=" pid="12/5359">Victor Y. Chen</na><na>Yingjie Victor Chen</na></co>
<co c="0"><na f="c/Chen:Weijia" pid="145/2163">Weijia Chen</na></co>
<co c="0"><na f="c/Chen:Xi" pid="16/3283">Xi Chen</na></co>
<co c="0"><na f="c/Chen:Xinkai" pid="00/3610">Xinkai Chen</na></co>
<co c="0"><na f="c/Chen:Yingjie" pid="67/1326">Yingjie Chen</na></co>
<co c="0"><na f="c/Chen:Zhixiang" pid="70/3894">Zhixiang Chen</na></co>
<co c="0"><na f="c/Cheng:Hanqiang" pid="91/9059">Hanqiang Cheng</na></co>
<co c="0"><na f="c/Cheng:Wenming" pid="33/7816">Wenming Cheng</na></co>
<co c="0"><na f="c/Chow:Paul" pid="c/PaulChow">Paul Chow</na></co>
<co c="0"><na f="c/Cui:Jianwei" pid="02/7208">Jianwei Cui</na></co>
<co c="0"><na f="d/Dai:Rui" pid="83/566">Rui Dai</na></co>
<co c="0"><na f="d/Dai:Xu" pid="69/10885">Xu Dai</na></co>
<co c="0"><na f="d/Deng:Chenchen" pid="137/1419">Chenchen Deng</na></co>
<co c="0"><na f="d/Deng:Jinyi" pid="284/6116">Jinyi Deng</na></co>
<co c="0"><na f="d/Deng:Yangdong" pid="90/5987">Yangdong Deng</na></co>
<co c="0"><na f="d/Ding:Yingtao" pid="149/4834">Yingtao Ding</na></co>
<co c="0"><na f="d/Dong:Hao" pid="14/1525">Hao Dong</na></co>
<co c="0"><na f="d/Dong:Sheqin" pid="03/4680">Sheqin Dong</na></co>
<co c="0"><na f="d/Dong:Yuan" pid="66/875">Yuan Dong</na></co>
<co c="0"><na f="d/Duan:Jinjin" pid="200/5837">Jinjin Duan</na></co>
<co c="0"><na f="f/Feng:Chaochao" pid="98/9978">Chaochao Feng</na></co>
<co c="0"><na f="f/Feng_0002:Yong" pid="64/4429-2">Yong Feng 0002</na></co>
<co c="0"><na f="g/Gao:Hui" pid="46/5223">Hui Gao</na></co>
<co c="0"><na f="g/Ge:Wei" pid="66/1828">Wei Ge</na></co>
<co c="0"><na f="g/Geng:Tongsheng" pid="02/8975">Tongsheng Geng</na></co>
<co c="0"><na f="g/Gu:Jiangyuan" pid="184/7513">Jiangyuan Gu</na></co>
<co c="0"><na f="g/Guo:Chenfu" pid="285/1497">Chenfu Guo</na></co>
<co c="0"><na f="g/Guo:Donghui" pid="56/2415">Donghui Guo</na></co>
<co c="0"><na f="g/Guo:Jianxin" pid="58/8119">Jianxin Guo</na></co>
<co c="0"><na f="g/Guo:Ruiqi" pid="78/7198">Ruiqi Guo</na></co>
<co c="0"><na f="g/Guo:Wei" pid="71/6601">Wei Guo</na></co>
<co c="0"><na f="g/Guo:Yike" pid="g/YikeGuo">Yike Guo</na></co>
<co c="0"><na f="h/Han:Daqiang" pid="233/3078">Daqiang Han</na></co>
<co c="0"><na f="h/Han_0001:Jie" pid="09/2621-1">Jie Han 0001</na></co>
<co c="1"><na f="h/Hanford:Deirdre" pid="93/261">Deirdre Hanford</na></co>
<co c="0"><na f="h/He:Anping" pid="02/6123">Anping He</na></co>
<co c="0"><na f="h/Hong:Xianlong" pid="49/3541">Xianlong Hong</na></co>
<co c="0"><na f="h/Hu:Ruofei" pid="149/9822">Ruofei Hu</na></co>
<co c="0"><na f="h/Hu:Te" pid="237/4811">Te Hu</na></co>
<co c="0"><na f="h/Hu:Wenjing" pid="05/8589">Wenjing Hu</na></co>
<co c="0"><na f="h/Hu:Yang" pid="43/4685">Yang Hu</na></co>
<co c="0"><na f="h/Huang:Hai" pid="51/944">Hai Huang</na></co>
<co c="0"><na f="h/Huang:Qihuan" pid="211/8631">Qihuan Huang</na></co>
<co c="0"><na f="j/Jia:Wen" pid="55/968">Wen Jia</na></co>
<co c="0"><na f="j/Jiang:Guangli" pid="163/3570">Guangli Jiang</na></co>
<co c="0"><na f="j/Jiang:Guoyue" pid="120/1815">Guoyue Jiang</na></co>
<co c="0"><na f="j/Jiang:Jiang" pid="93/6942">Jiang Jiang</na></co>
<co c="0"><na f="j/Jiang:Xiaowei" pid="31/2484">Xiaowei Jiang</na></co>
<co c="0"><na f="j/Jiang:Zhiqiang" pid="22/6944">Zhiqiang Jiang</na></co>
<co c="0"><na f="j/Jiang:Zihang" pid="238/0135">Zihang Jiang</na></co>
<co c="0"><na f="k/Kang:Wang" pid="138/9373">Wang Kang</na></co>
<co c="0"><na f="k/Khwa:Win=San" pid="176/6156">Win-San Khwa</na></co>
<co c="0"><na f="k/Kong:Yuyao" pid="237/1003">Yuyao Kong</na></co>
<co c="0"><na f="k/Kou:Mingyang" pid="276/2023">Mingyang Kou</na></co>
<co c="0"><na f="l/Lei:Hao" pid="43/5038">Hao Lei</na></co>
<co c="0"><na f="l/Leung:Ho=fung" pid="l/HofungLeung">Ho-fung Leung</na></co>
<co c="0"><na f="l/Li:Ang" pid="33/2805">Ang Li</na></co>
<co c="0"><na f="l/Li:Cheng" pid="16/6465">Cheng Li</na></co>
<co c="0"><na f="l/Li:Congcong" pid="82/865">Congcong Li</na></co>
<co c="0"><na f="l/Li:Guanhua" pid="33/1501">Guanhua Li</na></co>
<co c="0"><na f="l/Li:Guoyong" pid="155/0342">Guoyong Li</na></co>
<co c="0"><na f="l/Li:Hao" pid="17/5705">Hao Li</na></co>
<co c="0"><na f="l/Li:Hui" pid="66/3387">Hui Li</na></co>
<co c="0"><na f="l/Li:Jiakun" pid="69/7673">Jiakun Li</na></co>
<co c="0"><na f="l/Li:Ning" pid="14/5410">Ning Li</na></co>
<co c="0"><na f="l/Li:Peishuo" pid="178/8826">Peishuo Li</na></co>
<co c="0"><na f="l/Li:Qiang" pid="72/872">Qiang Li</na></co>
<co c="0"><na f="l/Li:Shuangchen" pid="91/9920">Shuangchen Li</na></co>
<co c="0"><na f="l/Li:Wenchang" pid="84/10375">Wenchang Li</na></co>
<co c="0"><na f="l/Li:Xiang" pid="40/1491">Xiang Li</na></co>
<co c="0"><na f="l/Li:Xiangyu" pid="87/9032">Xiangyu Li</na></co>
<co c="0"><na f="l/Li:Xiudong" pid="216/9860">Xiudong Li</na></co>
<co c="0"><na f="l/Li:Yuan" pid="86/6196">Yuan Li</na></co>
<co c="0"><na f="l/Li:Yulin" pid="32/8215">Yulin Li</na></co>
<co c="0"><na f="l/Li:Zhaolin" pid="77/2814">Zhaolin Li</na></co>
<co c="0"><na f="l/Li:Zhaoshi" pid="193/3911">Zhaoshi Li</na></co>
<co c="0"><na f="l/Liang:Shuang" pid="20/1080">Shuang Liang</na></co>
<co c="0"><na f="l/Lin:Xinhan" pid="177/5557">Xinhan Lin</na></co>
<co c="0"><na f="l/Liu_0019:Bo" pid="58/2670-19">Bo Liu 0019</na></co>
<co c="0"><na f="l/Liu:Dajiang" pid="123/8216">Dajiang Liu</na></co>
<co c="0"><na f="l/Liu:Hong" pid="29/5010">Hong Liu</na></co>
<co c="0"><na f="l/Liu:Jian" pid="35/295">Jian Liu</na></co>
<co c="0"><na f="l/Liu:Leibo" pid="55/17">Leibo Liu</na></co>
<co c="0"><na f="l/Liu:Qiongbing" pid="162/6851">Qiongbing Liu</na></co>
<co c="0"><na f="l/Liu:Yang" pid="51/3710">Yang Liu</na></co>
<co c="0"><na f="l/Liu:Yonggang" pid="10/4223">Yonggang Liu</na></co>
<co c="0"><na f="l/Liu:Zhiwei" pid="90/9499">Zhiwei Liu</na></co>
<co c="0"><na f="l/Liu:Zhiyong" pid="16/5205">Zhiyong Liu</na></co>
<co c="0"><na f="l/Liu:Zhuangzhi" pid="285/1515">Zhuangzhi Liu</na></co>
<co c="0"><na f="l/Lu:Kai" pid="31/6932">Kai Lu</na></co>
<co c="0"><na f="l/Lu:Tianyi" pid="187/8268">Tianyi Lu</na></co>
<co c="0"><na f="l/Lu:Yanan" pid="154/7639">Yanan Lu</na></co>
<co c="0"><na f="l/Luk:Wayne" pid="l/WayneLuk">Wayne Luk</na></co>
<co c="0"><na f="l/Luo:Ao" pid="63/9431">Ao Luo</na></co>
<co c="0"><na f="l/Luo:Guojie" pid="30/6124">Guojie Luo</na></co>
<co c="0"><na f="l/Luo:Hongyin" pid="147/4317">Hongyin Luo</na></co>
<co c="0"><na f="l/Luo:Kai" pid="49/897">Kai Luo</na></co>
<co c="0"><na f="l/Lv:Ping" pid="37/6989">Ping Lv</na></co>
<co c="0"><na f="m/Mak:Terrence_S=_T=" pid="46/5280">Terrence S. T. Mak</na></co>
<co c="0"><na f="m/Man:Xingchen" pid="241/4275">Xingchen Man</na></co>
<co c="0"><na f="m/Mao:Changkui" pid="155/0321">Changkui Mao</na></co>
<co c="0"><na f="m/Mao:Shengyang" pid="216/7153">Shengyang Mao</na></co>
<co c="1"><na f="m/Mehendale:Mahesh" pid="42/3597">Mahesh Mehendale</na></co>
<co c="0"><na f="m/Meng:Chenyue" pid="163/3693">Chenyue Meng</na></co>
<co c="0"><na f="m/Mo:Huiyu" pid="202/9559">Huiyu Mo</na></co>
<co c="0"><na f="n/Ng:Wai_Chiu" pid="115/8680">Wai Chiu Ng</na></co>
<co c="0"><na f="n/Nguyen:Hung_K=" pid="126/5941">Hung K. Nguyen</na></co>
<co c="0"><na f="o/Ou:Daoli" pid="278/8894">Daoli Ou</na></co>
<co c="0"><na f="o/Ouyang:Peng" pid="117/5669">Peng Ouyang</na></co>
<co c="1"><na f="p/Pan:Jian_Yue" pid="03/4432">Jian Yue Pan</na></co>
<co c="0"><na f="p/Pan:Jianfeng" pid="64/7666">Jianfeng Pan</na></co>
<co c="0"><na f="p/Pan:Yu" pid="76/1503">Yu Pan</na></co>
<co c="0"><na f="p/Peng:Guiqiang" pid="200/7824">Guiqiang Peng</na></co>
<co c="0"><na f="p/Peng:Jinzhan" pid="54/6166">Jinzhan Peng</na></co>
<co c="0"><na f="p/Peng:Yu" pid="85/5580">Yu Peng</na></co>
<co c="0"><na f="q/Qin:Qiao" pid="30/980">Qiao Qin</na></co>
<co c="0"><na f="r/Ren:Pengju" pid="99/2460">Pengju Ren</na></co>
<co c="0"><na f="r/Ren:Yu" pid="08/642">Yu Ren</na></co>
<co c="0" n="2"><na f="s/Salcic:Zoran_A=" pid="99/3221">Zoran A. Salcic</na><na>Zoran Salcic</na></co>
<co c="0"><na f="s/Shan:Gang" pid="251/2805">Gang Shan</na></co>
<co c="0"><na f="s/Shang:Jiaxing" pid="149/2472">Jiaxing Shang</na></co>
<co c="0"><na f="s/Shao:Shengjia" pid="149/5218">Shengjia Shao</na></co>
<co c="1"><na f="s/Shenoy:Narendra_V=" pid="13/6915">Narendra V. Shenoy</na></co>
<co c="0"><na f="s/Shi:Longxing" pid="89/1700">Longxing Shi</na></co>
<co c="0"><na f="s/Shi:Man" pid="252/5454">Man Shi</na></co>
<co c="0"><na f="s/Shi:Rui" pid="66/4466">Rui Shi</na></co>
<co c="0"><na f="s/Shi:Yiyu" pid="94/5536">Yiyu Shi</na></co>
<co c="0"><na f="s/Si:Xin" pid="216/3686">Xin Si</na></co>
<co c="0"><na f="s/Song:Dandan" pid="60/5451">Dandan Song</na></co>
<co c="0"><na f="s/Song:Jiqiang" pid="47/4010">Jiqiang Song</na></co>
<co c="0"><na f="s/Sun:Guanyi" pid="12/10372">Guanyi Sun</na></co>
<co c="0"><na f="s/Sun_0001:Hongbin" pid="98/6690-1">Hongbin Sun 0001</na></co>
<co c="0"><na f="s/Sun:Lifeng" pid="06/2128">Lifeng Sun</na></co>
<co c="0"><na f="s/Sun:Zhongfu" pid="94/4059">Zhongfu Sun</na></co>
<co c="0"><na f="t/Tan:Tao" pid="06/7832">Tao Tan</na></co>
<co c="0" n="2"><na f="t/Tang:Eugene" pid="99/10371">Eugene Tang</na><na>Eugene Y. Tang</na></co>
<co c="0"><na f="t/Tang:Limei" pid="287/2012">Limei Tang</na></co>
<co c="0"><na f="t/Tang:Shibin" pid="52/8419">Shibin Tang</na></co>
<co c="0"><na f="t/Tian:Binren" pid="235/0780">Binren Tian</na></co>
<co c="0"><na f="t/Tu:Fengbin" pid="161/0248">Fengbin Tu</na></co>
<co c="1"><na f="v/Vasudevan:A=" pid="88/6251">A. Vasudevan</na></co>
<co c="0"><na f="w/Wang_0023:Bo" pid="72/6811-23">Bo Wang 0023</na></co>
<co c="0"><na f="w/Wang:Dong" pid="40/3934">Dong Wang</na></co>
<co c="0"><na f="w/Wang:Fang" pid="35/5625">Fang Wang</na></co>
<co c="0"><na f="w/Wang:Guangbin" pid="32/3868">Guangbin Wang</na></co>
<co c="0"><na f="w/Wang:Hang" pid="21/5494">Hang Wang</na></co>
<co c="0"><na f="w/Wang:Jiawei" pid="98/7308">Jiawei Wang</na></co>
<co c="0"><na f="w/Wang:Junbin" pid="158/8189">Junbin Wang</na></co>
<co c="0"><na f="w/Wang_0020:Liang" pid="56/4499-20">Liang Wang 0020</na></co>
<co c="0"><na f="w/Wang:Long" pid="68/4459">Long Wang</na></co>
<co c="0"><na f="w/Wang:Mingyu" pid="65/8491">Mingyu Wang</na></co>
<co c="0"><na f="w/Wang:Pan" pid="36/3184">Pan Wang</na></co>
<co c="0"><na f="w/Wang:Qiang" pid="64/5630">Qiang Wang</na></co>
<co c="0"><na f="w/Wang:Tianchen" pid="154/2965">Tianchen Wang</na></co>
<co c="0"><na f="w/Wang:Tiancheng" pid="26/1205">Tiancheng Wang</na></co>
<co c="0"><na f="w/Wang:Wenjie" pid="38/1956">Wenjie Wang</na></co>
<co c="0"><na f="w/Wang:Xiaohang" pid="13/4318">Xiaohang Wang</na></co>
<co c="0"><na f="w/Wang:Xing" pid="02/3674">Xing Wang</na></co>
<co c="0"><na f="w/Wang:Xuexiang" pid="18/7376">Xuexiang Wang</na></co>
<co c="0"><na f="w/Wang:Yabing" pid="247/1442">Yabing Wang</na></co>
<co c="0"><na f="w/Wang:Yang" pid="181/2842">Yang Wang</na></co>
<co c="0"><na f="w/Wang:Yansheng" pid="24/9430">Yansheng Wang</na></co>
<co c="0"><na f="w/Wang:Yao" pid="72/628">Yao Wang</na></co>
<co c="0"><na f="w/Wang:Yiqi" pid="178/8638">Yiqi Wang</na></co>
<co c="0"><na f="w/Wang:Yong" pid="84/2694">Yong Wang</na></co>
<co c="0"><na f="w/Wang:Zhihui" pid="65/2749">Zhihui Wang</na></co>
<co c="0"><na f="w/Wei:Jinsong" pid="258/3118">Jinsong Wei</na></co>
<co c="0"><na f="w/Wei:Qiushi" pid="232/6800">Qiushi Wei</na></co>
<co c="0"><na f="w/Weng_0004:Jian" pid="81/1232-4">Jian Weng 0004</na></co>
<co c="0"><na f="w/Wu:Chen" pid="78/3213">Chen Wu</na></co>
<co c="0"><na f="w/Wu:Hui" pid="17/995">Hui Wu</na></co>
<co c="0"><na f="w/Wu:JinZhou" pid="207/3944">JinZhou Wu</na></co>
<co c="0"><na f="w/Wu:Qinghua" pid="48/86">Qinghua Wu</na></co>
<co c="0"><na f="w/Wu:Ssu=Yen" pid="181/8504">Ssu-Yen Wu</na></co>
<co c="0"><na f="w/Wu:Weiwei" pid="10/2312">Weiwei Wu</na></co>
<co c="0"><na f="w/Wu:Xiaogang" pid="81/2823">Xiaogang Wu</na></co>
<co c="0"><na f="w/Wu:Yibo" pid="52/5736">Yibo Wu</na></co>
<co c="0"><na f="w/Wu:Youliang" pid="45/532">Youliang Wu</na></co>
<co c="0"><na f="w/Wu:Youyu" pid="257/8573">Youyu Wu</na></co>
<co c="0"><na f="x/Xie_0001:Yuan" pid="x/YuanXie">Yuan Xie 0001</na></co>
<co c="0"><na f="x/Xie:Yufeng" pid="38/6002">Yufeng Xie</na></co>
<co c="0"><na f="x/Xie:Zhicong" pid="187/8303">Zhicong Xie</na></co>
<co c="0"><na f="x/Xing:Chunxiao" pid="x/ChunxiaoXing">Chunxiao Xing</na></co>
<co c="0"><na f="x/Xiong:Feng" pid="75/1125">Feng Xiong</na></co>
<co c="0"><na f="x/Xiong:Tianzhu" pid="278/6012">Tianzhu Xiong</na></co>
<co c="0"><na f="x/Xu:Bing" pid="68/3832">Bing Xu</na></co>
<co c="0"><na f="x/Xu:Cong" pid="47/4804">Cong Xu</na></co>
<co c="0"><na f="x/Xu:Ruoyu" pid="43/10627">Ruoyu Xu</na></co>
<co c="0"><na f="x/Xu:Weizhi" pid="71/8419">Weizhi Xu</na></co>
<co c="0"><na f="x/Xue:Yang" pid="25/6299">Yang Xue</na></co>
<co c="0"><na f="y/Yan:Hui" pid="95/4747">Hui Yan</na></co>
<co c="0"><na f="y/Yan:Jiale" pid="228/2666">Jiale Yan</na></co>
<co c="0"><na f="y/Yang_0004:Bohan" pid="261/7294">Bohan Yang 0004</na></co>
<co c="0"><na f="y/Yang_0005:Chen" pid="01/2478-5">Chen Yang 0005</na></co>
<co c="0"><na f="y/Yang:Jianxun" pid="206/8058">Jianxun Yang</na></co>
<co c="0"><na f="y/Yang:Jun" pid="181/2799">Jun Yang</na></co>
<co c="0"><na f="y/Yang_0006:Jun" pid="y/JunYang6">Jun Yang 0006</na></co>
<co c="0"><na f="y/Yang:Xiao" pid="57/3385">Xiao Yang</na></co>
<co c="0"><na f="y/Yang:Yifan" pid="83/89">Yifan Yang</na></co>
<co c="0"><na f="y/Yao:Chaoyun" pid="174/6498">Chaoyun Yao</na></co>
<co c="0"><na f="y/Yao:Hailong" pid="72/2941">Hailong Yao</na></co>
<co c="0"><na f="y/Yao:Leiyue" pid="156/2920">Leiyue Yao</na></co>
<co c="0"><na f="y/Yao:Xianqing" pid="179/0131">Xianqing Yao</na></co>
<co c="0"><na f="y/Yin:Chongyong" pid="55/8788">Chongyong Yin</na></co>
<co c="0"><na f="y/Yin:Shouyi" pid="98/3428">Shouyi Yin</na></co>
<co c="0"><na f="y/Yu:Shiquan" pid="233/3045">Shiquan Yu</na></co>
<co c="0"><na f="y/Yuan:George_Jie" pid="40/11342">George Jie Yuan</na></co>
<co c="0"><na f="y/Yuan:Hang" pid="71/9839">Hang Yuan</na></co>
<co c="0"><na f="y/Yue:Zhiheng" pid="287/1266">Zhiheng Yue</na></co>
<co c="0"><na f="z/Zhang:Fan" pid="21/3626">Fan Zhang</na></co>
<co c="0"><na f="z/Zhang:Jienan" pid="130/9803">Jienan Zhang</na></co>
<co c="0"><na f="z/Zhang:Jilin" pid="15/743">Jilin Zhang</na></co>
<co c="0"><na f="z/Zhang:Jin" pid="43/6657">Jin Zhang</na></co>
<co c="0"><na f="z/Zhang:Minxuan" pid="81/3147">Minxuan Zhang</na></co>
<co c="0"><na f="z/Zhang:Neng" pid="128/4245">Neng Zhang</na></co>
<co c="0"><na f="z/Zhang:Peng" pid="21/1048">Peng Zhang</na></co>
<co c="0"><na f="z/Zhang:Song" pid="77/3067">Song Zhang</na></co>
<co c="0"><na f="z/Zhang:Weilong" pid="132/3212">Weilong Zhang</na></co>
<co c="0"><na f="z/Zhang:Xianjue" pid="278/9158">Xianjue Zhang</na></co>
<co c="0"><na f="z/Zhang:Xuchong" pid="128/0520">Xuchong Zhang</na></co>
<co c="0"><na f="z/Zhang:Youguang" pid="43/8567">Youguang Zhang</na></co>
<co c="0"><na f="z/Zhang:Yuchi" pid="132/7897">Yuchi Zhang</na></co>
<co c="0"><na f="z/Zhang:Zhao" pid="87/6853">Zhao Zhang</na></co>
<co c="0"><na f="z/Zhang:Zhen" pid="19/5112">Zhen Zhang</na></co>
<co c="0"><na f="z/Zhao:Jishen" pid="66/8314">Jishen Zhao</na></co>
<co c="0"><na f="z/Zhao:Weisheng" pid="48/5196">Weisheng Zhao</na></co>
<co c="0"><na f="z/Zhao:Xianli" pid="184/4406">Xianli Zhao</na></co>
<co c="0"><na f="z/Zhao:Yinglin" pid="237/8214">Yinglin Zhao</na></co>
<co c="0"><na f="z/Zheng_0001:Nanning" pid="07/256-1">Nanning Zheng 0001</na></co>
<co c="0"><na f="z/Zheng:Shixuan" pid="207/3988">Shixuan Zheng</na></co>
<co c="0"><na f="z/Zhou:Chenggao" pid="261/5077">Chenggao Zhou</na></co>
<co c="0"><na f="z/Zhou:Jing" pid="01/2356">Jing Zhou</na></co>
<co c="0"><na f="z/Zhou:Li" pid="54/40">Li Zhou</na></co>
<co c="0"><na f="z/Zhou:Pengcheng" pid="08/10613">Pengcheng Zhou</na></co>
<co c="0"><na f="z/Zhou:Renyan" pid="62/9427">Renyan Zhou</na></co>
<co c="0"><na f="z/Zhou:Shangbo" pid="30/6192">Shangbo Zhou</na></co>
<co c="0"><na f="z/Zhou:Sheng" pid="34/4858">Sheng Zhou</na></co>
<co c="0"><na f="z/Zhou:Zhuoquan" pid="190/6019">Zhuoquan Zhou</na></co>
<co c="0"><na f="z/Zhu_0001:Jianfeng" pid="69/6211-1">Jianfeng Zhu 0001</na></co>
<co c="0"><na f="z/Zhu_0001:Min" pid="76/3988-1">Min Zhu 0001</na></co>
<co c="0"><na f="z/Zhu:Shouzhong" pid="174/6664">Shouzhong Zhu</na></co>
<co c="0"><na f="z/Zhu:Wenping" pid="144/0494">Wenping Zhu</na></co>
<co c="0"><na f="z/Zhu:Yihong" pid="137/5770">Yihong Zhu</na></co>
</coauthors>
</dblpperson>

