# **Verilog Projects**  
📡 **Digital Design | FPGA | Embedded Systems | VLSI**

---

## **Overview**
Welcome to my Verilog project repository! This collection includes a variety of **digital design projects**, focusing on **hardware description language (HDL) implementations** for **FPGA and ASIC development**. Each project demonstrates **fundamental to advanced Verilog concepts**, including combinational/sequential circuits, state machines, and real-world embedded applications.

These projects have been **tested and verified using Xilinx Vivado** for FPGA simulation and synthesis.

---
## **Projects List**
### **1️⃣ Mirror Display System**
- **Description:** A Verilog-based digital display system that selects and shows sensor data (temperature, mileage, fuel range) on a mirror screen.
- **Files:** [`Mirror_Display/source_code/`](Mirror_Display/source_code/) | [`Mirror_Display/testbench/`](Mirror_Display/testbench/)
- **Simulation:** Waveforms generated using **Vivado**
- **Status:** ✅ Completed

### **2️⃣ Home Alarm System with 7-Segment Display**
- **Description:** A Verilog-based home security system that monitors multiple doors and windows, displaying their status on a 7-segment display. The system triggers an alarm if a predefined number of openings are detected.  
- **Files:** [`Home_Alarm_System/source_code/`](Home_Alarm_System/source_code/) | [`Home_Alarm_System/testbench/`](Home_Alarm_System/testbench/)
- **Simulation:** Waveforms generated using **Vivado**
- **Status:** ✅ Completed

> 📌 **More projects will be added soon!**

---

## **How to Run Simulations**
### **Using Xilinx Vivado**
1. Open **Vivado** and create a new project.
2. Add the **Verilog source files** (`source_code/`) and the **testbench files** (`testbench/`).
3. Run **behavioral simulation** and verify the **waveforms**.
4. If needed, proceed with **Synthesis and Implementation** for FPGA deployment.

---

## **Tools & Technologies**
- **HDL:** Verilog  
- **Simulation & Synthesis:** Xilinx Vivado  
- **Target Platforms:** FPGA (Xilinx)  
- **Version Control:** Git & GitHub  

---

## **Screenshots & Waveforms**
📷 **Simulation waveforms and outputs** are available in the [`images/`](simulation_results/) folder.

Example:  
![Waveform Example](simulation_results/waveform.jpg)

---

## **Challenges & Learnings**
Each project includes a **Challenges & Learnings** section where I document:
- Debugging and optimization techniques.
- Synthesis challenges and resource utilization insights.
- FPGA implementation and real-world application scenarios.

---

## **Future Enhancements**
- ✅ Add more **complex digital design projects** (e.g., RISC-V core, UART, SPI, VGA Controller).
- ✅ Optimize **resource utilization and power consumption** in FPGA designs.
- ✅ Implement **hardware validation** on an FPGA development board.

---

## **Contact**
📩 **Shreya Arokianathan**  
🔗 [LinkedIn](https://linkedin.com/shreya-arokianathan)  
📧 arokianathanshreya@gmail.com  

