set_max_delay 30 -from core_clock -rise_from [get_ports clk2] -through [get_ports clk1] -rise_through net2 -fall_through * -to [get_clocks {core_clk}] -rise_to [get_pins flop_Q] -ignore_clock_latency -reset_path
