<stg><name>AddRoundKey_InversMi</name>


<trans_list>

<trans id="251" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="2" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="6" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="11" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="14" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %nb_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nb)

]]></Node>
<StgValue><ssdm name="nb_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:2  %ret = alloca [32 x i32], align 16

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %mul_ln441 = mul nsw i32 %n_read, %nb_read

]]></Node>
<StgValue><ssdm name="mul_ln441"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></Node>
<StgValue><ssdm name="br_ln439"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
:0  %j_0 = phi i31 [ 0, %0 ], [ %j, %2 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="31">
<![CDATA[
:1  %zext_ln439 = zext i31 %j_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln439"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln439 = icmp slt i32 %zext_ln439, %nb_read

]]></Node>
<StgValue><ssdm name="icmp_ln439"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %j = add i31 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln439, label %2, label %.preheader15.preheader

]]></Node>
<StgValue><ssdm name="br_ln439"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln441 = add nsw i32 %mul_ln441, %zext_ln439

]]></Node>
<StgValue><ssdm name="add_ln441"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln441 = sext i32 %add_ln441 to i64

]]></Node>
<StgValue><ssdm name="sext_ln441"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="32">
<![CDATA[
:2  %trunc_ln441 = trunc i32 %add_ln441 to i10

]]></Node>
<StgValue><ssdm name="trunc_ln441"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %word_addr = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln441

]]></Node>
<StgValue><ssdm name="word_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:4  %add_ln442 = add i10 120, %trunc_ln441

]]></Node>
<StgValue><ssdm name="add_ln442"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="10">
<![CDATA[
:5  %sext_ln442_1 = sext i10 %add_ln442 to i64

]]></Node>
<StgValue><ssdm name="sext_ln442_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %word_addr_10 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln442_1

]]></Node>
<StgValue><ssdm name="word_addr_10"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="9">
<![CDATA[
:13  %word_load = load i32* %word_addr, align 4

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="30" op_0_bw="31">
<![CDATA[
:14  %trunc_ln441_1 = trunc i31 %j_0 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln441_1"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
:15  %shl_ln = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %trunc_ln441_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="32">
<![CDATA[
:16  %sext_ln441_1 = sext i32 %shl_ln to i64

]]></Node>
<StgValue><ssdm name="sext_ln441_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %statemt_addr = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln441_1

]]></Node>
<StgValue><ssdm name="statemt_addr"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
:18  %statemt_load = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="9">
<![CDATA[
:21  %word_load_5 = load i32* %word_addr_10, align 4

]]></Node>
<StgValue><ssdm name="word_load_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %or_ln442 = or i32 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln442"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
:23  %sext_ln442 = sext i32 %or_ln442 to i64

]]></Node>
<StgValue><ssdm name="sext_ln442"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %statemt_addr_146 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln442

]]></Node>
<StgValue><ssdm name="statemt_addr_146"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="5">
<![CDATA[
:25  %statemt_load_146 = load i32* %statemt_addr_146, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_146"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %or_ln443 = or i32 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln443"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="32">
<![CDATA[
:30  %sext_ln443 = sext i32 %or_ln443 to i64

]]></Node>
<StgValue><ssdm name="sext_ln443"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %statemt_addr_147 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln443

]]></Node>
<StgValue><ssdm name="statemt_addr_147"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %or_ln444 = or i32 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln444"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="32">
<![CDATA[
:37  %sext_ln444 = sext i32 %or_ln444 to i64

]]></Node>
<StgValue><ssdm name="sext_ln444"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %statemt_addr_148 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln444

]]></Node>
<StgValue><ssdm name="statemt_addr_148"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln439" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.preheader:0  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln446"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:7  %add_ln443 = add i10 240, %trunc_ln441

]]></Node>
<StgValue><ssdm name="add_ln443"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="10">
<![CDATA[
:8  %sext_ln443_1 = sext i10 %add_ln443 to i64

]]></Node>
<StgValue><ssdm name="sext_ln443_1"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %word_addr_11 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln443_1

]]></Node>
<StgValue><ssdm name="word_addr_11"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:10  %add_ln444 = add i10 360, %trunc_ln441

]]></Node>
<StgValue><ssdm name="add_ln444"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="10">
<![CDATA[
:11  %sext_ln444_1 = sext i10 %add_ln444 to i64

]]></Node>
<StgValue><ssdm name="sext_ln444_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %word_addr_12 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln444_1

]]></Node>
<StgValue><ssdm name="word_addr_12"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="9">
<![CDATA[
:13  %word_load = load i32* %word_addr, align 4

]]></Node>
<StgValue><ssdm name="word_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="5">
<![CDATA[
:18  %statemt_load = load i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="statemt_load"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %xor_ln441 = xor i32 %statemt_load, %word_load

]]></Node>
<StgValue><ssdm name="xor_ln441"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="9">
<![CDATA[
:21  %word_load_5 = load i32* %word_addr_10, align 4

]]></Node>
<StgValue><ssdm name="word_load_5"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="5">
<![CDATA[
:25  %statemt_load_146 = load i32* %statemt_addr_146, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_146"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %xor_ln442 = xor i32 %statemt_load_146, %word_load_5

]]></Node>
<StgValue><ssdm name="xor_ln442"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="9">
<![CDATA[
:28  %word_load_6 = load i32* %word_addr_11, align 4

]]></Node>
<StgValue><ssdm name="word_load_6"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
:32  %statemt_load_147 = load i32* %statemt_addr_147, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_147"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="9">
<![CDATA[
:35  %word_load_7 = load i32* %word_addr_12, align 4

]]></Node>
<StgValue><ssdm name="word_load_7"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
:39  %statemt_load_148 = load i32* %statemt_addr_148, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_148"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:20  store i32 %xor_ln441, i32* %statemt_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln441"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:27  store i32 %xor_ln442, i32* %statemt_addr_146, align 4

]]></Node>
<StgValue><ssdm name="store_ln442"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="9">
<![CDATA[
:28  %word_load_6 = load i32* %word_addr_11, align 4

]]></Node>
<StgValue><ssdm name="word_load_6"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="5">
<![CDATA[
:32  %statemt_load_147 = load i32* %statemt_addr_147, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_147"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %xor_ln443 = xor i32 %statemt_load_147, %word_load_6

]]></Node>
<StgValue><ssdm name="xor_ln443"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="9">
<![CDATA[
:35  %word_load_7 = load i32* %word_addr_12, align 4

]]></Node>
<StgValue><ssdm name="word_load_7"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="5">
<![CDATA[
:39  %statemt_load_148 = load i32* %statemt_addr_148, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_148"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %xor_ln444 = xor i32 %statemt_load_148, %word_load_7

]]></Node>
<StgValue><ssdm name="xor_ln444"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="74" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:34  store i32 %xor_ln443, i32* %statemt_addr_147, align 4

]]></Node>
<StgValue><ssdm name="store_ln443"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="32">
<![CDATA[
:41  store i32 %xor_ln444, i32* %statemt_addr_148, align 4

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:42  br label %1

]]></Node>
<StgValue><ssdm name="br_ln439"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader15:0  %j_1 = phi i31 [ %j_4, %.preheader15.loopexit ], [ 0, %.preheader15.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="31">
<![CDATA[
.preheader15:1  %zext_ln446 = zext i31 %j_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln446"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader15:2  %icmp_ln446 = icmp slt i32 %zext_ln446, %nb_read

]]></Node>
<StgValue><ssdm name="icmp_ln446"/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader15:3  %j_4 = add i31 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:4  br i1 %icmp_ln446, label %.preheader14.preheader, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln446"/></StgValue>
</operation>

<operation id="82" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="30" op_0_bw="31">
<![CDATA[
.preheader14.preheader:0  %trunc_ln449 = trunc i31 %j_1 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln449"/></StgValue>
</operation>

<operation id="83" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
.preheader14.preheader:1  %shl_ln5 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %trunc_ln449, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="84" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:2  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln447"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln446" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln500"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader14:0  %i_0 = phi i3 [ %i, %3 ], [ 0, %.preheader14.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="3">
<![CDATA[
.preheader14:1  %zext_ln447 = zext i3 %i_0 to i32

]]></Node>
<StgValue><ssdm name="zext_ln447"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14:2  %icmp_ln447 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln447"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14:4  %i = add i3 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:5  br i1 %icmp_ln447, label %.preheader15.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln447"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln449 = add nsw i32 %shl_ln5, %zext_ln447

]]></Node>
<StgValue><ssdm name="add_ln449"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="32">
<![CDATA[
:1  %sext_ln449 = sext i32 %add_ln449 to i64

]]></Node>
<StgValue><ssdm name="sext_ln449"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %statemt_addr_149 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln449

]]></Node>
<StgValue><ssdm name="statemt_addr_149"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="5">
<![CDATA[
:3  %statemt_load_149 = load i32* %statemt_addr_149, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_149"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="2" op_0_bw="3">
<![CDATA[
:27  %trunc_ln462 = trunc i3 %i_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln462"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:28  %add_ln462_1 = add i2 %trunc_ln462, 1

]]></Node>
<StgValue><ssdm name="add_ln462_1"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
:29  %or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %trunc_ln449, i2 %add_ln462_1)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="32">
<![CDATA[
:30  %sext_ln462 = sext i32 %or_ln to i64

]]></Node>
<StgValue><ssdm name="sext_ln462"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %statemt_addr_150 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln462

]]></Node>
<StgValue><ssdm name="statemt_addr_150"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="5">
<![CDATA[
:32  %statemt_load_150 = load i32* %statemt_addr_150, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_150"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln447" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
.preheader15.loopexit:0  br label %.preheader15

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="103" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="5">
<![CDATA[
:3  %statemt_load_149 = load i32* %statemt_addr_149, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_149"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %tmp_s = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %statemt_load_149, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:5  %and_ln = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_s, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %icmp_ln450 = icmp eq i32 %and_ln, 256

]]></Node>
<StgValue><ssdm name="icmp_ln450"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="30" op_0_bw="32">
<![CDATA[
:7  %trunc_ln451 = trunc i32 %statemt_load_149 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln451"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="31" op_0_bw="32">
<![CDATA[
:11  %trunc_ln452 = trunc i32 %statemt_load_149 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln452"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="5">
<![CDATA[
:32  %statemt_load_150 = load i32* %statemt_addr_150, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_150"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:34  %tmp_24 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %statemt_load_150, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:35  %and_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_24, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln1"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %icmp_ln463 = icmp eq i32 %and_ln1, 256

]]></Node>
<StgValue><ssdm name="icmp_ln463"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="32">
<![CDATA[
:37  %trunc_ln464 = trunc i32 %statemt_load_150 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln464"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:38  %tmp = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln464, i1 false)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:39  %xor_ln465 = xor i31 %tmp, 283

]]></Node>
<StgValue><ssdm name="xor_ln465"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="30" op_0_bw="32">
<![CDATA[
:40  %trunc_ln465 = trunc i32 %statemt_load_150 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln465"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:41  %tmp_25 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln465, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:42  %select_ln463 = select i1 %icmp_ln463, i31 %xor_ln465, i31 %tmp_25

]]></Node>
<StgValue><ssdm name="select_ln463"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %tmp_26 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %select_ln463, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:56  %xor_ln475 = xor i2 %trunc_ln462, -2

]]></Node>
<StgValue><ssdm name="xor_ln475"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
:57  %or_ln1 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %trunc_ln449, i2 %xor_ln475)

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="32">
<![CDATA[
:58  %sext_ln475 = sext i32 %or_ln1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln475"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %statemt_addr_155 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln475

]]></Node>
<StgValue><ssdm name="statemt_addr_155"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5">
<![CDATA[
:60  %statemt_load_151 = load i32* %statemt_addr_155, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_151"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:83  %add_ln488 = add i2 %trunc_ln462, -1

]]></Node>
<StgValue><ssdm name="add_ln488"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
:84  %or_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %trunc_ln449, i2 %add_ln488)

]]></Node>
<StgValue><ssdm name="or_ln2"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
:85  %sext_ln488 = sext i32 %or_ln2 to i64

]]></Node>
<StgValue><ssdm name="sext_ln488"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %statemt_addr_156 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln488

]]></Node>
<StgValue><ssdm name="statemt_addr_156"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="5">
<![CDATA[
:87  %statemt_load_152 = load i32* %statemt_addr_156, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_152"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:8  %trunc_ln = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln451, i1 false)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:9  %xor_ln450 = xor i31 %trunc_ln, 283

]]></Node>
<StgValue><ssdm name="xor_ln450"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:10  %select_ln450 = select i1 %icmp_ln450, i31 %xor_ln450, i31 %trunc_ln

]]></Node>
<StgValue><ssdm name="select_ln450"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:12  %xor_ln453 = xor i31 %select_ln450, %trunc_ln452

]]></Node>
<StgValue><ssdm name="xor_ln453"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:13  %tmp_22 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %xor_ln453, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:14  %and_ln8 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_22, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln8"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %icmp_ln454 = icmp eq i32 %and_ln8, 256

]]></Node>
<StgValue><ssdm name="icmp_ln454"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:16  %shl_ln455 = shl i31 %xor_ln453, 1

]]></Node>
<StgValue><ssdm name="shl_ln455"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:17  %xor_ln454 = xor i31 %shl_ln455, 283

]]></Node>
<StgValue><ssdm name="xor_ln454"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:18  %select_ln454 = select i1 %icmp_ln454, i31 %xor_ln454, i31 %shl_ln455

]]></Node>
<StgValue><ssdm name="select_ln454"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:19  %xor_ln457 = xor i31 %select_ln454, %trunc_ln452

]]></Node>
<StgValue><ssdm name="xor_ln457"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:20  %x = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln457, i1 false)

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21  %tmp_23 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %xor_ln457, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:22  %and_ln9 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_23, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln9"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %icmp_ln458 = icmp eq i32 %and_ln9, 256

]]></Node>
<StgValue><ssdm name="icmp_ln458"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %x_8 = xor i32 %x, 283

]]></Node>
<StgValue><ssdm name="x_8"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:25  %x_9 = select i1 %icmp_ln458, i32 %x_8, i32 %x

]]></Node>
<StgValue><ssdm name="x_9"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="31" op_0_bw="32">
<![CDATA[
:33  %trunc_ln462_1 = trunc i32 %statemt_load_150 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln462_1"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:44  %and_ln2 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_26, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln2"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:45  %icmp_ln466 = icmp eq i32 %and_ln2, 256

]]></Node>
<StgValue><ssdm name="icmp_ln466"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:46  %shl_ln467 = shl i31 %select_ln463, 1

]]></Node>
<StgValue><ssdm name="shl_ln467"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:47  %xor_ln466 = xor i31 %shl_ln467, 283

]]></Node>
<StgValue><ssdm name="xor_ln466"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:48  %select_ln466 = select i1 %icmp_ln466, i31 %xor_ln466, i31 %shl_ln467

]]></Node>
<StgValue><ssdm name="select_ln466"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:49  %xor_ln469 = xor i31 %select_ln466, %trunc_ln462_1

]]></Node>
<StgValue><ssdm name="xor_ln469"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:50  %x_10 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %xor_ln469, i1 false)

]]></Node>
<StgValue><ssdm name="x_10"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:51  %tmp_27 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %xor_ln469, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:52  %and_ln3 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_27, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln3"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:53  %icmp_ln470 = icmp eq i32 %and_ln3, 256

]]></Node>
<StgValue><ssdm name="icmp_ln470"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:54  %x_11 = xor i32 %x_10, 283

]]></Node>
<StgValue><ssdm name="x_11"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:55  %x_12 = select i1 %icmp_ln470, i32 %x_11, i32 %x_10

]]></Node>
<StgValue><ssdm name="x_12"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="5">
<![CDATA[
:60  %statemt_load_151 = load i32* %statemt_addr_155, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_151"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:61  %tmp_28 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %statemt_load_151, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:62  %and_ln4 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_28, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln4"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:63  %icmp_ln476 = icmp eq i32 %and_ln4, 256

]]></Node>
<StgValue><ssdm name="icmp_ln476"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="30" op_0_bw="32">
<![CDATA[
:64  %trunc_ln477 = trunc i32 %statemt_load_151 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln477"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:65  %trunc_ln9 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln477, i1 false)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:66  %xor_ln476 = xor i31 %trunc_ln9, 283

]]></Node>
<StgValue><ssdm name="xor_ln476"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:67  %select_ln476 = select i1 %icmp_ln476, i31 %xor_ln476, i31 %trunc_ln9

]]></Node>
<StgValue><ssdm name="select_ln476"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="31" op_0_bw="32">
<![CDATA[
:68  %trunc_ln478 = trunc i32 %statemt_load_151 to i31

]]></Node>
<StgValue><ssdm name="trunc_ln478"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:69  %xor_ln479 = xor i31 %select_ln476, %trunc_ln478

]]></Node>
<StgValue><ssdm name="xor_ln479"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:70  %tmp_29 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %xor_ln479, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="5">
<![CDATA[
:87  %statemt_load_152 = load i32* %statemt_addr_156, align 4

]]></Node>
<StgValue><ssdm name="statemt_load_152"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:88  %tmp_31 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %statemt_load_152, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:89  %and_ln7 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_31, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln7"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:90  %icmp_ln489 = icmp eq i32 %and_ln7, 256

]]></Node>
<StgValue><ssdm name="icmp_ln489"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="30" op_0_bw="32">
<![CDATA[
:91  %trunc_ln490 = trunc i32 %statemt_load_152 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln490"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:92  %tmp_20 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln490, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:93  %xor_ln491 = xor i31 %tmp_20, 283

]]></Node>
<StgValue><ssdm name="xor_ln491"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="30" op_0_bw="32">
<![CDATA[
:94  %trunc_ln491 = trunc i32 %statemt_load_152 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln491"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="31" op_0_bw="31" op_1_bw="30" op_2_bw="1">
<![CDATA[
:95  %tmp_32 = call i31 @_ssdm_op_BitConcatenate.i31.i30.i1(i30 %trunc_ln491, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:96  %select_ln489 = select i1 %icmp_ln489, i31 %xor_ln491, i31 %tmp_32

]]></Node>
<StgValue><ssdm name="select_ln489"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:97  %tmp_33 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %select_ln489, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:112  %xor_ln498_3 = xor i32 %x_9, %x_12

]]></Node>
<StgValue><ssdm name="xor_ln498_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:71  %and_ln5 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_29, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln5"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:72  %icmp_ln480 = icmp eq i32 %and_ln5, 256

]]></Node>
<StgValue><ssdm name="icmp_ln480"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:73  %shl_ln481 = shl i31 %xor_ln479, 1

]]></Node>
<StgValue><ssdm name="shl_ln481"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:74  %xor_ln482 = xor i31 %shl_ln481, 283

]]></Node>
<StgValue><ssdm name="xor_ln482"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:75  %shl_ln482 = shl i31 %xor_ln479, 1

]]></Node>
<StgValue><ssdm name="shl_ln482"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:76  %select_ln480 = select i1 %icmp_ln480, i31 %xor_ln482, i31 %shl_ln482

]]></Node>
<StgValue><ssdm name="select_ln480"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:77  %x_13 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %select_ln480, i1 false)

]]></Node>
<StgValue><ssdm name="x_13"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78  %tmp_30 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %select_ln480, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:79  %and_ln6 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_30, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln6"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:80  %icmp_ln483 = icmp eq i32 %and_ln6, 256

]]></Node>
<StgValue><ssdm name="icmp_ln483"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:81  %x_14 = xor i32 %x_13, 283

]]></Node>
<StgValue><ssdm name="x_14"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:82  %select_ln483 = select i1 %icmp_ln483, i32 %x_14, i32 %x_13

]]></Node>
<StgValue><ssdm name="select_ln483"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:98  %and_ln10 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_33, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln10"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:99  %icmp_ln492 = icmp eq i32 %and_ln10, 256

]]></Node>
<StgValue><ssdm name="icmp_ln492"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:100  %shl_ln493 = shl i31 %select_ln489, 1

]]></Node>
<StgValue><ssdm name="shl_ln493"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:101  %xor_ln494 = xor i31 %shl_ln493, 283

]]></Node>
<StgValue><ssdm name="xor_ln494"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:102  %shl_ln494 = shl i31 %select_ln489, 1

]]></Node>
<StgValue><ssdm name="shl_ln494"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
:103  %select_ln492 = select i1 %icmp_ln492, i31 %xor_ln494, i31 %shl_ln494

]]></Node>
<StgValue><ssdm name="select_ln492"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="31" op_2_bw="1">
<![CDATA[
:104  %x_15 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %select_ln492, i1 false)

]]></Node>
<StgValue><ssdm name="x_15"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="31" op_2_bw="32" op_3_bw="32">
<![CDATA[
:105  %tmp_34 = call i24 @_ssdm_op_PartSelect.i24.i31.i32.i32(i31 %select_ln492, i32 7, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="24" op_2_bw="8">
<![CDATA[
:106  %and_ln11 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %tmp_34, i8 0)

]]></Node>
<StgValue><ssdm name="and_ln11"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:107  %icmp_ln495 = icmp eq i32 %and_ln11, 256

]]></Node>
<StgValue><ssdm name="icmp_ln495"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:108  %x_16 = xor i32 %x_15, 283

]]></Node>
<StgValue><ssdm name="x_16"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:109  %x_17 = select i1 %icmp_ln495, i32 %x_16, i32 %x_15

]]></Node>
<StgValue><ssdm name="x_17"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:110  %xor_ln498_1 = xor i32 %statemt_load_151, %statemt_load_152

]]></Node>
<StgValue><ssdm name="xor_ln498_1"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:111  %xor_ln498_2 = xor i32 %xor_ln498_1, %statemt_load_150

]]></Node>
<StgValue><ssdm name="xor_ln498_2"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:113  %xor_ln498_4 = xor i32 %select_ln483, %x_17

]]></Node>
<StgValue><ssdm name="xor_ln498_4"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:114  %xor_ln498_5 = xor i32 %xor_ln498_4, %xor_ln498_3

]]></Node>
<StgValue><ssdm name="xor_ln498_5"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:115  %xor_ln498 = xor i32 %xor_ln498_5, %xor_ln498_2

]]></Node>
<StgValue><ssdm name="xor_ln498"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %ret_addr = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln449

]]></Node>
<StgValue><ssdm name="ret_addr"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:116  store i32 %xor_ln498, i32* %ret_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln498"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
:117  br label %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln447"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="215" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="31" op_0_bw="31" op_1_bw="0" op_2_bw="31" op_3_bw="0">
<![CDATA[
.preheader:0  %i_1 = phi i31 [ %i_5, %4 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="216" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="31">
<![CDATA[
.preheader:1  %zext_ln500 = zext i31 %i_1 to i32

]]></Node>
<StgValue><ssdm name="zext_ln500"/></StgValue>
</operation>

<operation id="217" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:2  %icmp_ln500 = icmp slt i32 %zext_ln500, %nb_read

]]></Node>
<StgValue><ssdm name="icmp_ln500"/></StgValue>
</operation>

<operation id="218" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:3  %i_5 = add i31 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="219" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln500, label %4, label %5

]]></Node>
<StgValue><ssdm name="br_ln500"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="30" op_0_bw="31">
<![CDATA[
:0  %trunc_ln502 = trunc i31 %i_1 to i30

]]></Node>
<StgValue><ssdm name="trunc_ln502"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
:1  %shl_ln6 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %trunc_ln502, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="64" op_0_bw="32">
<![CDATA[
:2  %sext_ln502 = sext i32 %shl_ln6 to i64

]]></Node>
<StgValue><ssdm name="sext_ln502"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ret_addr_8 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln502

]]></Node>
<StgValue><ssdm name="ret_addr_8"/></StgValue>
</operation>

<operation id="224" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="5">
<![CDATA[
:4  %ret_load = load i32* %ret_addr_8, align 16

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="225" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %or_ln503 = or i32 %shl_ln6, 1

]]></Node>
<StgValue><ssdm name="or_ln503"/></StgValue>
</operation>

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="32">
<![CDATA[
:8  %sext_ln503 = sext i32 %or_ln503 to i64

]]></Node>
<StgValue><ssdm name="sext_ln503"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %ret_addr_9 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln503

]]></Node>
<StgValue><ssdm name="ret_addr_9"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="5">
<![CDATA[
:10  %ret_load_4 = load i32* %ret_addr_9, align 4

]]></Node>
<StgValue><ssdm name="ret_load_4"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="230" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="5">
<![CDATA[
:4  %ret_load = load i32* %ret_addr_8, align 16

]]></Node>
<StgValue><ssdm name="ret_load"/></StgValue>
</operation>

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %statemt_addr_151 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln502

]]></Node>
<StgValue><ssdm name="statemt_addr_151"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:6  store i32 %ret_load, i32* %statemt_addr_151, align 4

]]></Node>
<StgValue><ssdm name="store_ln502"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="5">
<![CDATA[
:10  %ret_load_4 = load i32* %ret_addr_9, align 4

]]></Node>
<StgValue><ssdm name="ret_load_4"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %statemt_addr_152 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln503

]]></Node>
<StgValue><ssdm name="statemt_addr_152"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:12  store i32 %ret_load_4, i32* %statemt_addr_152, align 4

]]></Node>
<StgValue><ssdm name="store_ln503"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %or_ln504 = or i32 %shl_ln6, 2

]]></Node>
<StgValue><ssdm name="or_ln504"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="32">
<![CDATA[
:14  %sext_ln504 = sext i32 %or_ln504 to i64

]]></Node>
<StgValue><ssdm name="sext_ln504"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %ret_addr_10 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln504

]]></Node>
<StgValue><ssdm name="ret_addr_10"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="5">
<![CDATA[
:16  %ret_load_5 = load i32* %ret_addr_10, align 8

]]></Node>
<StgValue><ssdm name="ret_load_5"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:19  %or_ln505 = or i32 %shl_ln6, 3

]]></Node>
<StgValue><ssdm name="or_ln505"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="32">
<![CDATA[
:20  %sext_ln505 = sext i32 %or_ln505 to i64

]]></Node>
<StgValue><ssdm name="sext_ln505"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %ret_addr_11 = getelementptr inbounds [32 x i32]* %ret, i64 0, i64 %sext_ln505

]]></Node>
<StgValue><ssdm name="ret_addr_11"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="5">
<![CDATA[
:22  %ret_load_6 = load i32* %ret_addr_11, align 4

]]></Node>
<StgValue><ssdm name="ret_load_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="244" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="5">
<![CDATA[
:16  %ret_load_5 = load i32* %ret_addr_10, align 8

]]></Node>
<StgValue><ssdm name="ret_load_5"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %statemt_addr_153 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln504

]]></Node>
<StgValue><ssdm name="statemt_addr_153"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:18  store i32 %ret_load_5, i32* %statemt_addr_153, align 4

]]></Node>
<StgValue><ssdm name="store_ln504"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="5">
<![CDATA[
:22  %ret_load_6 = load i32* %ret_addr_11, align 4

]]></Node>
<StgValue><ssdm name="ret_load_6"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %statemt_addr_154 = getelementptr [32 x i32]* %statemt, i64 0, i64 %sext_ln505

]]></Node>
<StgValue><ssdm name="statemt_addr_154"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:24  store i32 %ret_load_6, i32* %statemt_addr_154, align 4

]]></Node>
<StgValue><ssdm name="store_ln505"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
:25  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln500"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
