{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 21 11:44:07 2025 " "Info: Processing started: Sun Dec 21 11:44:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Sythesis_Caculator25_12_12 -c Sythesis_Caculator25_12_12" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Sythesis_Caculator25_12_12 EP3C5F256C6 " "Info: Automatically selected device EP3C5F256C6 for design Sythesis_Caculator25_12_12" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Info: high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Info: low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Info: Device EP3C10F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Info: Device EP3C16F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Info: Device EP3C25F256C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 695 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 697 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 699 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 701 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 703 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "Critical Warning: No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out40 " "Info: Pin out40 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out40 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { -72 2280 2456 -56 "out40" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out40 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 68 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out41 " "Info: Pin out41 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out41 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { -24 2280 2456 -8 "out41" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out41 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out42 " "Info: Pin out42 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out42 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 24 2280 2456 40 "out42" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out42 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out43 " "Info: Pin out43 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out43 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 72 2280 2456 88 "out43" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out10 " "Info: Pin out10 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out10 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 352 2280 2456 368 "out10" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out11 " "Info: Pin out11 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out11 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 400 2280 2456 416 "out11" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out12 " "Info: Pin out12 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out12 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 448 2280 2456 464 "out12" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out13 " "Info: Pin out13 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out13 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 496 2280 2456 512 "out13" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out20 " "Info: Pin out20 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out20 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 656 2280 2456 672 "out20" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out21 " "Info: Pin out21 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out21 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 712 2280 2456 728 "out21" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out21 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out22 " "Info: Pin out22 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out22 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 760 2280 2456 776 "out22" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out22 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out23 " "Info: Pin out23 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out23 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 808 2280 2456 824 "out23" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out23 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out30 " "Info: Pin out30 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out30 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 880 2280 2456 896 "out30" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out31 " "Info: Pin out31 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out31 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 928 2280 2456 944 "out31" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out32 " "Info: Pin out32 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out32 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 976 2280 2456 992 "out32" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "out33 " "Info: Pin out33 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { out33 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 1024 2280 2456 1040 "out33" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { out33 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLEAR " "Info: Pin CLEAR not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { CLEAR } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 624 568 736 640 "CLEAR" "" } { 616 736 789 632 "CLEAR" "" } { 744 976 1022 760 "CLEAR" "" } { 496 984 1020 512 "CLEAR" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 71 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D0 " "Info: Pin D0 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { D0 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 712 568 736 728 "D0" "" } { 704 736 776 720 "D0" "" } { 96 984 1024 112 "D0" "" } { 96 1144 1184 112 "D0" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 72 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A " "Info: Pin A not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { A } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 776 568 736 792 "A" "" } { 768 736 776 784 "A" "" } { 760 984 1016 776 "A" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 74 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { CLK } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 640 568 736 656 "CLK" "" } { 632 736 776 648 "CLK" "" } { 712 984 1016 728 "CLK" "" } { 464 984 1016 480 "CLK" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 70 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B " "Info: Pin B not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { B } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 792 568 736 808 "B" "" } { 784 736 776 800 "B" "" } { 776 984 1016 792 "B" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 75 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C " "Info: Pin C not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { C } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 808 568 736 824 "C" "" } { 800 736 776 816 "C" "" } { 792 984 1016 808 "C" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 76 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E " "Info: Pin E not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { E } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 824 568 736 840 "E" "" } { 816 736 776 832 "E" "" } { 808 984 1016 824 "E" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 77 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D1 " "Info: Pin D1 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { D1 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 728 568 736 744 "D1" "" } { 720 736 776 736 "D1" "" } { 144 984 1024 160 "D1" "" } { 144 1144 1184 160 "D1" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D2 " "Info: Pin D2 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { D2 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 744 568 736 760 "D2" "" } { 736 736 776 752 "D2" "" } { 192 984 1024 208 "D2" "" } { 192 1144 1184 208 "D2" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 79 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D3 " "Info: Pin D3 not assigned to an exact location on the device" {  } { { "e:/altera91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera91sp2/quartus/bin/pin_planner.ppl" { D3 } } } { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 760 568 736 776 "D3" "" } { 752 736 776 768 "D3" "" } { 240 984 1024 256 "D3" "" } { 240 1144 1184 256 "D3" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 80 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst67\|q\[5\]\|combout " "Warning: Node \"inst67\|q\[5\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst67\|q\[4\]\|combout " "Warning: Node \"inst67\|q\[4\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst67\|q\[0\]\|combout " "Warning: Node \"inst67\|q\[0\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst67\|q\[1\]\|combout " "Warning: Node \"inst67\|q\[1\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst67\|q\[7\]\|combout " "Warning: Node \"inst67\|q\[7\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst67\|q\[6\]\|combout " "Warning: Node \"inst67\|q\[6\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst67\|q\[2\]\|combout " "Warning: Node \"inst67\|q\[2\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst67\|q\[3\]\|combout " "Warning: Node \"inst67\|q\[3\]\|combout\" is a latch" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Sythesis_Caculator25_12_12.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Sythesis_Caculator25_12_12.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Info: Automatically promoted node CLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 640 568 736 656 "CLK" "" } { 632 736 776 648 "CLK" "" } { 712 984 1016 728 "CLK" "" } { 464 984 1016 480 "CLK" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 685 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLEAR~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node CLEAR~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_8bit_separate:inst67\|q\[4\] " "Info: Destination node latch_8bit_separate:inst67\|q\[4\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch_8bit_separate:inst67|q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 64 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_8bit_separate:inst67\|q\[0\] " "Info: Destination node latch_8bit_separate:inst67\|q\[0\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch_8bit_separate:inst67|q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_8bit_separate:inst67\|q\[5\] " "Info: Destination node latch_8bit_separate:inst67\|q\[5\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch_8bit_separate:inst67|q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_8bit_separate:inst67\|q\[1\] " "Info: Destination node latch_8bit_separate:inst67\|q\[1\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch_8bit_separate:inst67|q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_8bit_separate:inst67\|q\[6\] " "Info: Destination node latch_8bit_separate:inst67\|q\[6\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch_8bit_separate:inst67|q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_8bit_separate:inst67\|q\[2\] " "Info: Destination node latch_8bit_separate:inst67\|q\[2\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch_8bit_separate:inst67|q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 62 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_8bit_separate:inst67\|q\[7\] " "Info: Destination node latch_8bit_separate:inst67\|q\[7\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch_8bit_separate:inst67|q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "latch_8bit_separate:inst67\|q\[3\] " "Info: Destination node latch_8bit_separate:inst67\|q\[3\]" {  } { { "8bitreg_lock.vhd" "" { Text "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/8bitreg_lock.vhd" 273 -1 0 } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { latch_8bit_separate:inst67|q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 63 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Simulation_Circuit.bdf" "" { Schematic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/Simulation_Circuit.bdf" { { 624 568 736 640 "CLEAR" "" } { 616 736 789 632 "CLEAR" "" } { 744 976 1022 760 "CLEAR" "" } { 496 984 1020 512 "CLEAR" "" } } } } { "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLEAR~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Quartus_FPGA/Sythesis_Caculator25_12_12/" 0 { } { { 0 { 0 ""} 0 682 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 8 16 0 " "Info: Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 8 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 12 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 21 11:44:09 2025 " "Info: Processing ended: Sun Dec 21 11:44:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
