## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Tue May 05 19:24:38 ä¸?å›½æ ‡å‡†æ—¶é—? 2015
##
vlib work
vlog  "dual_ram_core.v"
vlog  "dual_ram.v"
vlog  "tt.tfw"
vlog  "C:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -lib work tt glbl
do {tt.udo}
view wave
add wave *
add wave /glbl/GSR
view structure
view signals
run -all
