# Reading D:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do PIPELINE_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/projects/Pipeline_RISCV/PIPELINE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:09 on Jul 25,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline_RISCV/PIPELINE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PIPELINE
# -- Compiling architecture behavioral of PIPELINE
# End time: 22:10:09 on Jul 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline_RISCV/X_REG.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:09 on Jul 25,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline_RISCV/X_REG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity X_REG
# -- Compiling architecture main of X_REG
# End time: 22:10:09 on Jul 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline_RISCV/genImm32.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:09 on Jul 25,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline_RISCV/genImm32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity genImm32
# -- Compiling architecture a of genImm32
# End time: 22:10:09 on Jul 25,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {D:/projects/Pipeline_RISCV/PC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:10 on Jul 25,2023
# vcom -reportprogress 300 -93 -work work D:/projects/Pipeline_RISCV/PC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PC
# -- Compiling architecture Behavioral of PC
# ** Error: D:/projects/Pipeline_RISCV/PC.vhd(23): (vcom-1136) Unknown identifier "pc_write".
# ** Error: D:/projects/Pipeline_RISCV/PC.vhd(23): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: D:/projects/Pipeline_RISCV/PC.vhd(30): VHDL Compiler exiting
# End time: 22:10:10 on Jul 25,2023, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: D:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./PIPELINE_run_msim_rtl_vhdl.do line 11
# D:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {D:/projects/Pipeline_RISCV/PC.vhd}"
