# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register8.all_0308869cb9dc72b51c624fc073592f3339b2d81c/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_register8(tb) -L vunit_lib -L lib -g/tb_register8/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register8.all_0308869cb9dc72b51c624fc073592f3339b2d81c/,tb path : /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 09:17:37 on Apr 23,2021
# ** Warning: Design size of 21964 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 09:17:38 on Apr 23,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram8.all_479863c9f9014a9dc9b05b00557ba5ed5848a6ed/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_ram8(tb) -L vunit_lib -L lib -g/tb_ram8/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram8.all_479863c9f9014a9dc9b05b00557ba5ed5848a6ed/,tb path : /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 09:17:38 on Apr 23,2021
# ** Warning: Design size of 29480 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 09:17:38 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_flipflopt.all_19a04691ebde4105e54fcdf8e6a8d80b3a1b8fe6/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_flipflopt(tb) -L vunit_lib -L lib -g/tb_flipflopt/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_flipflopt.all_19a04691ebde4105e54fcdf8e6a8d80b3a1b8fe6/,tb path : /home/borg/Desktop/elementos/Z01.1-Iodo/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 09:17:38 on Apr 23,2021
# ** Warning: Design size of 21408 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 09:17:38 on Apr 23,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
