Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Thu Oct 12 15:34:30 2023


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_PE                    1 use
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT1                      1 use
GTP_LUT2                      1 use

I/O ports: 4
GTP_INBUF                   3 uses
GTP_OUTBUF                  1 use

Mapping Summary:
Total LUTs: 2 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 2
Total Registers: 3 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 4 of 218 (1.83%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 0        | 0                 0
--------------------------------------------------------------
  The maximum fanout: 2
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                1
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file touch_led_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| touch_led            | 2       | 3      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 4      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared          3           0  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    466.8534 MHz        20.0000         2.1420         17.858
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.858       0.000              0              3
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.829       0.000              0              3
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0              3
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : touch_key_d0/CLK (GTP_DFF_C)
Endpoint    : led/CE (GTP_DFF_PE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_sys_clk       
                                                                           r       touch_key_d0/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       touch_key_d0/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.297         touch_key_d0     
                                                                                   N1/I0 (GTP_LUT2) 
                                   td                    0.204       5.501 f       N1/Z (GTP_LUT2)  
                                   net (fanout=1)        0.464       5.965         touch_en         
                                                                           f       led/CE (GTP_DFF_PE)

 Data arrival time                                                   5.965         Logic Levels: 1  
                                                                                   Logic: 0.533ns(34.387%), Route: 1.017ns(65.613%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204      24.415         nt_sys_clk       
                                                                           r       led/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                             -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   5.965                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.858                          
====================================================================================================

====================================================================================================

Startpoint  : led/CLK (GTP_DFF_PE)
Endpoint    : led/D (GTP_DFF_PE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_sys_clk       
                                                                           r       led/CLK (GTP_DFF_PE)

                                   tco                   0.329       4.744 r       led/Q (GTP_DFF_PE)
                                   net (fanout=2)        0.553       5.297         nt_led           
                                                                                   N5/I0 (GTP_LUT1) 
                                   td                    0.185       5.482 r       N5/Z (GTP_LUT1)  
                                   net (fanout=1)        0.000       5.482         N5               
                                                                           r       led/D (GTP_DFF_PE)

 Data arrival time                                                   5.482         Logic Levels: 1  
                                                                                   Logic: 0.514ns(48.172%), Route: 0.553ns(51.828%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204      24.415         nt_sys_clk       
                                                                           r       led/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   5.482                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.917                          
====================================================================================================

====================================================================================================

Startpoint  : touch_key_d0/CLK (GTP_DFF_C)
Endpoint    : touch_key_d1/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_sys_clk       
                                                                           r       touch_key_d0/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       touch_key_d0/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.297         touch_key_d0     
                                                                           r       touch_key_d1/D (GTP_DFF_C)

 Data arrival time                                                   5.297         Logic Levels: 0  
                                                                                   Logic: 0.329ns(37.302%), Route: 0.553ns(62.698%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204      24.415         nt_sys_clk       
                                                                           r       touch_key_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   5.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.102                          
====================================================================================================

====================================================================================================

Startpoint  : touch_key_d0/CLK (GTP_DFF_C)
Endpoint    : touch_key_d1/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_sys_clk       
                                                                           r       touch_key_d0/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       touch_key_d0/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         touch_key_d0     
                                                                           f       touch_key_d1/D (GTP_DFF_C)

 Data arrival time                                                   5.291         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_sys_clk       
                                                                           r       touch_key_d1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.291                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.829                          
====================================================================================================

====================================================================================================

Startpoint  : led/CLK (GTP_DFF_PE)
Endpoint    : led/D (GTP_DFF_PE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_sys_clk       
                                                                           r       led/CLK (GTP_DFF_PE)

                                   tco                   0.323       4.738 f       led/Q (GTP_DFF_PE)
                                   net (fanout=2)        0.553       5.291         nt_led           
                                                                                   N5/I0 (GTP_LUT1) 
                                   td                    0.172       5.463 f       N5/Z (GTP_LUT1)  
                                   net (fanout=1)        0.000       5.463         N5               
                                                                           f       led/D (GTP_DFF_PE)

 Data arrival time                                                   5.463         Logic Levels: 1  
                                                                                   Logic: 0.495ns(47.233%), Route: 0.553ns(52.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_sys_clk       
                                                                           r       led/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.001                          
====================================================================================================

====================================================================================================

Startpoint  : touch_key_d1/CLK (GTP_DFF_C)
Endpoint    : led/CE (GTP_DFF_PE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_sys_clk       
                                                                           r       touch_key_d1/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       touch_key_d1/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         touch_key_d1     
                                                                                   N1/I1 (GTP_LUT2) 
                                   td                    0.226       5.428 f       N1/Z (GTP_LUT2)  
                                   net (fanout=1)        0.464       5.892         touch_en         
                                                                           f       led/CE (GTP_DFF_PE)

 Data arrival time                                                   5.892         Logic Levels: 1  
                                                                                   Logic: 0.549ns(37.170%), Route: 0.928ns(62.830%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_sys_clk       
                                                                           r       led/CLK (GTP_DFF_PE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                              -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.892                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.728                          
====================================================================================================

====================================================================================================

Startpoint  : led/CLK (GTP_DFF_PE)
Endpoint    : led (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=3)        3.204       4.415         nt_sys_clk       
                                                                           r       led/CLK (GTP_DFF_PE)

                                   tco                   0.323       4.738 f       led/Q (GTP_DFF_PE)
                                   net (fanout=2)        1.180       5.918         nt_led           
                                                                                   led_obuf/I (GTP_OUTBUF)
                                   td                    2.803       8.721 f       led_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       8.721         led              
 led                                                                       f       led (port)       

 Data arrival time                                                   8.721         Logic Levels: 1  
                                                                                   Logic: 3.126ns(72.596%), Route: 1.180ns(27.404%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : led/P (GTP_DFF_PE)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.312         nt_sys_rst_n     
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       1.312 r       N2/Z (GTP_INV)   
                                   net (fanout=3)        1.091       2.403         N2               
                                                                           r       led/P (GTP_DFF_PE)

 Data arrival time                                                   2.403         Logic Levels: 2  
                                                                                   Logic: 1.312ns(54.598%), Route: 1.091ns(45.402%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : touch_key_d0/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 f       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.312         nt_sys_rst_n     
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       1.312 r       N2/Z (GTP_INV)   
                                   net (fanout=3)        1.091       2.403         N2               
                                                                           r       touch_key_d0/C (GTP_DFF_C)

 Data arrival time                                                   2.403         Logic Levels: 2  
                                                                                   Logic: 1.312ns(54.598%), Route: 1.091ns(45.402%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : led/P (GTP_DFF_PE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       1.211 f       N2/Z (GTP_INV)   
                                   net (fanout=3)        1.091       2.302         N2               
                                                                           f       led/P (GTP_DFF_PE)

 Data arrival time                                                   2.302         Logic Levels: 2  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : touch_key_d0/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 sys_rst_n                                               0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.000       0.000         sys_rst_n        
                                                                                   sys_rst_n_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_rst_n_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_sys_rst_n     
                                                                                   N2/I (GTP_INV)   
                                   td                    0.000       1.211 f       N2/Z (GTP_INV)   
                                   net (fanout=3)        1.091       2.302         N2               
                                                                           f       touch_key_d0/C (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 2  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : touch_key (port)
Endpoint    : touch_key_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 touch_key                                               0.000       0.000 r       touch_key (port) 
                                   net (fanout=1)        0.000       0.000         touch_key        
                                                                                   touch_key_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       touch_key_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_touch_key     
                                                                           r       touch_key_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          led/CLK      
 9.380       10.000          0.620           Low Pulse Width                           led/CLK      
 9.380       10.000          0.620           High Pulse Width                          touch_key_d0/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                    
+------------------------------------------------------------------------------------------------------------+
| Input      | D:/ywd/dps4/ccccccccccc/pm/50G/50G/13_touch_led/prj/compile/touch_led_comp.adf               
|            | D:/ywd/dps4/ccccccccccc/pm/50G/50G/13_touch_led/prj/touch_led.fdc                            
| Output     | D:/ywd/dps4/ccccccccccc/pm/50G/50G/13_touch_led/prj/synthesize/touch_led_syn.adf             
|            | D:/ywd/dps4/ccccccccccc/pm/50G/50G/13_touch_led/prj/synthesize/touch_led_syn.vm              
|            | D:/ywd/dps4/ccccccccccc/pm/50G/50G/13_touch_led/prj/synthesize/touch_led_controlsets.txt     
|            | D:/ywd/dps4/ccccccccccc/pm/50G/50G/13_touch_led/prj/synthesize/snr.db                        
|            | D:/ywd/dps4/ccccccccccc/pm/50G/50G/13_touch_led/prj/synthesize/touch_led.snr                 
+------------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 251 MB
Total CPU time to synthesize completion : 0h:0m:4s
Process Total CPU time to synthesize completion : 0h:0m:4s
Total real time to synthesize completion : 0h:0m:7s
