
*** Running vivado
    with args -log design_1_video_out_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_video_out_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_video_out_0_0.tcl -notrace

*** Running vivado
    with args -log design_1_video_out_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_video_out_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_video_out_0_0.tcl -notrace
Command: synth_design -top design_1_video_out_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_video_out_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9576
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_video_out_0_0' [c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/synth/design_1_video_out_0_0.vhd:76]
INFO: [Synth 8-3491] module 'video_out' declared at 'C:/Users/assis/PDI/PDI.srcs/sources_1/imports/hdmi_vga_pdi/video_out.vhd:7' bound to instance 'U0' of component 'video_out' [c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/synth/design_1_video_out_0_0.vhd:113]
INFO: [Synth 8-638] synthesizing module 'video_out' [C:/Users/assis/PDI/PDI.srcs/sources_1/imports/hdmi_vga_pdi/video_out.vhd:24]
INFO: [Synth 8-638] synthesizing module 'video_sync' [C:/Users/assis/PDI/PDI.srcs/sources_1/imports/hdmi_vga_pdi/video_sync.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'video_sync' (1#1) [C:/Users/assis/PDI/PDI.srcs/sources_1/imports/hdmi_vga_pdi/video_sync.vhd:25]
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [C:/Users/assis/PDI/PDI.srcs/sources_1/imports/hdmi_vga_pdi/tmds_encoder.vhd:38]
INFO: [Synth 8-226] default block is never used [C:/Users/assis/PDI/PDI.srcs/sources_1/imports/hdmi_vga_pdi/tmds_encoder.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (2#1) [C:/Users/assis/PDI/PDI.srcs/sources_1/imports/hdmi_vga_pdi/tmds_encoder.vhd:38]
INFO: [Synth 8-638] synthesizing module 'shift_register' [C:/Users/assis/PDI/PDI.srcs/sources_1/imports/hdmi_vga_pdi/shift_register.vhd:11]
	Parameter N bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shift_register' (3#1) [C:/Users/assis/PDI/PDI.srcs/sources_1/imports/hdmi_vga_pdi/shift_register.vhd:11]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf_clk' to cell 'OBUFDS' [C:/Users/assis/PDI/PDI.srcs/sources_1/imports/hdmi_vga_pdi/video_out.vhd:110]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf_r' to cell 'OBUFDS' [C:/Users/assis/PDI/PDI.srcs/sources_1/imports/hdmi_vga_pdi/video_out.vhd:114]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf_g' to cell 'OBUFDS' [C:/Users/assis/PDI/PDI.srcs/sources_1/imports/hdmi_vga_pdi/video_out.vhd:118]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'obuf_b' to cell 'OBUFDS' [C:/Users/assis/PDI/PDI.srcs/sources_1/imports/hdmi_vga_pdi/video_out.vhd:122]
INFO: [Synth 8-256] done synthesizing module 'video_out' (4#1) [C:/Users/assis/PDI/PDI.srcs/sources_1/imports/hdmi_vga_pdi/video_out.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'design_1_video_out_0_0' (5#1) [c:/Users/assis/PDI/PDI.srcs/sources_1/bd/design_1/ip/design_1_video_out_0_0/synth/design_1_video_out_0_0.vhd:76]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1199.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1199.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:01:19 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:01:21 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:01:23 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:01:34 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   10 Bit       Adders := 8     
	   4 Input    5 Bit       Adders := 6     
	   3 Input    5 Bit       Adders := 9     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               10 Bit    Registers := 10    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input   10 Bit        Muxes := 3     
	   5 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    9 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 15    
	   2 Input    4 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:01:52 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:02:19 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:02:19 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:11 ; elapsed = 00:02:20 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:02:31 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:02:31 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:02:31 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:02:31 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:02:31 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:02:31 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     8|
|2     |LUT2   |    19|
|3     |LUT3   |    26|
|4     |LUT4   |    55|
|5     |LUT5   |    62|
|6     |LUT6   |    92|
|7     |FDRE   |   127|
|8     |FDSE   |     8|
|9     |OBUFDS |     4|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:02:31 . Memory (MB): peak = 1199.043 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:00 ; elapsed = 00:02:07 . Memory (MB): peak = 1199.043 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:02:32 . Memory (MB): peak = 1199.043 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1199.043 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1199.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:03:01 . Memory (MB): peak = 1199.043 ; gain = 496.277
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/assis/PDI/PDI.runs/design_1_video_out_0_0_synth_1/design_1_video_out_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/assis/PDI/PDI.runs/design_1_video_out_0_0_synth_1/design_1_video_out_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_video_out_0_0_utilization_synth.rpt -pb design_1_video_out_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 27 15:07:53 2022...
