// Seed: 1507965047
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 #(
    parameter id_3 = 32'd86
) (
    id_1,
    id_2,
    _id_3
);
  inout wire _id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  parameter id_5 = -1;
  logic [id_3 : 1] id_6;
  wire id_7, id_8;
  logic id_9;
endmodule
module module_2 #(
    parameter id_2 = 32'd5,
    parameter id_3 = 32'd1,
    parameter id_6 = 32'd61
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  xor primCall (id_15, id_11, id_14, id_10, id_13, id_4, id_7, id_8, id_9);
  module_0 modCall_1 (
      id_11,
      id_15
  );
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire _id_6;
  output wire id_5;
  input wire id_4;
  output wire _id_3;
  input wire _id_2;
  output wire id_1;
  wire [-  id_6  **  id_2 : id_3] id_16;
  wire id_17;
endmodule
