|processador
clock => bregula:bregula.clk
clock => fetch:fetch.clock
clock_mem => fetch:fetch.clock_mem
clock_mem => mem_final:mem_final.clock_mem


|processador|bregula:bregula
din[0] => breg:breg.d_in[0]
din[1] => breg:breg.d_in[1]
din[2] => breg:breg.d_in[2]
din[3] => breg:breg.d_in[3]
din[4] => breg:breg.d_in[4]
din[5] => breg:breg.d_in[5]
din[6] => breg:breg.d_in[6]
din[7] => breg:breg.d_in[7]
din[8] => breg:breg.d_in[8]
din[9] => breg:breg.d_in[9]
din[10] => breg:breg.d_in[10]
din[11] => breg:breg.d_in[11]
din[12] => breg:breg.d_in[12]
din[13] => breg:breg.d_in[13]
din[14] => breg:breg.d_in[14]
din[15] => breg:breg.d_in[15]
din[16] => breg:breg.d_in[16]
din[17] => breg:breg.d_in[17]
din[18] => breg:breg.d_in[18]
din[19] => breg:breg.d_in[19]
din[20] => breg:breg.d_in[20]
din[21] => breg:breg.d_in[21]
din[22] => breg:breg.d_in[22]
din[23] => breg:breg.d_in[23]
din[24] => breg:breg.d_in[24]
din[25] => breg:breg.d_in[25]
din[26] => breg:breg.d_in[26]
din[27] => breg:breg.d_in[27]
din[28] => breg:breg.d_in[28]
din[29] => breg:breg.d_in[29]
din[30] => breg:breg.d_in[30]
din[31] => breg:breg.d_in[31]
we => breg:breg.we
clk => breg:breg.clk
rs[0] => breg:breg.rs[0]
rs[1] => breg:breg.rs[1]
rs[2] => breg:breg.rs[2]
rs[3] => breg:breg.rs[3]
rs[4] => breg:breg.rs[4]
rt[0] => breg:breg.rt[0]
rt[1] => breg:breg.rt[1]
rt[2] => breg:breg.rt[2]
rt[3] => breg:breg.rt[3]
rt[4] => breg:breg.rt[4]
rd[0] => breg:breg.rd[0]
rd[1] => breg:breg.rd[1]
rd[2] => breg:breg.rd[2]
rd[3] => breg:breg.rd[3]
rd[4] => breg:breg.rd[4]
func[0] => c_ula:c_ula.func[0]
func[1] => c_ula:c_ula.func[1]
func[2] => c_ula:c_ula.func[2]
func[3] => c_ula:c_ula.func[3]
func[4] => c_ula:c_ula.func[4]
func[5] => c_ula:c_ula.func[5]
opula[0] => c_ula:c_ula.opUla[0]
opula[1] => c_ula:c_ula.opUla[1]
orig_alu => mux_two_to_one:mux_two_to_one.sel
imed_16[0] => mux_two_to_one:mux_two_to_one.B[0]
imed_16[0] => imed_32[0].DATAIN
imed_16[1] => mux_two_to_one:mux_two_to_one.B[1]
imed_16[1] => imed_32[1].DATAIN
imed_16[2] => mux_two_to_one:mux_two_to_one.B[2]
imed_16[2] => imed_32[2].DATAIN
imed_16[3] => mux_two_to_one:mux_two_to_one.B[3]
imed_16[3] => imed_32[3].DATAIN
imed_16[4] => mux_two_to_one:mux_two_to_one.B[4]
imed_16[4] => imed_32[4].DATAIN
imed_16[5] => mux_two_to_one:mux_two_to_one.B[5]
imed_16[5] => imed_32[5].DATAIN
imed_16[6] => ula:ula.shamt[0]
imed_16[6] => mux_two_to_one:mux_two_to_one.B[6]
imed_16[6] => imed_32[6].DATAIN
imed_16[7] => ula:ula.shamt[1]
imed_16[7] => mux_two_to_one:mux_two_to_one.B[7]
imed_16[7] => imed_32[7].DATAIN
imed_16[8] => ula:ula.shamt[2]
imed_16[8] => mux_two_to_one:mux_two_to_one.B[8]
imed_16[8] => imed_32[8].DATAIN
imed_16[9] => ula:ula.shamt[3]
imed_16[9] => mux_two_to_one:mux_two_to_one.B[9]
imed_16[9] => imed_32[9].DATAIN
imed_16[10] => ula:ula.shamt[4]
imed_16[10] => mux_two_to_one:mux_two_to_one.B[10]
imed_16[10] => imed_32[10].DATAIN
imed_16[11] => mux_two_to_one:mux_two_to_one.B[11]
imed_16[11] => imed_32[11].DATAIN
imed_16[12] => mux_two_to_one:mux_two_to_one.B[12]
imed_16[12] => imed_32[12].DATAIN
imed_16[13] => mux_two_to_one:mux_two_to_one.B[13]
imed_16[13] => imed_32[13].DATAIN
imed_16[14] => mux_two_to_one:mux_two_to_one.B[14]
imed_16[14] => imed_32[14].DATAIN
imed_16[15] => mux_two_to_one:mux_two_to_one.B[31]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[30]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[29]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[28]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[27]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[26]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[25]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[24]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[23]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[22]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[21]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[20]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[19]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[18]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[17]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[16]
imed_16[15] => mux_two_to_one:mux_two_to_one.B[15]
imed_16[15] => imed_32[31].DATAIN
imed_16[15] => imed_32[30].DATAIN
imed_16[15] => imed_32[29].DATAIN
imed_16[15] => imed_32[28].DATAIN
imed_16[15] => imed_32[27].DATAIN
imed_16[15] => imed_32[26].DATAIN
imed_16[15] => imed_32[25].DATAIN
imed_16[15] => imed_32[24].DATAIN
imed_16[15] => imed_32[23].DATAIN
imed_16[15] => imed_32[22].DATAIN
imed_16[15] => imed_32[21].DATAIN
imed_16[15] => imed_32[20].DATAIN
imed_16[15] => imed_32[19].DATAIN
imed_16[15] => imed_32[18].DATAIN
imed_16[15] => imed_32[17].DATAIN
imed_16[15] => imed_32[16].DATAIN
imed_16[15] => imed_32[15].DATAIN
zero <= ula:ula.zero
dout[0] <= ula:ula.aluout[0]
dout[1] <= ula:ula.aluout[1]
dout[2] <= ula:ula.aluout[2]
dout[3] <= ula:ula.aluout[3]
dout[4] <= ula:ula.aluout[4]
dout[5] <= ula:ula.aluout[5]
dout[6] <= ula:ula.aluout[6]
dout[7] <= ula:ula.aluout[7]
dout[8] <= ula:ula.aluout[8]
dout[9] <= ula:ula.aluout[9]
dout[10] <= ula:ula.aluout[10]
dout[11] <= ula:ula.aluout[11]
dout[12] <= ula:ula.aluout[12]
dout[13] <= ula:ula.aluout[13]
dout[14] <= ula:ula.aluout[14]
dout[15] <= ula:ula.aluout[15]
dout[16] <= ula:ula.aluout[16]
dout[17] <= ula:ula.aluout[17]
dout[18] <= ula:ula.aluout[18]
dout[19] <= ula:ula.aluout[19]
dout[20] <= ula:ula.aluout[20]
dout[21] <= ula:ula.aluout[21]
dout[22] <= ula:ula.aluout[22]
dout[23] <= ula:ula.aluout[23]
dout[24] <= ula:ula.aluout[24]
dout[25] <= ula:ula.aluout[25]
dout[26] <= ula:ula.aluout[26]
dout[27] <= ula:ula.aluout[27]
dout[28] <= ula:ula.aluout[28]
dout[29] <= ula:ula.aluout[29]
dout[30] <= ula:ula.aluout[30]
dout[31] <= ula:ula.aluout[31]
imed_32[0] <= imed_16[0].DB_MAX_OUTPUT_PORT_TYPE
imed_32[1] <= imed_16[1].DB_MAX_OUTPUT_PORT_TYPE
imed_32[2] <= imed_16[2].DB_MAX_OUTPUT_PORT_TYPE
imed_32[3] <= imed_16[3].DB_MAX_OUTPUT_PORT_TYPE
imed_32[4] <= imed_16[4].DB_MAX_OUTPUT_PORT_TYPE
imed_32[5] <= imed_16[5].DB_MAX_OUTPUT_PORT_TYPE
imed_32[6] <= imed_16[6].DB_MAX_OUTPUT_PORT_TYPE
imed_32[7] <= imed_16[7].DB_MAX_OUTPUT_PORT_TYPE
imed_32[8] <= imed_16[8].DB_MAX_OUTPUT_PORT_TYPE
imed_32[9] <= imed_16[9].DB_MAX_OUTPUT_PORT_TYPE
imed_32[10] <= imed_16[10].DB_MAX_OUTPUT_PORT_TYPE
imed_32[11] <= imed_16[11].DB_MAX_OUTPUT_PORT_TYPE
imed_32[12] <= imed_16[12].DB_MAX_OUTPUT_PORT_TYPE
imed_32[13] <= imed_16[13].DB_MAX_OUTPUT_PORT_TYPE
imed_32[14] <= imed_16[14].DB_MAX_OUTPUT_PORT_TYPE
imed_32[15] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[16] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[17] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[18] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[19] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[20] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[21] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[22] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[23] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[24] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[25] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[26] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[27] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[28] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[29] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[30] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
imed_32[31] <= imed_16[15].DB_MAX_OUTPUT_PORT_TYPE
mem_data_write[0] <= breg:breg.regB[0]
mem_data_write[1] <= breg:breg.regB[1]
mem_data_write[2] <= breg:breg.regB[2]
mem_data_write[3] <= breg:breg.regB[3]
mem_data_write[4] <= breg:breg.regB[4]
mem_data_write[5] <= breg:breg.regB[5]
mem_data_write[6] <= breg:breg.regB[6]
mem_data_write[7] <= breg:breg.regB[7]
mem_data_write[8] <= breg:breg.regB[8]
mem_data_write[9] <= breg:breg.regB[9]
mem_data_write[10] <= breg:breg.regB[10]
mem_data_write[11] <= breg:breg.regB[11]
mem_data_write[12] <= breg:breg.regB[12]
mem_data_write[13] <= breg:breg.regB[13]
mem_data_write[14] <= breg:breg.regB[14]
mem_data_write[15] <= breg:breg.regB[15]
mem_data_write[16] <= breg:breg.regB[16]
mem_data_write[17] <= breg:breg.regB[17]
mem_data_write[18] <= breg:breg.regB[18]
mem_data_write[19] <= breg:breg.regB[19]
mem_data_write[20] <= breg:breg.regB[20]
mem_data_write[21] <= breg:breg.regB[21]
mem_data_write[22] <= breg:breg.regB[22]
mem_data_write[23] <= breg:breg.regB[23]
mem_data_write[24] <= breg:breg.regB[24]
mem_data_write[25] <= breg:breg.regB[25]
mem_data_write[26] <= breg:breg.regB[26]
mem_data_write[27] <= breg:breg.regB[27]
mem_data_write[28] <= breg:breg.regB[28]
mem_data_write[29] <= breg:breg.regB[29]
mem_data_write[30] <= breg:breg.regB[30]
mem_data_write[31] <= breg:breg.regB[31]


|processador|bregula:bregula|ula:ula
ulop[0] => Mux0.IN18
ulop[0] => Mux1.IN18
ulop[0] => Mux2.IN18
ulop[0] => Mux3.IN18
ulop[0] => Mux4.IN18
ulop[0] => Mux5.IN18
ulop[0] => Mux6.IN18
ulop[0] => Mux7.IN18
ulop[0] => Mux8.IN18
ulop[0] => Mux9.IN18
ulop[0] => Mux10.IN18
ulop[0] => Mux11.IN18
ulop[0] => Mux12.IN18
ulop[0] => Mux13.IN18
ulop[0] => Mux14.IN18
ulop[0] => Mux15.IN18
ulop[0] => Mux16.IN18
ulop[0] => Mux17.IN18
ulop[0] => Mux18.IN18
ulop[0] => Mux19.IN18
ulop[0] => Mux20.IN18
ulop[0] => Mux21.IN18
ulop[0] => Mux22.IN18
ulop[0] => Mux23.IN18
ulop[0] => Mux24.IN18
ulop[0] => Mux25.IN18
ulop[0] => Mux26.IN18
ulop[0] => Mux27.IN18
ulop[0] => Mux28.IN18
ulop[0] => Mux29.IN18
ulop[0] => Mux30.IN18
ulop[0] => Mux31.IN17
ulop[1] => Mux0.IN17
ulop[1] => Mux1.IN17
ulop[1] => Mux2.IN17
ulop[1] => Mux3.IN17
ulop[1] => Mux4.IN17
ulop[1] => Mux5.IN17
ulop[1] => Mux6.IN17
ulop[1] => Mux7.IN17
ulop[1] => Mux8.IN17
ulop[1] => Mux9.IN17
ulop[1] => Mux10.IN17
ulop[1] => Mux11.IN17
ulop[1] => Mux12.IN17
ulop[1] => Mux13.IN17
ulop[1] => Mux14.IN17
ulop[1] => Mux15.IN17
ulop[1] => Mux16.IN17
ulop[1] => Mux17.IN17
ulop[1] => Mux18.IN17
ulop[1] => Mux19.IN17
ulop[1] => Mux20.IN17
ulop[1] => Mux21.IN17
ulop[1] => Mux22.IN17
ulop[1] => Mux23.IN17
ulop[1] => Mux24.IN17
ulop[1] => Mux25.IN17
ulop[1] => Mux26.IN17
ulop[1] => Mux27.IN17
ulop[1] => Mux28.IN17
ulop[1] => Mux29.IN17
ulop[1] => Mux30.IN17
ulop[1] => Mux31.IN16
ulop[2] => Mux0.IN16
ulop[2] => Mux1.IN16
ulop[2] => Mux2.IN16
ulop[2] => Mux3.IN16
ulop[2] => Mux4.IN16
ulop[2] => Mux5.IN16
ulop[2] => Mux6.IN16
ulop[2] => Mux7.IN16
ulop[2] => Mux8.IN16
ulop[2] => Mux9.IN16
ulop[2] => Mux10.IN16
ulop[2] => Mux11.IN16
ulop[2] => Mux12.IN16
ulop[2] => Mux13.IN16
ulop[2] => Mux14.IN16
ulop[2] => Mux15.IN16
ulop[2] => Mux16.IN16
ulop[2] => Mux17.IN16
ulop[2] => Mux18.IN16
ulop[2] => Mux19.IN16
ulop[2] => Mux20.IN16
ulop[2] => Mux21.IN16
ulop[2] => Mux22.IN16
ulop[2] => Mux23.IN16
ulop[2] => Mux24.IN16
ulop[2] => Mux25.IN16
ulop[2] => Mux26.IN16
ulop[2] => Mux27.IN16
ulop[2] => Mux28.IN16
ulop[2] => Mux29.IN16
ulop[2] => Mux30.IN16
ulop[2] => Mux31.IN15
ulop[3] => Mux0.IN15
ulop[3] => Mux1.IN15
ulop[3] => Mux2.IN15
ulop[3] => Mux3.IN15
ulop[3] => Mux4.IN15
ulop[3] => Mux5.IN15
ulop[3] => Mux6.IN15
ulop[3] => Mux7.IN15
ulop[3] => Mux8.IN15
ulop[3] => Mux9.IN15
ulop[3] => Mux10.IN15
ulop[3] => Mux11.IN15
ulop[3] => Mux12.IN15
ulop[3] => Mux13.IN15
ulop[3] => Mux14.IN15
ulop[3] => Mux15.IN15
ulop[3] => Mux16.IN15
ulop[3] => Mux17.IN15
ulop[3] => Mux18.IN15
ulop[3] => Mux19.IN15
ulop[3] => Mux20.IN15
ulop[3] => Mux21.IN15
ulop[3] => Mux22.IN15
ulop[3] => Mux23.IN15
ulop[3] => Mux24.IN15
ulop[3] => Mux25.IN15
ulop[3] => Mux26.IN15
ulop[3] => Mux27.IN15
ulop[3] => Mux28.IN15
ulop[3] => Mux29.IN15
ulop[3] => Mux30.IN15
ulop[3] => Mux31.IN14
A[0] => Add0.IN64
A[0] => a32.IN0
A[0] => a32.IN0
A[0] => Add1.IN32
A[0] => a32.IN0
A[0] => a32.IN0
A[0] => ShiftLeft0.IN59
A[0] => ShiftRight0.IN59
A[1] => Add0.IN63
A[1] => a32.IN0
A[1] => a32.IN0
A[1] => Add1.IN31
A[1] => a32.IN0
A[1] => a32.IN0
A[1] => ShiftLeft0.IN58
A[1] => ShiftRight0.IN58
A[2] => Add0.IN62
A[2] => a32.IN0
A[2] => a32.IN0
A[2] => Add1.IN30
A[2] => a32.IN0
A[2] => a32.IN0
A[2] => ShiftLeft0.IN57
A[2] => ShiftRight0.IN57
A[3] => Add0.IN61
A[3] => a32.IN0
A[3] => a32.IN0
A[3] => Add1.IN29
A[3] => a32.IN0
A[3] => a32.IN0
A[3] => ShiftLeft0.IN56
A[3] => ShiftRight0.IN56
A[4] => Add0.IN60
A[4] => a32.IN0
A[4] => a32.IN0
A[4] => Add1.IN28
A[4] => a32.IN0
A[4] => a32.IN0
A[4] => ShiftLeft0.IN55
A[4] => ShiftRight0.IN55
A[5] => Add0.IN59
A[5] => a32.IN0
A[5] => a32.IN0
A[5] => Add1.IN27
A[5] => a32.IN0
A[5] => a32.IN0
A[5] => ShiftLeft0.IN54
A[5] => ShiftRight0.IN54
A[6] => Add0.IN58
A[6] => a32.IN0
A[6] => a32.IN0
A[6] => Add1.IN26
A[6] => a32.IN0
A[6] => a32.IN0
A[6] => ShiftLeft0.IN53
A[6] => ShiftRight0.IN53
A[7] => Add0.IN57
A[7] => a32.IN0
A[7] => a32.IN0
A[7] => Add1.IN25
A[7] => a32.IN0
A[7] => a32.IN0
A[7] => ShiftLeft0.IN52
A[7] => ShiftRight0.IN52
A[8] => Add0.IN56
A[8] => a32.IN0
A[8] => a32.IN0
A[8] => Add1.IN24
A[8] => a32.IN0
A[8] => a32.IN0
A[8] => ShiftLeft0.IN51
A[8] => ShiftRight0.IN51
A[9] => Add0.IN55
A[9] => a32.IN0
A[9] => a32.IN0
A[9] => Add1.IN23
A[9] => a32.IN0
A[9] => a32.IN0
A[9] => ShiftLeft0.IN50
A[9] => ShiftRight0.IN50
A[10] => Add0.IN54
A[10] => a32.IN0
A[10] => a32.IN0
A[10] => Add1.IN22
A[10] => a32.IN0
A[10] => a32.IN0
A[10] => ShiftLeft0.IN49
A[10] => ShiftRight0.IN49
A[11] => Add0.IN53
A[11] => a32.IN0
A[11] => a32.IN0
A[11] => Add1.IN21
A[11] => a32.IN0
A[11] => a32.IN0
A[11] => ShiftLeft0.IN48
A[11] => ShiftRight0.IN48
A[12] => Add0.IN52
A[12] => a32.IN0
A[12] => a32.IN0
A[12] => Add1.IN20
A[12] => a32.IN0
A[12] => a32.IN0
A[12] => ShiftLeft0.IN47
A[12] => ShiftRight0.IN47
A[13] => Add0.IN51
A[13] => a32.IN0
A[13] => a32.IN0
A[13] => Add1.IN19
A[13] => a32.IN0
A[13] => a32.IN0
A[13] => ShiftLeft0.IN46
A[13] => ShiftRight0.IN46
A[14] => Add0.IN50
A[14] => a32.IN0
A[14] => a32.IN0
A[14] => Add1.IN18
A[14] => a32.IN0
A[14] => a32.IN0
A[14] => ShiftLeft0.IN45
A[14] => ShiftRight0.IN45
A[15] => Add0.IN49
A[15] => a32.IN0
A[15] => a32.IN0
A[15] => Add1.IN17
A[15] => a32.IN0
A[15] => a32.IN0
A[15] => ShiftLeft0.IN44
A[15] => ShiftRight0.IN44
A[16] => Add0.IN48
A[16] => a32.IN0
A[16] => a32.IN0
A[16] => Add1.IN16
A[16] => a32.IN0
A[16] => a32.IN0
A[16] => ShiftLeft0.IN43
A[16] => ShiftRight0.IN43
A[17] => Add0.IN47
A[17] => a32.IN0
A[17] => a32.IN0
A[17] => Add1.IN15
A[17] => a32.IN0
A[17] => a32.IN0
A[17] => ShiftLeft0.IN42
A[17] => ShiftRight0.IN42
A[18] => Add0.IN46
A[18] => a32.IN0
A[18] => a32.IN0
A[18] => Add1.IN14
A[18] => a32.IN0
A[18] => a32.IN0
A[18] => ShiftLeft0.IN41
A[18] => ShiftRight0.IN41
A[19] => Add0.IN45
A[19] => a32.IN0
A[19] => a32.IN0
A[19] => Add1.IN13
A[19] => a32.IN0
A[19] => a32.IN0
A[19] => ShiftLeft0.IN40
A[19] => ShiftRight0.IN40
A[20] => Add0.IN44
A[20] => a32.IN0
A[20] => a32.IN0
A[20] => Add1.IN12
A[20] => a32.IN0
A[20] => a32.IN0
A[20] => ShiftLeft0.IN39
A[20] => ShiftRight0.IN39
A[21] => Add0.IN43
A[21] => a32.IN0
A[21] => a32.IN0
A[21] => Add1.IN11
A[21] => a32.IN0
A[21] => a32.IN0
A[21] => ShiftLeft0.IN38
A[21] => ShiftRight0.IN38
A[22] => Add0.IN42
A[22] => a32.IN0
A[22] => a32.IN0
A[22] => Add1.IN10
A[22] => a32.IN0
A[22] => a32.IN0
A[22] => ShiftLeft0.IN37
A[22] => ShiftRight0.IN37
A[23] => Add0.IN41
A[23] => a32.IN0
A[23] => a32.IN0
A[23] => Add1.IN9
A[23] => a32.IN0
A[23] => a32.IN0
A[23] => ShiftLeft0.IN36
A[23] => ShiftRight0.IN36
A[24] => Add0.IN40
A[24] => a32.IN0
A[24] => a32.IN0
A[24] => Add1.IN8
A[24] => a32.IN0
A[24] => a32.IN0
A[24] => ShiftLeft0.IN35
A[24] => ShiftRight0.IN35
A[25] => Add0.IN39
A[25] => a32.IN0
A[25] => a32.IN0
A[25] => Add1.IN7
A[25] => a32.IN0
A[25] => a32.IN0
A[25] => ShiftLeft0.IN34
A[25] => ShiftRight0.IN34
A[26] => Add0.IN38
A[26] => a32.IN0
A[26] => a32.IN0
A[26] => Add1.IN6
A[26] => a32.IN0
A[26] => a32.IN0
A[26] => ShiftLeft0.IN33
A[26] => ShiftRight0.IN33
A[27] => Add0.IN37
A[27] => a32.IN0
A[27] => a32.IN0
A[27] => Add1.IN5
A[27] => a32.IN0
A[27] => a32.IN0
A[27] => ShiftLeft0.IN32
A[27] => ShiftRight0.IN32
A[28] => Add0.IN36
A[28] => a32.IN0
A[28] => a32.IN0
A[28] => Add1.IN4
A[28] => a32.IN0
A[28] => a32.IN0
A[28] => ShiftLeft0.IN31
A[28] => ShiftRight0.IN31
A[29] => Add0.IN35
A[29] => a32.IN0
A[29] => a32.IN0
A[29] => Add1.IN3
A[29] => a32.IN0
A[29] => a32.IN0
A[29] => ShiftLeft0.IN30
A[29] => ShiftRight0.IN30
A[30] => Add0.IN34
A[30] => a32.IN0
A[30] => a32.IN0
A[30] => Add1.IN2
A[30] => a32.IN0
A[30] => a32.IN0
A[30] => ShiftLeft0.IN29
A[30] => ShiftRight0.IN29
A[31] => Add0.IN33
A[31] => a32.IN0
A[31] => a32.IN0
A[31] => Add1.IN1
A[31] => a32.IN0
A[31] => a32.IN0
A[31] => ShiftLeft0.IN28
A[31] => ShiftRight0.IN28
B[0] => a32.IN1
B[0] => a32.IN1
B[0] => Add1.IN64
B[0] => a32.IN1
B[0] => a32.IN1
B[0] => Add0.IN32
B[1] => a32.IN1
B[1] => a32.IN1
B[1] => Add1.IN63
B[1] => a32.IN1
B[1] => a32.IN1
B[1] => Add0.IN31
B[2] => a32.IN1
B[2] => a32.IN1
B[2] => Add1.IN62
B[2] => a32.IN1
B[2] => a32.IN1
B[2] => Add0.IN30
B[3] => a32.IN1
B[3] => a32.IN1
B[3] => Add1.IN61
B[3] => a32.IN1
B[3] => a32.IN1
B[3] => Add0.IN29
B[4] => a32.IN1
B[4] => a32.IN1
B[4] => Add1.IN60
B[4] => a32.IN1
B[4] => a32.IN1
B[4] => Add0.IN28
B[5] => a32.IN1
B[5] => a32.IN1
B[5] => Add1.IN59
B[5] => a32.IN1
B[5] => a32.IN1
B[5] => Add0.IN27
B[6] => a32.IN1
B[6] => a32.IN1
B[6] => Add1.IN58
B[6] => a32.IN1
B[6] => a32.IN1
B[6] => Add0.IN26
B[7] => a32.IN1
B[7] => a32.IN1
B[7] => Add1.IN57
B[7] => a32.IN1
B[7] => a32.IN1
B[7] => Add0.IN25
B[8] => a32.IN1
B[8] => a32.IN1
B[8] => Add1.IN56
B[8] => a32.IN1
B[8] => a32.IN1
B[8] => Add0.IN24
B[9] => a32.IN1
B[9] => a32.IN1
B[9] => Add1.IN55
B[9] => a32.IN1
B[9] => a32.IN1
B[9] => Add0.IN23
B[10] => a32.IN1
B[10] => a32.IN1
B[10] => Add1.IN54
B[10] => a32.IN1
B[10] => a32.IN1
B[10] => Add0.IN22
B[11] => a32.IN1
B[11] => a32.IN1
B[11] => Add1.IN53
B[11] => a32.IN1
B[11] => a32.IN1
B[11] => Add0.IN21
B[12] => a32.IN1
B[12] => a32.IN1
B[12] => Add1.IN52
B[12] => a32.IN1
B[12] => a32.IN1
B[12] => Add0.IN20
B[13] => a32.IN1
B[13] => a32.IN1
B[13] => Add1.IN51
B[13] => a32.IN1
B[13] => a32.IN1
B[13] => Add0.IN19
B[14] => a32.IN1
B[14] => a32.IN1
B[14] => Add1.IN50
B[14] => a32.IN1
B[14] => a32.IN1
B[14] => Add0.IN18
B[15] => a32.IN1
B[15] => a32.IN1
B[15] => Add1.IN49
B[15] => a32.IN1
B[15] => a32.IN1
B[15] => Add0.IN17
B[16] => a32.IN1
B[16] => a32.IN1
B[16] => Add1.IN48
B[16] => a32.IN1
B[16] => a32.IN1
B[16] => Add0.IN16
B[17] => a32.IN1
B[17] => a32.IN1
B[17] => Add1.IN47
B[17] => a32.IN1
B[17] => a32.IN1
B[17] => Add0.IN15
B[18] => a32.IN1
B[18] => a32.IN1
B[18] => Add1.IN46
B[18] => a32.IN1
B[18] => a32.IN1
B[18] => Add0.IN14
B[19] => a32.IN1
B[19] => a32.IN1
B[19] => Add1.IN45
B[19] => a32.IN1
B[19] => a32.IN1
B[19] => Add0.IN13
B[20] => a32.IN1
B[20] => a32.IN1
B[20] => Add1.IN44
B[20] => a32.IN1
B[20] => a32.IN1
B[20] => Add0.IN12
B[21] => a32.IN1
B[21] => a32.IN1
B[21] => Add1.IN43
B[21] => a32.IN1
B[21] => a32.IN1
B[21] => Add0.IN11
B[22] => a32.IN1
B[22] => a32.IN1
B[22] => Add1.IN42
B[22] => a32.IN1
B[22] => a32.IN1
B[22] => Add0.IN10
B[23] => a32.IN1
B[23] => a32.IN1
B[23] => Add1.IN41
B[23] => a32.IN1
B[23] => a32.IN1
B[23] => Add0.IN9
B[24] => a32.IN1
B[24] => a32.IN1
B[24] => Add1.IN40
B[24] => a32.IN1
B[24] => a32.IN1
B[24] => Add0.IN8
B[25] => a32.IN1
B[25] => a32.IN1
B[25] => Add1.IN39
B[25] => a32.IN1
B[25] => a32.IN1
B[25] => Add0.IN7
B[26] => a32.IN1
B[26] => a32.IN1
B[26] => Add1.IN38
B[26] => a32.IN1
B[26] => a32.IN1
B[26] => Add0.IN6
B[27] => a32.IN1
B[27] => a32.IN1
B[27] => Add1.IN37
B[27] => a32.IN1
B[27] => a32.IN1
B[27] => Add0.IN5
B[28] => a32.IN1
B[28] => a32.IN1
B[28] => Add1.IN36
B[28] => a32.IN1
B[28] => a32.IN1
B[28] => Add0.IN4
B[29] => a32.IN1
B[29] => a32.IN1
B[29] => Add1.IN35
B[29] => a32.IN1
B[29] => a32.IN1
B[29] => Add0.IN3
B[30] => a32.IN1
B[30] => a32.IN1
B[30] => Add1.IN34
B[30] => a32.IN1
B[30] => a32.IN1
B[30] => Add0.IN2
B[31] => a32.IN1
B[31] => a32.IN1
B[31] => Add1.IN33
B[31] => a32.IN1
B[31] => a32.IN1
B[31] => Add0.IN1
shamt[0] => ShiftLeft0.IN64
shamt[0] => ShiftRight0.IN64
shamt[1] => ShiftLeft0.IN63
shamt[1] => ShiftRight0.IN63
shamt[2] => ShiftLeft0.IN62
shamt[2] => ShiftRight0.IN62
shamt[3] => ShiftLeft0.IN61
shamt[3] => ShiftRight0.IN61
shamt[4] => ShiftLeft0.IN60
shamt[4] => ShiftRight0.IN60
aluout[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
aluout[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
aluout[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
aluout[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
aluout[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
aluout[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
aluout[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
aluout[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
aluout[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
aluout[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
aluout[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
aluout[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
aluout[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
aluout[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
aluout[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
aluout[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
aluout[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
aluout[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
aluout[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
aluout[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
aluout[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
aluout[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
aluout[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
aluout[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
aluout[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
aluout[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
aluout[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
aluout[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
aluout[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
aluout[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
aluout[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
aluout[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|processador|bregula:bregula|breg:breg
clk => breg~37.CLK
clk => breg~0.CLK
clk => breg~1.CLK
clk => breg~2.CLK
clk => breg~3.CLK
clk => breg~4.CLK
clk => breg~5.CLK
clk => breg~6.CLK
clk => breg~7.CLK
clk => breg~8.CLK
clk => breg~9.CLK
clk => breg~10.CLK
clk => breg~11.CLK
clk => breg~12.CLK
clk => breg~13.CLK
clk => breg~14.CLK
clk => breg~15.CLK
clk => breg~16.CLK
clk => breg~17.CLK
clk => breg~18.CLK
clk => breg~19.CLK
clk => breg~20.CLK
clk => breg~21.CLK
clk => breg~22.CLK
clk => breg~23.CLK
clk => breg~24.CLK
clk => breg~25.CLK
clk => breg~26.CLK
clk => breg~27.CLK
clk => breg~28.CLK
clk => breg~29.CLK
clk => breg~30.CLK
clk => breg~31.CLK
clk => breg~32.CLK
clk => breg~33.CLK
clk => breg~34.CLK
clk => breg~35.CLK
clk => breg~36.CLK
clk => breg.CLK0
we => breg~37.DATAIN
we => breg.WE
rs[0] => Equal0.IN4
rs[0] => breg.RADDR
rs[1] => Equal0.IN3
rs[1] => breg.RADDR1
rs[2] => Equal0.IN2
rs[2] => breg.RADDR2
rs[3] => Equal0.IN1
rs[3] => breg.RADDR3
rs[4] => Equal0.IN0
rs[4] => breg.RADDR4
rt[0] => Equal1.IN4
rt[0] => breg.PORTBRADDR
rt[1] => Equal1.IN3
rt[1] => breg.PORTBRADDR1
rt[2] => Equal1.IN2
rt[2] => breg.PORTBRADDR2
rt[3] => Equal1.IN1
rt[3] => breg.PORTBRADDR3
rt[4] => Equal1.IN0
rt[4] => breg.PORTBRADDR4
rd[0] => breg~4.DATAIN
rd[0] => breg.WADDR
rd[1] => breg~3.DATAIN
rd[1] => breg.WADDR1
rd[2] => breg~2.DATAIN
rd[2] => breg.WADDR2
rd[3] => breg~1.DATAIN
rd[3] => breg.WADDR3
rd[4] => breg~0.DATAIN
rd[4] => breg.WADDR4
d_in[0] => breg~36.DATAIN
d_in[0] => breg.DATAIN
d_in[1] => breg~35.DATAIN
d_in[1] => breg.DATAIN1
d_in[2] => breg~34.DATAIN
d_in[2] => breg.DATAIN2
d_in[3] => breg~33.DATAIN
d_in[3] => breg.DATAIN3
d_in[4] => breg~32.DATAIN
d_in[4] => breg.DATAIN4
d_in[5] => breg~31.DATAIN
d_in[5] => breg.DATAIN5
d_in[6] => breg~30.DATAIN
d_in[6] => breg.DATAIN6
d_in[7] => breg~29.DATAIN
d_in[7] => breg.DATAIN7
d_in[8] => breg~28.DATAIN
d_in[8] => breg.DATAIN8
d_in[9] => breg~27.DATAIN
d_in[9] => breg.DATAIN9
d_in[10] => breg~26.DATAIN
d_in[10] => breg.DATAIN10
d_in[11] => breg~25.DATAIN
d_in[11] => breg.DATAIN11
d_in[12] => breg~24.DATAIN
d_in[12] => breg.DATAIN12
d_in[13] => breg~23.DATAIN
d_in[13] => breg.DATAIN13
d_in[14] => breg~22.DATAIN
d_in[14] => breg.DATAIN14
d_in[15] => breg~21.DATAIN
d_in[15] => breg.DATAIN15
d_in[16] => breg~20.DATAIN
d_in[16] => breg.DATAIN16
d_in[17] => breg~19.DATAIN
d_in[17] => breg.DATAIN17
d_in[18] => breg~18.DATAIN
d_in[18] => breg.DATAIN18
d_in[19] => breg~17.DATAIN
d_in[19] => breg.DATAIN19
d_in[20] => breg~16.DATAIN
d_in[20] => breg.DATAIN20
d_in[21] => breg~15.DATAIN
d_in[21] => breg.DATAIN21
d_in[22] => breg~14.DATAIN
d_in[22] => breg.DATAIN22
d_in[23] => breg~13.DATAIN
d_in[23] => breg.DATAIN23
d_in[24] => breg~12.DATAIN
d_in[24] => breg.DATAIN24
d_in[25] => breg~11.DATAIN
d_in[25] => breg.DATAIN25
d_in[26] => breg~10.DATAIN
d_in[26] => breg.DATAIN26
d_in[27] => breg~9.DATAIN
d_in[27] => breg.DATAIN27
d_in[28] => breg~8.DATAIN
d_in[28] => breg.DATAIN28
d_in[29] => breg~7.DATAIN
d_in[29] => breg.DATAIN29
d_in[30] => breg~6.DATAIN
d_in[30] => breg.DATAIN30
d_in[31] => breg~5.DATAIN
d_in[31] => breg.DATAIN31
regA[0] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[1] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[2] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[3] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[4] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[5] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[6] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[7] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[8] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[9] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[10] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[11] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[12] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[13] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[14] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[15] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[16] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[17] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[18] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[19] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[20] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[21] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[22] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[23] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[24] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[25] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[26] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[27] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[28] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[29] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[30] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regA[31] <= regA.DB_MAX_OUTPUT_PORT_TYPE
regB[0] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[1] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[2] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[3] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[4] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[5] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[6] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[7] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[8] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[9] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[10] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[11] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[12] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[13] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[14] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[15] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[16] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[17] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[18] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[19] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[20] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[21] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[22] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[23] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[24] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[25] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[26] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[27] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[28] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[29] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[30] <= regB.DB_MAX_OUTPUT_PORT_TYPE
regB[31] <= regB.DB_MAX_OUTPUT_PORT_TYPE


|processador|bregula:bregula|c_ula:c_ula
func[0] => Mux0.IN5
func[0] => Mux1.IN19
func[0] => Mux2.IN19
func[0] => Mux3.IN36
func[1] => Mux0.IN4
func[1] => Mux1.IN18
func[1] => Mux2.IN18
func[1] => Mux3.IN35
func[2] => Mux1.IN17
func[2] => Mux2.IN17
func[2] => Mux3.IN34
func[3] => Mux3.IN33
func[4] => ~NO_FANOUT~
func[5] => Mux1.IN16
func[5] => Mux2.IN16
func[5] => Mux3.IN32
opUla[0] => Equal0.IN1
opUla[0] => Equal1.IN1
opUla[1] => Equal0.IN0
opUla[1] => Equal1.IN0
ctrUla[0] <= a4.DB_MAX_OUTPUT_PORT_TYPE
ctrUla[1] <= a4.DB_MAX_OUTPUT_PORT_TYPE
ctrUla[2] <= a4.DB_MAX_OUTPUT_PORT_TYPE
ctrUla[3] <= a4.DB_MAX_OUTPUT_PORT_TYPE


|processador|bregula:bregula|mux_two_to_one:mux_two_to_one
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
A[8] => X.DATAB
A[9] => X.DATAB
A[10] => X.DATAB
A[11] => X.DATAB
A[12] => X.DATAB
A[13] => X.DATAB
A[14] => X.DATAB
A[15] => X.DATAB
A[16] => X.DATAB
A[17] => X.DATAB
A[18] => X.DATAB
A[19] => X.DATAB
A[20] => X.DATAB
A[21] => X.DATAB
A[22] => X.DATAB
A[23] => X.DATAB
A[24] => X.DATAB
A[25] => X.DATAB
A[26] => X.DATAB
A[27] => X.DATAB
A[28] => X.DATAB
A[29] => X.DATAB
A[30] => X.DATAB
A[31] => X.DATAB
B[0] => X.DATAB
B[1] => X.DATAB
B[2] => X.DATAB
B[3] => X.DATAB
B[4] => X.DATAB
B[5] => X.DATAB
B[6] => X.DATAB
B[7] => X.DATAB
B[8] => X.DATAB
B[9] => X.DATAB
B[10] => X.DATAB
B[11] => X.DATAB
B[12] => X.DATAB
B[13] => X.DATAB
B[14] => X.DATAB
B[15] => X.DATAB
B[16] => X.DATAB
B[17] => X.DATAB
B[18] => X.DATAB
B[19] => X.DATAB
B[20] => X.DATAB
B[21] => X.DATAB
B[22] => X.DATAB
B[23] => X.DATAB
B[24] => X.DATAB
B[25] => X.DATAB
B[26] => X.DATAB
B[27] => X.DATAB
B[28] => X.DATAB
B[29] => X.DATAB
B[30] => X.DATAB
B[31] => X.DATAB
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[16] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[17] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[18] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[19] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[20] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[21] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[22] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[23] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[24] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[25] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[26] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[27] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[28] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[29] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[30] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[31] <= X.DB_MAX_OUTPUT_PORT_TYPE


|processador|fetch:fetch
pc_mais_4[0] => pc:pc.din[0]
pc_mais_4[1] => pc:pc.din[1]
pc_mais_4[2] => pc:pc.din[2]
pc_mais_4[3] => pc:pc.din[3]
pc_mais_4[4] => pc:pc.din[4]
pc_mais_4[5] => pc:pc.din[5]
pc_mais_4[6] => pc:pc.din[6]
pc_mais_4[7] => pc:pc.din[7]
pc_mais_4[8] => pc:pc.din[8]
pc_mais_4[9] => pc:pc.din[9]
pc_mais_4[10] => pc:pc.din[10]
pc_mais_4[11] => pc:pc.din[11]
pc_mais_4[12] => pc:pc.din[12]
pc_mais_4[13] => pc:pc.din[13]
pc_mais_4[14] => pc:pc.din[14]
pc_mais_4[15] => pc:pc.din[15]
pc_mais_4[16] => pc:pc.din[16]
pc_mais_4[17] => pc:pc.din[17]
pc_mais_4[18] => pc:pc.din[18]
pc_mais_4[19] => pc:pc.din[19]
pc_mais_4[20] => pc:pc.din[20]
pc_mais_4[21] => pc:pc.din[21]
pc_mais_4[22] => pc:pc.din[22]
pc_mais_4[23] => pc:pc.din[23]
pc_mais_4[24] => pc:pc.din[24]
pc_mais_4[25] => pc:pc.din[25]
pc_mais_4[26] => pc:pc.din[26]
pc_mais_4[27] => pc:pc.din[27]
pc_mais_4[28] => pc:pc.din[28]
pc_mais_4[29] => pc:pc.din[29]
pc_mais_4[30] => pc:pc.din[30]
pc_mais_4[31] => pc:pc.din[31]
reg_dst => mux_two_to_one_5:mux_two_to_one.sel
clock => pc:pc.clock
clock_mem => memoria_instrucoes:memoria_intrucoes.clock
opcode[0] <= memoria_instrucoes:memoria_intrucoes.q[26]
opcode[1] <= memoria_instrucoes:memoria_intrucoes.q[27]
opcode[2] <= memoria_instrucoes:memoria_intrucoes.q[28]
opcode[3] <= memoria_instrucoes:memoria_intrucoes.q[29]
opcode[4] <= memoria_instrucoes:memoria_intrucoes.q[30]
opcode[5] <= memoria_instrucoes:memoria_intrucoes.q[31]
r1[0] <= memoria_instrucoes:memoria_intrucoes.q[21]
r1[1] <= memoria_instrucoes:memoria_intrucoes.q[22]
r1[2] <= memoria_instrucoes:memoria_intrucoes.q[23]
r1[3] <= memoria_instrucoes:memoria_intrucoes.q[24]
r1[4] <= memoria_instrucoes:memoria_intrucoes.q[25]
r2[0] <= memoria_instrucoes:memoria_intrucoes.q[16]
r2[1] <= memoria_instrucoes:memoria_intrucoes.q[17]
r2[2] <= memoria_instrucoes:memoria_intrucoes.q[18]
r2[3] <= memoria_instrucoes:memoria_intrucoes.q[19]
r2[4] <= memoria_instrucoes:memoria_intrucoes.q[20]
r_out[0] <= mux_two_to_one_5:mux_two_to_one.X[0]
r_out[1] <= mux_two_to_one_5:mux_two_to_one.X[1]
r_out[2] <= mux_two_to_one_5:mux_two_to_one.X[2]
r_out[3] <= mux_two_to_one_5:mux_two_to_one.X[3]
r_out[4] <= mux_two_to_one_5:mux_two_to_one.X[4]
pc_out[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1].DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2].DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3].DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4].DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5].DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6].DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7].DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8].DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9].DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10].DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11].DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12].DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13].DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14].DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15].DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out[16].DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out[17].DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out[18].DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out[19].DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out[20].DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out[21].DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out[22].DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out[23].DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out[24].DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out[25].DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out[26].DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out[27].DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out[28].DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out[29].DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out[30].DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out[31].DB_MAX_OUTPUT_PORT_TYPE
imed_16[0] <= memoria_instrucoes:memoria_intrucoes.q[0]
imed_16[1] <= memoria_instrucoes:memoria_intrucoes.q[1]
imed_16[2] <= memoria_instrucoes:memoria_intrucoes.q[2]
imed_16[3] <= memoria_instrucoes:memoria_intrucoes.q[3]
imed_16[4] <= memoria_instrucoes:memoria_intrucoes.q[4]
imed_16[5] <= memoria_instrucoes:memoria_intrucoes.q[5]
imed_16[6] <= memoria_instrucoes:memoria_intrucoes.q[6]
imed_16[7] <= memoria_instrucoes:memoria_intrucoes.q[7]
imed_16[8] <= memoria_instrucoes:memoria_intrucoes.q[8]
imed_16[9] <= memoria_instrucoes:memoria_intrucoes.q[9]
imed_16[10] <= memoria_instrucoes:memoria_intrucoes.q[10]
imed_16[11] <= memoria_instrucoes:memoria_intrucoes.q[11]
imed_16[12] <= memoria_instrucoes:memoria_intrucoes.q[12]
imed_16[13] <= memoria_instrucoes:memoria_intrucoes.q[13]
imed_16[14] <= memoria_instrucoes:memoria_intrucoes.q[14]
imed_16[15] <= memoria_instrucoes:memoria_intrucoes.q[15]
jump_out[0] <= memoria_instrucoes:memoria_intrucoes.q[0]
jump_out[1] <= memoria_instrucoes:memoria_intrucoes.q[1]
jump_out[2] <= memoria_instrucoes:memoria_intrucoes.q[2]
jump_out[3] <= memoria_instrucoes:memoria_intrucoes.q[3]
jump_out[4] <= memoria_instrucoes:memoria_intrucoes.q[4]
jump_out[5] <= memoria_instrucoes:memoria_intrucoes.q[5]
jump_out[6] <= memoria_instrucoes:memoria_intrucoes.q[6]
jump_out[7] <= memoria_instrucoes:memoria_intrucoes.q[7]
jump_out[8] <= memoria_instrucoes:memoria_intrucoes.q[8]
jump_out[9] <= memoria_instrucoes:memoria_intrucoes.q[9]
jump_out[10] <= memoria_instrucoes:memoria_intrucoes.q[10]
jump_out[11] <= memoria_instrucoes:memoria_intrucoes.q[11]
jump_out[12] <= memoria_instrucoes:memoria_intrucoes.q[12]
jump_out[13] <= memoria_instrucoes:memoria_intrucoes.q[13]
jump_out[14] <= memoria_instrucoes:memoria_intrucoes.q[14]
jump_out[15] <= memoria_instrucoes:memoria_intrucoes.q[15]
jump_out[16] <= memoria_instrucoes:memoria_intrucoes.q[16]
jump_out[17] <= memoria_instrucoes:memoria_intrucoes.q[17]
jump_out[18] <= memoria_instrucoes:memoria_intrucoes.q[18]
jump_out[19] <= memoria_instrucoes:memoria_intrucoes.q[19]
jump_out[20] <= memoria_instrucoes:memoria_intrucoes.q[20]
jump_out[21] <= memoria_instrucoes:memoria_intrucoes.q[21]
jump_out[22] <= memoria_instrucoes:memoria_intrucoes.q[22]
jump_out[23] <= memoria_instrucoes:memoria_intrucoes.q[23]
jump_out[24] <= memoria_instrucoes:memoria_intrucoes.q[24]
jump_out[25] <= memoria_instrucoes:memoria_intrucoes.q[25]


|processador|fetch:fetch|pc:pc
din[0] => dout[0]~reg0.DATAIN
din[1] => dout[1]~reg0.DATAIN
din[2] => dout[2]~reg0.DATAIN
din[3] => dout[3]~reg0.DATAIN
din[4] => dout[4]~reg0.DATAIN
din[5] => dout[5]~reg0.DATAIN
din[6] => dout[6]~reg0.DATAIN
din[7] => dout[7]~reg0.DATAIN
din[8] => dout[8]~reg0.DATAIN
din[9] => dout[9]~reg0.DATAIN
din[10] => dout[10]~reg0.DATAIN
din[11] => dout[11]~reg0.DATAIN
din[12] => dout[12]~reg0.DATAIN
din[13] => dout[13]~reg0.DATAIN
din[14] => dout[14]~reg0.DATAIN
din[15] => dout[15]~reg0.DATAIN
din[16] => dout[16]~reg0.DATAIN
din[17] => dout[17]~reg0.DATAIN
din[18] => dout[18]~reg0.DATAIN
din[19] => dout[19]~reg0.DATAIN
din[20] => dout[20]~reg0.DATAIN
din[21] => dout[21]~reg0.DATAIN
din[22] => dout[22]~reg0.DATAIN
din[23] => dout[23]~reg0.DATAIN
din[24] => dout[24]~reg0.DATAIN
din[25] => dout[25]~reg0.DATAIN
din[26] => dout[26]~reg0.DATAIN
din[27] => dout[27]~reg0.DATAIN
din[28] => dout[28]~reg0.DATAIN
din[29] => dout[29]~reg0.DATAIN
din[30] => dout[30]~reg0.DATAIN
din[31] => dout[31]~reg0.DATAIN
clock => dout[0]~reg0.CLK
clock => dout[1]~reg0.CLK
clock => dout[2]~reg0.CLK
clock => dout[3]~reg0.CLK
clock => dout[4]~reg0.CLK
clock => dout[5]~reg0.CLK
clock => dout[6]~reg0.CLK
clock => dout[7]~reg0.CLK
clock => dout[8]~reg0.CLK
clock => dout[9]~reg0.CLK
clock => dout[10]~reg0.CLK
clock => dout[11]~reg0.CLK
clock => dout[12]~reg0.CLK
clock => dout[13]~reg0.CLK
clock => dout[14]~reg0.CLK
clock => dout[15]~reg0.CLK
clock => dout[16]~reg0.CLK
clock => dout[17]~reg0.CLK
clock => dout[18]~reg0.CLK
clock => dout[19]~reg0.CLK
clock => dout[20]~reg0.CLK
clock => dout[21]~reg0.CLK
clock => dout[22]~reg0.CLK
clock => dout[23]~reg0.CLK
clock => dout[24]~reg0.CLK
clock => dout[25]~reg0.CLK
clock => dout[26]~reg0.CLK
clock => dout[27]~reg0.CLK
clock => dout[28]~reg0.CLK
clock => dout[29]~reg0.CLK
clock => dout[30]~reg0.CLK
clock => dout[31]~reg0.CLK
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[16] <= dout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[17] <= dout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[18] <= dout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[19] <= dout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[20] <= dout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[21] <= dout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[22] <= dout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[23] <= dout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[24] <= dout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[25] <= dout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[26] <= dout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[27] <= dout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[28] <= dout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[29] <= dout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[30] <= dout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[31] <= dout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|processador|fetch:fetch|memoria_instrucoes:memoria_intrucoes
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|processador|fetch:fetch|memoria_instrucoes:memoria_intrucoes|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7a81:auto_generated.address_a[0]
address_a[1] => altsyncram_7a81:auto_generated.address_a[1]
address_a[2] => altsyncram_7a81:auto_generated.address_a[2]
address_a[3] => altsyncram_7a81:auto_generated.address_a[3]
address_a[4] => altsyncram_7a81:auto_generated.address_a[4]
address_a[5] => altsyncram_7a81:auto_generated.address_a[5]
address_a[6] => altsyncram_7a81:auto_generated.address_a[6]
address_a[7] => altsyncram_7a81:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7a81:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7a81:auto_generated.q_a[0]
q_a[1] <= altsyncram_7a81:auto_generated.q_a[1]
q_a[2] <= altsyncram_7a81:auto_generated.q_a[2]
q_a[3] <= altsyncram_7a81:auto_generated.q_a[3]
q_a[4] <= altsyncram_7a81:auto_generated.q_a[4]
q_a[5] <= altsyncram_7a81:auto_generated.q_a[5]
q_a[6] <= altsyncram_7a81:auto_generated.q_a[6]
q_a[7] <= altsyncram_7a81:auto_generated.q_a[7]
q_a[8] <= altsyncram_7a81:auto_generated.q_a[8]
q_a[9] <= altsyncram_7a81:auto_generated.q_a[9]
q_a[10] <= altsyncram_7a81:auto_generated.q_a[10]
q_a[11] <= altsyncram_7a81:auto_generated.q_a[11]
q_a[12] <= altsyncram_7a81:auto_generated.q_a[12]
q_a[13] <= altsyncram_7a81:auto_generated.q_a[13]
q_a[14] <= altsyncram_7a81:auto_generated.q_a[14]
q_a[15] <= altsyncram_7a81:auto_generated.q_a[15]
q_a[16] <= altsyncram_7a81:auto_generated.q_a[16]
q_a[17] <= altsyncram_7a81:auto_generated.q_a[17]
q_a[18] <= altsyncram_7a81:auto_generated.q_a[18]
q_a[19] <= altsyncram_7a81:auto_generated.q_a[19]
q_a[20] <= altsyncram_7a81:auto_generated.q_a[20]
q_a[21] <= altsyncram_7a81:auto_generated.q_a[21]
q_a[22] <= altsyncram_7a81:auto_generated.q_a[22]
q_a[23] <= altsyncram_7a81:auto_generated.q_a[23]
q_a[24] <= altsyncram_7a81:auto_generated.q_a[24]
q_a[25] <= altsyncram_7a81:auto_generated.q_a[25]
q_a[26] <= altsyncram_7a81:auto_generated.q_a[26]
q_a[27] <= altsyncram_7a81:auto_generated.q_a[27]
q_a[28] <= altsyncram_7a81:auto_generated.q_a[28]
q_a[29] <= altsyncram_7a81:auto_generated.q_a[29]
q_a[30] <= altsyncram_7a81:auto_generated.q_a[30]
q_a[31] <= altsyncram_7a81:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processador|fetch:fetch|memoria_instrucoes:memoria_intrucoes|altsyncram:altsyncram_component|altsyncram_7a81:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|processador|fetch:fetch|mux_two_to_one_5:mux_two_to_one
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
B[0] => X.DATAB
B[1] => X.DATAB
B[2] => X.DATAB
B[3] => X.DATAB
B[4] => X.DATAB
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE


|processador|mem_final:mem_final
address_in[0] => ~NO_FANOUT~
address_in[1] => ~NO_FANOUT~
address_in[2] => memoria_dados:memoria_dados.address[0]
address_in[3] => memoria_dados:memoria_dados.address[1]
address_in[4] => memoria_dados:memoria_dados.address[2]
address_in[5] => memoria_dados:memoria_dados.address[3]
address_in[6] => memoria_dados:memoria_dados.address[4]
address_in[7] => memoria_dados:memoria_dados.address[5]
address_in[8] => memoria_dados:memoria_dados.address[6]
address_in[9] => memoria_dados:memoria_dados.address[7]
address_in[10] => ~NO_FANOUT~
address_in[11] => ~NO_FANOUT~
address_in[12] => ~NO_FANOUT~
address_in[13] => ~NO_FANOUT~
address_in[14] => ~NO_FANOUT~
address_in[15] => ~NO_FANOUT~
address_in[16] => ~NO_FANOUT~
address_in[17] => ~NO_FANOUT~
address_in[18] => ~NO_FANOUT~
address_in[19] => ~NO_FANOUT~
address_in[20] => ~NO_FANOUT~
address_in[21] => ~NO_FANOUT~
address_in[22] => ~NO_FANOUT~
address_in[23] => ~NO_FANOUT~
address_in[24] => ~NO_FANOUT~
address_in[25] => ~NO_FANOUT~
address_in[26] => ~NO_FANOUT~
address_in[27] => ~NO_FANOUT~
address_in[28] => ~NO_FANOUT~
address_in[29] => ~NO_FANOUT~
address_in[30] => ~NO_FANOUT~
address_in[31] => ~NO_FANOUT~
data_to_mux[0] => mux_two_to_one:mux_two_to_one.B[0]
data_to_mux[1] => mux_two_to_one:mux_two_to_one.B[1]
data_to_mux[2] => mux_two_to_one:mux_two_to_one.B[2]
data_to_mux[3] => mux_two_to_one:mux_two_to_one.B[3]
data_to_mux[4] => mux_two_to_one:mux_two_to_one.B[4]
data_to_mux[5] => mux_two_to_one:mux_two_to_one.B[5]
data_to_mux[6] => mux_two_to_one:mux_two_to_one.B[6]
data_to_mux[7] => mux_two_to_one:mux_two_to_one.B[7]
data_to_mux[8] => mux_two_to_one:mux_two_to_one.B[8]
data_to_mux[9] => mux_two_to_one:mux_two_to_one.B[9]
data_to_mux[10] => mux_two_to_one:mux_two_to_one.B[10]
data_to_mux[11] => mux_two_to_one:mux_two_to_one.B[11]
data_to_mux[12] => mux_two_to_one:mux_two_to_one.B[12]
data_to_mux[13] => mux_two_to_one:mux_two_to_one.B[13]
data_to_mux[14] => mux_two_to_one:mux_two_to_one.B[14]
data_to_mux[15] => mux_two_to_one:mux_two_to_one.B[15]
data_to_mux[16] => mux_two_to_one:mux_two_to_one.B[16]
data_to_mux[17] => mux_two_to_one:mux_two_to_one.B[17]
data_to_mux[18] => mux_two_to_one:mux_two_to_one.B[18]
data_to_mux[19] => mux_two_to_one:mux_two_to_one.B[19]
data_to_mux[20] => mux_two_to_one:mux_two_to_one.B[20]
data_to_mux[21] => mux_two_to_one:mux_two_to_one.B[21]
data_to_mux[22] => mux_two_to_one:mux_two_to_one.B[22]
data_to_mux[23] => mux_two_to_one:mux_two_to_one.B[23]
data_to_mux[24] => mux_two_to_one:mux_two_to_one.B[24]
data_to_mux[25] => mux_two_to_one:mux_two_to_one.B[25]
data_to_mux[26] => mux_two_to_one:mux_two_to_one.B[26]
data_to_mux[27] => mux_two_to_one:mux_two_to_one.B[27]
data_to_mux[28] => mux_two_to_one:mux_two_to_one.B[28]
data_to_mux[29] => mux_two_to_one:mux_two_to_one.B[29]
data_to_mux[30] => mux_two_to_one:mux_two_to_one.B[30]
data_to_mux[31] => mux_two_to_one:mux_two_to_one.B[31]
mem_data_write[0] => memoria_dados:memoria_dados.data[0]
mem_data_write[1] => memoria_dados:memoria_dados.data[1]
mem_data_write[2] => memoria_dados:memoria_dados.data[2]
mem_data_write[3] => memoria_dados:memoria_dados.data[3]
mem_data_write[4] => memoria_dados:memoria_dados.data[4]
mem_data_write[5] => memoria_dados:memoria_dados.data[5]
mem_data_write[6] => memoria_dados:memoria_dados.data[6]
mem_data_write[7] => memoria_dados:memoria_dados.data[7]
mem_data_write[8] => memoria_dados:memoria_dados.data[8]
mem_data_write[9] => memoria_dados:memoria_dados.data[9]
mem_data_write[10] => memoria_dados:memoria_dados.data[10]
mem_data_write[11] => memoria_dados:memoria_dados.data[11]
mem_data_write[12] => memoria_dados:memoria_dados.data[12]
mem_data_write[13] => memoria_dados:memoria_dados.data[13]
mem_data_write[14] => memoria_dados:memoria_dados.data[14]
mem_data_write[15] => memoria_dados:memoria_dados.data[15]
mem_data_write[16] => memoria_dados:memoria_dados.data[16]
mem_data_write[17] => memoria_dados:memoria_dados.data[17]
mem_data_write[18] => memoria_dados:memoria_dados.data[18]
mem_data_write[19] => memoria_dados:memoria_dados.data[19]
mem_data_write[20] => memoria_dados:memoria_dados.data[20]
mem_data_write[21] => memoria_dados:memoria_dados.data[21]
mem_data_write[22] => memoria_dados:memoria_dados.data[22]
mem_data_write[23] => memoria_dados:memoria_dados.data[23]
mem_data_write[24] => memoria_dados:memoria_dados.data[24]
mem_data_write[25] => memoria_dados:memoria_dados.data[25]
mem_data_write[26] => memoria_dados:memoria_dados.data[26]
mem_data_write[27] => memoria_dados:memoria_dados.data[27]
mem_data_write[28] => memoria_dados:memoria_dados.data[28]
mem_data_write[29] => memoria_dados:memoria_dados.data[29]
mem_data_write[30] => memoria_dados:memoria_dados.data[30]
mem_data_write[31] => memoria_dados:memoria_dados.data[31]
escreve_mem => memoria_dados:memoria_dados.wren
le_mem => ~NO_FANOUT~
mem_para_reg => mux_two_to_one:mux_two_to_one.sel
clock_mem => memoria_dados:memoria_dados.clock
data_wb[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
data_wb[1] <= data_wb[1].DB_MAX_OUTPUT_PORT_TYPE
data_wb[2] <= data_wb[2].DB_MAX_OUTPUT_PORT_TYPE
data_wb[3] <= data_wb[3].DB_MAX_OUTPUT_PORT_TYPE
data_wb[4] <= data_wb[4].DB_MAX_OUTPUT_PORT_TYPE
data_wb[5] <= data_wb[5].DB_MAX_OUTPUT_PORT_TYPE
data_wb[6] <= data_wb[6].DB_MAX_OUTPUT_PORT_TYPE
data_wb[7] <= data_wb[7].DB_MAX_OUTPUT_PORT_TYPE
data_wb[8] <= data_wb[8].DB_MAX_OUTPUT_PORT_TYPE
data_wb[9] <= data_wb[9].DB_MAX_OUTPUT_PORT_TYPE
data_wb[10] <= data_wb[10].DB_MAX_OUTPUT_PORT_TYPE
data_wb[11] <= data_wb[11].DB_MAX_OUTPUT_PORT_TYPE
data_wb[12] <= data_wb[12].DB_MAX_OUTPUT_PORT_TYPE
data_wb[13] <= data_wb[13].DB_MAX_OUTPUT_PORT_TYPE
data_wb[14] <= data_wb[14].DB_MAX_OUTPUT_PORT_TYPE
data_wb[15] <= data_wb[15].DB_MAX_OUTPUT_PORT_TYPE
data_wb[16] <= data_wb[16].DB_MAX_OUTPUT_PORT_TYPE
data_wb[17] <= data_wb[17].DB_MAX_OUTPUT_PORT_TYPE
data_wb[18] <= data_wb[18].DB_MAX_OUTPUT_PORT_TYPE
data_wb[19] <= data_wb[19].DB_MAX_OUTPUT_PORT_TYPE
data_wb[20] <= data_wb[20].DB_MAX_OUTPUT_PORT_TYPE
data_wb[21] <= data_wb[21].DB_MAX_OUTPUT_PORT_TYPE
data_wb[22] <= data_wb[22].DB_MAX_OUTPUT_PORT_TYPE
data_wb[23] <= data_wb[23].DB_MAX_OUTPUT_PORT_TYPE
data_wb[24] <= data_wb[24].DB_MAX_OUTPUT_PORT_TYPE
data_wb[25] <= data_wb[25].DB_MAX_OUTPUT_PORT_TYPE
data_wb[26] <= data_wb[26].DB_MAX_OUTPUT_PORT_TYPE
data_wb[27] <= data_wb[27].DB_MAX_OUTPUT_PORT_TYPE
data_wb[28] <= data_wb[28].DB_MAX_OUTPUT_PORT_TYPE
data_wb[29] <= data_wb[29].DB_MAX_OUTPUT_PORT_TYPE
data_wb[30] <= data_wb[30].DB_MAX_OUTPUT_PORT_TYPE
data_wb[31] <= data_wb[31].DB_MAX_OUTPUT_PORT_TYPE


|processador|mem_final:mem_final|memoria_dados:memoria_dados
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|processador|mem_final:mem_final|memoria_dados:memoria_dados|altsyncram:altsyncram_component
wren_a => altsyncram_tsa1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_tsa1:auto_generated.data_a[0]
data_a[1] => altsyncram_tsa1:auto_generated.data_a[1]
data_a[2] => altsyncram_tsa1:auto_generated.data_a[2]
data_a[3] => altsyncram_tsa1:auto_generated.data_a[3]
data_a[4] => altsyncram_tsa1:auto_generated.data_a[4]
data_a[5] => altsyncram_tsa1:auto_generated.data_a[5]
data_a[6] => altsyncram_tsa1:auto_generated.data_a[6]
data_a[7] => altsyncram_tsa1:auto_generated.data_a[7]
data_a[8] => altsyncram_tsa1:auto_generated.data_a[8]
data_a[9] => altsyncram_tsa1:auto_generated.data_a[9]
data_a[10] => altsyncram_tsa1:auto_generated.data_a[10]
data_a[11] => altsyncram_tsa1:auto_generated.data_a[11]
data_a[12] => altsyncram_tsa1:auto_generated.data_a[12]
data_a[13] => altsyncram_tsa1:auto_generated.data_a[13]
data_a[14] => altsyncram_tsa1:auto_generated.data_a[14]
data_a[15] => altsyncram_tsa1:auto_generated.data_a[15]
data_a[16] => altsyncram_tsa1:auto_generated.data_a[16]
data_a[17] => altsyncram_tsa1:auto_generated.data_a[17]
data_a[18] => altsyncram_tsa1:auto_generated.data_a[18]
data_a[19] => altsyncram_tsa1:auto_generated.data_a[19]
data_a[20] => altsyncram_tsa1:auto_generated.data_a[20]
data_a[21] => altsyncram_tsa1:auto_generated.data_a[21]
data_a[22] => altsyncram_tsa1:auto_generated.data_a[22]
data_a[23] => altsyncram_tsa1:auto_generated.data_a[23]
data_a[24] => altsyncram_tsa1:auto_generated.data_a[24]
data_a[25] => altsyncram_tsa1:auto_generated.data_a[25]
data_a[26] => altsyncram_tsa1:auto_generated.data_a[26]
data_a[27] => altsyncram_tsa1:auto_generated.data_a[27]
data_a[28] => altsyncram_tsa1:auto_generated.data_a[28]
data_a[29] => altsyncram_tsa1:auto_generated.data_a[29]
data_a[30] => altsyncram_tsa1:auto_generated.data_a[30]
data_a[31] => altsyncram_tsa1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_tsa1:auto_generated.address_a[0]
address_a[1] => altsyncram_tsa1:auto_generated.address_a[1]
address_a[2] => altsyncram_tsa1:auto_generated.address_a[2]
address_a[3] => altsyncram_tsa1:auto_generated.address_a[3]
address_a[4] => altsyncram_tsa1:auto_generated.address_a[4]
address_a[5] => altsyncram_tsa1:auto_generated.address_a[5]
address_a[6] => altsyncram_tsa1:auto_generated.address_a[6]
address_a[7] => altsyncram_tsa1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_tsa1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_tsa1:auto_generated.q_a[0]
q_a[1] <= altsyncram_tsa1:auto_generated.q_a[1]
q_a[2] <= altsyncram_tsa1:auto_generated.q_a[2]
q_a[3] <= altsyncram_tsa1:auto_generated.q_a[3]
q_a[4] <= altsyncram_tsa1:auto_generated.q_a[4]
q_a[5] <= altsyncram_tsa1:auto_generated.q_a[5]
q_a[6] <= altsyncram_tsa1:auto_generated.q_a[6]
q_a[7] <= altsyncram_tsa1:auto_generated.q_a[7]
q_a[8] <= altsyncram_tsa1:auto_generated.q_a[8]
q_a[9] <= altsyncram_tsa1:auto_generated.q_a[9]
q_a[10] <= altsyncram_tsa1:auto_generated.q_a[10]
q_a[11] <= altsyncram_tsa1:auto_generated.q_a[11]
q_a[12] <= altsyncram_tsa1:auto_generated.q_a[12]
q_a[13] <= altsyncram_tsa1:auto_generated.q_a[13]
q_a[14] <= altsyncram_tsa1:auto_generated.q_a[14]
q_a[15] <= altsyncram_tsa1:auto_generated.q_a[15]
q_a[16] <= altsyncram_tsa1:auto_generated.q_a[16]
q_a[17] <= altsyncram_tsa1:auto_generated.q_a[17]
q_a[18] <= altsyncram_tsa1:auto_generated.q_a[18]
q_a[19] <= altsyncram_tsa1:auto_generated.q_a[19]
q_a[20] <= altsyncram_tsa1:auto_generated.q_a[20]
q_a[21] <= altsyncram_tsa1:auto_generated.q_a[21]
q_a[22] <= altsyncram_tsa1:auto_generated.q_a[22]
q_a[23] <= altsyncram_tsa1:auto_generated.q_a[23]
q_a[24] <= altsyncram_tsa1:auto_generated.q_a[24]
q_a[25] <= altsyncram_tsa1:auto_generated.q_a[25]
q_a[26] <= altsyncram_tsa1:auto_generated.q_a[26]
q_a[27] <= altsyncram_tsa1:auto_generated.q_a[27]
q_a[28] <= altsyncram_tsa1:auto_generated.q_a[28]
q_a[29] <= altsyncram_tsa1:auto_generated.q_a[29]
q_a[30] <= altsyncram_tsa1:auto_generated.q_a[30]
q_a[31] <= altsyncram_tsa1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|processador|mem_final:mem_final|memoria_dados:memoria_dados|altsyncram:altsyncram_component|altsyncram_tsa1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|processador|mem_final:mem_final|mux_two_to_one:mux_two_to_one
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
A[8] => X.DATAB
A[9] => X.DATAB
A[10] => X.DATAB
A[11] => X.DATAB
A[12] => X.DATAB
A[13] => X.DATAB
A[14] => X.DATAB
A[15] => X.DATAB
A[16] => X.DATAB
A[17] => X.DATAB
A[18] => X.DATAB
A[19] => X.DATAB
A[20] => X.DATAB
A[21] => X.DATAB
A[22] => X.DATAB
A[23] => X.DATAB
A[24] => X.DATAB
A[25] => X.DATAB
A[26] => X.DATAB
A[27] => X.DATAB
A[28] => X.DATAB
A[29] => X.DATAB
A[30] => X.DATAB
A[31] => X.DATAB
B[0] => X.DATAB
B[1] => X.DATAB
B[2] => X.DATAB
B[3] => X.DATAB
B[4] => X.DATAB
B[5] => X.DATAB
B[6] => X.DATAB
B[7] => X.DATAB
B[8] => X.DATAB
B[9] => X.DATAB
B[10] => X.DATAB
B[11] => X.DATAB
B[12] => X.DATAB
B[13] => X.DATAB
B[14] => X.DATAB
B[15] => X.DATAB
B[16] => X.DATAB
B[17] => X.DATAB
B[18] => X.DATAB
B[19] => X.DATAB
B[20] => X.DATAB
B[21] => X.DATAB
B[22] => X.DATAB
B[23] => X.DATAB
B[24] => X.DATAB
B[25] => X.DATAB
B[26] => X.DATAB
B[27] => X.DATAB
B[28] => X.DATAB
B[29] => X.DATAB
B[30] => X.DATAB
B[31] => X.DATAB
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[16] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[17] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[18] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[19] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[20] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[21] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[22] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[23] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[24] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[25] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[26] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[27] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[28] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[29] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[30] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[31] <= X.DB_MAX_OUTPUT_PORT_TYPE


|processador|controle:controle
op[0] => Mux0.IN69
op[0] => Mux1.IN69
op[0] => Mux2.IN69
op[0] => Mux3.IN69
op[0] => Mux4.IN69
op[0] => Mux5.IN69
op[0] => Mux6.IN69
op[0] => Mux7.IN69
op[1] => Mux0.IN68
op[1] => Mux1.IN68
op[1] => Mux2.IN68
op[1] => Mux3.IN68
op[1] => Mux4.IN68
op[1] => Mux5.IN68
op[1] => Mux6.IN68
op[1] => Mux7.IN68
op[2] => Mux0.IN67
op[2] => Mux1.IN67
op[2] => Mux2.IN67
op[2] => Mux3.IN67
op[2] => Mux4.IN67
op[2] => Mux5.IN67
op[2] => Mux6.IN67
op[2] => Mux7.IN67
op[3] => Mux0.IN66
op[3] => Mux1.IN66
op[3] => Mux2.IN66
op[3] => Mux3.IN66
op[3] => Mux4.IN66
op[3] => Mux5.IN66
op[3] => Mux6.IN66
op[3] => Mux7.IN66
op[4] => Mux0.IN65
op[4] => Mux1.IN65
op[4] => Mux2.IN65
op[4] => Mux3.IN65
op[4] => Mux4.IN65
op[4] => Mux5.IN65
op[4] => Mux6.IN65
op[4] => Mux7.IN65
op[5] => Mux0.IN64
op[5] => Mux1.IN64
op[5] => Mux2.IN64
op[5] => Mux3.IN64
op[5] => Mux4.IN64
op[5] => Mux5.IN64
op[5] => Mux6.IN64
op[5] => Mux7.IN64
op_ula[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
op_ula[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
reg_dst <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
orig_alu <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
mem_para_reg <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
escreve_reg <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
le_mem <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
escreve_mem <= <GND>
branch <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
jump <= comb.DB_MAX_OUTPUT_PORT_TYPE


|processador|somador:somador_pc
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|processador|somador:somador_beq
a[0] => Add0.IN32
a[1] => Add0.IN31
a[2] => Add0.IN30
a[3] => Add0.IN29
a[4] => Add0.IN28
a[5] => Add0.IN27
a[6] => Add0.IN26
a[7] => Add0.IN25
a[8] => Add0.IN24
a[9] => Add0.IN23
a[10] => Add0.IN22
a[11] => Add0.IN21
a[12] => Add0.IN20
a[13] => Add0.IN19
a[14] => Add0.IN18
a[15] => Add0.IN17
a[16] => Add0.IN16
a[17] => Add0.IN15
a[18] => Add0.IN14
a[19] => Add0.IN13
a[20] => Add0.IN12
a[21] => Add0.IN11
a[22] => Add0.IN10
a[23] => Add0.IN9
a[24] => Add0.IN8
a[25] => Add0.IN7
a[26] => Add0.IN6
a[27] => Add0.IN5
a[28] => Add0.IN4
a[29] => Add0.IN3
a[30] => Add0.IN2
a[31] => Add0.IN1
b[0] => Add0.IN64
b[1] => Add0.IN63
b[2] => Add0.IN62
b[3] => Add0.IN61
b[4] => Add0.IN60
b[5] => Add0.IN59
b[6] => Add0.IN58
b[7] => Add0.IN57
b[8] => Add0.IN56
b[9] => Add0.IN55
b[10] => Add0.IN54
b[11] => Add0.IN53
b[12] => Add0.IN52
b[13] => Add0.IN51
b[14] => Add0.IN50
b[15] => Add0.IN49
b[16] => Add0.IN48
b[17] => Add0.IN47
b[18] => Add0.IN46
b[19] => Add0.IN45
b[20] => Add0.IN44
b[21] => Add0.IN43
b[22] => Add0.IN42
b[23] => Add0.IN41
b[24] => Add0.IN40
b[25] => Add0.IN39
b[26] => Add0.IN38
b[27] => Add0.IN37
b[28] => Add0.IN36
b[29] => Add0.IN35
b[30] => Add0.IN34
b[31] => Add0.IN33
result[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|processador|mux_two_to_one:mux_two_to_one_firts
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
A[8] => X.DATAB
A[9] => X.DATAB
A[10] => X.DATAB
A[11] => X.DATAB
A[12] => X.DATAB
A[13] => X.DATAB
A[14] => X.DATAB
A[15] => X.DATAB
A[16] => X.DATAB
A[17] => X.DATAB
A[18] => X.DATAB
A[19] => X.DATAB
A[20] => X.DATAB
A[21] => X.DATAB
A[22] => X.DATAB
A[23] => X.DATAB
A[24] => X.DATAB
A[25] => X.DATAB
A[26] => X.DATAB
A[27] => X.DATAB
A[28] => X.DATAB
A[29] => X.DATAB
A[30] => X.DATAB
A[31] => X.DATAB
B[0] => X.DATAB
B[1] => X.DATAB
B[2] => X.DATAB
B[3] => X.DATAB
B[4] => X.DATAB
B[5] => X.DATAB
B[6] => X.DATAB
B[7] => X.DATAB
B[8] => X.DATAB
B[9] => X.DATAB
B[10] => X.DATAB
B[11] => X.DATAB
B[12] => X.DATAB
B[13] => X.DATAB
B[14] => X.DATAB
B[15] => X.DATAB
B[16] => X.DATAB
B[17] => X.DATAB
B[18] => X.DATAB
B[19] => X.DATAB
B[20] => X.DATAB
B[21] => X.DATAB
B[22] => X.DATAB
B[23] => X.DATAB
B[24] => X.DATAB
B[25] => X.DATAB
B[26] => X.DATAB
B[27] => X.DATAB
B[28] => X.DATAB
B[29] => X.DATAB
B[30] => X.DATAB
B[31] => X.DATAB
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[16] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[17] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[18] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[19] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[20] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[21] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[22] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[23] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[24] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[25] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[26] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[27] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[28] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[29] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[30] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[31] <= X.DB_MAX_OUTPUT_PORT_TYPE


|processador|mux_two_to_one:mux_two_to_one_second
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
sel => X.OUTPUTSELECT
A[0] => X.DATAB
A[1] => X.DATAB
A[2] => X.DATAB
A[3] => X.DATAB
A[4] => X.DATAB
A[5] => X.DATAB
A[6] => X.DATAB
A[7] => X.DATAB
A[8] => X.DATAB
A[9] => X.DATAB
A[10] => X.DATAB
A[11] => X.DATAB
A[12] => X.DATAB
A[13] => X.DATAB
A[14] => X.DATAB
A[15] => X.DATAB
A[16] => X.DATAB
A[17] => X.DATAB
A[18] => X.DATAB
A[19] => X.DATAB
A[20] => X.DATAB
A[21] => X.DATAB
A[22] => X.DATAB
A[23] => X.DATAB
A[24] => X.DATAB
A[25] => X.DATAB
A[26] => X.DATAB
A[27] => X.DATAB
A[28] => X.DATAB
A[29] => X.DATAB
A[30] => X.DATAB
A[31] => X.DATAB
B[0] => X.DATAB
B[1] => X.DATAB
B[2] => X.DATAB
B[3] => X.DATAB
B[4] => X.DATAB
B[5] => X.DATAB
B[6] => X.DATAB
B[7] => X.DATAB
B[8] => X.DATAB
B[9] => X.DATAB
B[10] => X.DATAB
B[11] => X.DATAB
B[12] => X.DATAB
B[13] => X.DATAB
B[14] => X.DATAB
B[15] => X.DATAB
B[16] => X.DATAB
B[17] => X.DATAB
B[18] => X.DATAB
B[19] => X.DATAB
B[20] => X.DATAB
B[21] => X.DATAB
B[22] => X.DATAB
B[23] => X.DATAB
B[24] => X.DATAB
B[25] => X.DATAB
B[26] => X.DATAB
B[27] => X.DATAB
B[28] => X.DATAB
B[29] => X.DATAB
B[30] => X.DATAB
B[31] => X.DATAB
X[0] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[1] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[2] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[3] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[4] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[5] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[6] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[7] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[8] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[9] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[10] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[11] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[12] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[13] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[14] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[15] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[16] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[17] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[18] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[19] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[20] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[21] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[22] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[23] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[24] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[25] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[26] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[27] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[28] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[29] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[30] <= X.DB_MAX_OUTPUT_PORT_TYPE
X[31] <= X.DB_MAX_OUTPUT_PORT_TYPE


