/*
 * STM32F401xx.h
 *
 *  Created on: Jan 17, 2026
 *      Author: user
 */

#ifndef STM32F401XX_H_
#define STM32F401XX_H_


//Memory base address
#define FLASH_BASEADDR                  0x08000000U
#define ROM_BASEADDR                    0x1FFF0000U
#define SRAM1_BASEADDR                  0x20000000U

//Peripheral based bus address

#define APB1_BUSBASEADDR                0x40000000U
#define APB2_BUSBASEADDR                0x40010000U
#define AHB1_BUSBASEADDR                0x40020000U
#define AHB2_BUSBASEADDR                0x50000000U

//Peripheral in AHB1 bus
#define GPIOA_PBASEADDR                (AHB1_BUSBASEADDR + 0X0000)
#define GPIOB_PBASEADDR                (AHB1_BUSBASEADDR + 0X0400)
#define GPIOC_PBASEADDR                (AHB1_BUSBASEADDR + 0X0800)
#define GPIOD_PBASEADDR                (AHB1_BUSBASEADDR + 0X0C00)
#define GPIOE_PBASEADDR                (AHB1_BUSBASEADDR + 0X1000)

#define CRC_PBASEADDR                  (AHB1_BUSBASEADDR + 0X3000)
#define RCC_PBASEADDR                  (AHB1_BUSBASEADDR + 0X3800)
#define FLASH_INTF_REG_PBASEADDR       (AHB1_BUSBASEADDR + 0X3800)
#define DMA1_PBASEADDR                 (AHB1_BUSBASEADDR + 0X6000)
#define DM2_PBASEADDR                  (AHB1_BUSBASEADDR + 0X6400)

//Peripheral in AHB2 bus
#define USB_OTG_FS_PBASEADDR             AHB2_BUSBASEADDR

//peripheral in APB1 BUS
#define TIM2_PBASEADDR                 (APB1_BUSBASEADDR + 0X0000)
#define TIM3_PBASEADDR                 (APB1_BUSBASEADDR + 0X0400)
#define TIM4_PBASEADDR                 (APB1_BUSBASEADDR + 0X0800)
#define TIM5_PBASEADDR                 (APB1_BUSBASEADDR + 0X0C00)
#define RTC_BKP_REG_PBASEADDR          (APB1_BUSBASEADDR + 0X2800)
#define WWDG_PBASEADDR                 (APB1_BUSBASEADDR + 0X2C00)
#define IWDG_PBASEADDR                 (APB1_BUSBASEADDR + 0X3000)
#define I2S2ext_PBASEADDR              (APB1_BUSBASEADDR + 0X3400)
#define SPI2_I2S2_PBASEADDR            (APB1_BUSBASEADDR + 0X3800)
#define SPI3_I2S2_PBASEADDR            (APB1_BUSBASEADDR + 0X3C00)
#define I2S3ext_PBASEADDR              (APB1_BUSBASEADDR + 0X4000)
#define UART2_PBASEADDR                (APB1_BUSBASEADDR + 0X4400)
#define I2C1_PBASEADDR                 (APB1_BUSBASEADDR + 0X5400)
#define I2C2_PBASEADDR                 (APB1_BUSBASEADDR + 0X5800)
#define I2C3_PBASEADDR                 (APB1_BUSBASEADDR + 0X5C00)

 //Peripheral in APB2 Bus
#define TIM1_PBASEADDR                 (APB2_BUSBASEADDR + 0X0000)
#define TIM1_PBASEADDR                 (APB2_BUSBASEADDR + 0X0000)
#define TIM1_PBASEADDR                 (APB2_BUSBASEADDR + 0X0000)
#define TIM1_PBASEADDR                 (APB2_BUSBASEADDR + 0X0000)
#define TIM1_PBASEADDR                 (APB2_BUSBASEADDR + 0X0000)
#define TIM1_PBASEADDR                 (APB2_BUSBASEADDR + 0X0000)
#define TIM1_PBASEADDR                 (APB2_BUSBASEADDR + 0X0000)
#define TIM1_PBASEADDR                 (APB2_BUSBASEADDR + 0X0000)


























#endif /* STM32F401XX_H_ */
