// Seed: 1177315366
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    input  uwire id_0,
    input  tri0  id_1,
    input  tri   id_2,
    input  wor   id_3
    , id_8,
    output uwire id_4,
    output wire  id_5,
    input  tri   id_6
);
  wire id_9, id_10, id_11;
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_8,
      id_12,
      id_11
  );
  wire id_13;
  assign id_10 = id_8;
endmodule
