
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v' to AST representation.
Generating RTLIL representation for module `\idft_16_top_18'.
Generating RTLIL representation for module `\codeBlock99168_18'.
Generating RTLIL representation for module `\subfxp_18_1'.
Generating RTLIL representation for module `\addfxp_18_1'.
Generating RTLIL representation for module `\shiftRegFIFO_2_1'.
Generating RTLIL representation for module `\codeBlock98050_18'.
Generating RTLIL representation for module `\multfix_alt_dsp_18'.
Generating RTLIL representation for module `\dsp_signed_mult_18x18_unit_18_36_0'.
Generating RTLIL representation for module `\shiftRegFIFO_5_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: shiftRegFIFO_5_1    
root of   0 design levels: dsp_signed_mult_18x18_unit_18_36_0
root of   1 design levels: multfix_alt_dsp_18  
root of   2 design levels: codeBlock98050_18   
root of   0 design levels: shiftRegFIFO_2_1    
root of   0 design levels: addfxp_18_1         
root of   0 design levels: subfxp_18_1         
root of   1 design levels: codeBlock99168_18   
root of   3 design levels: idft_16_top_18      
Automatically selected idft_16_top_18 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \idft_16_top_18
Used module:     \codeBlock99168_18
Used module:         \subfxp_18_1
Used module:         \addfxp_18_1
Used module:         \shiftRegFIFO_2_1
Used module:     \codeBlock98050_18
Used module:         \multfix_alt_dsp_18
Used module:             \dsp_signed_mult_18x18_unit_18_36_0
Used module:         \shiftRegFIFO_5_1

2.3. Analyzing design hierarchy..
Top module:  \idft_16_top_18
Used module:     \codeBlock99168_18
Used module:         \subfxp_18_1
Used module:         \addfxp_18_1
Used module:         \shiftRegFIFO_2_1
Used module:     \codeBlock98050_18
Used module:         \multfix_alt_dsp_18
Used module:             \dsp_signed_mult_18x18_unit_18_36_0
Used module:         \shiftRegFIFO_5_1
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1449$26 in module shiftRegFIFO_5_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1421$25 in module dsp_signed_mult_18x18_unit_18_36_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17 in module codeBlock98050_18.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:801$7 in module shiftRegFIFO_2_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1 in module codeBlock99168_18.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 9 redundant assignments.
Promoted 4 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1449$26'.
     1/5: $0\mem_4[0:0]
     2/5: $0\mem_3[0:0]
     3/5: $0\mem_2[0:0]
     4/5: $0\mem_1[0:0]
     5/5: $0\mem_0[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1421$25'.
     1/3: $0\output_valid[0:0]
     2/3: $0\result_valid[0:0]
     3/3: $0\input_valid[0:0]
Creating decoders for process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1414$22'.
Creating decoders for process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
     1/81: $0\next[0:0]
     2/81: $0\tm71[17:0]
     3/81: $0\tm68[17:0]
     4/81: $0\tm65[17:0]
     5/81: $0\tm62[17:0]
     6/81: $0\tm59[17:0]
     7/81: $0\tm56[17:0]
     8/81: $0\tm53[17:0]
     9/81: $0\tm50[17:0]
    10/81: $0\tm47[17:0]
    11/81: $0\tm44[17:0]
    12/81: $0\tm41[17:0]
    13/81: $0\tm38[17:0]
    14/81: $0\tm35[17:0]
    15/81: $0\tm32[17:0]
    16/81: $0\tm29[17:0]
    17/81: $0\tm26[17:0]
    18/81: $0\tm70[17:0]
    19/81: $0\tm67[17:0]
    20/81: $0\tm64[17:0]
    21/81: $0\tm61[17:0]
    22/81: $0\tm58[17:0]
    23/81: $0\tm55[17:0]
    24/81: $0\tm52[17:0]
    25/81: $0\tm49[17:0]
    26/81: $0\tm46[17:0]
    27/81: $0\tm43[17:0]
    28/81: $0\tm40[17:0]
    29/81: $0\tm37[17:0]
    30/81: $0\tm34[17:0]
    31/81: $0\tm31[17:0]
    32/81: $0\tm28[17:0]
    33/81: $0\tm25[17:0]
    34/81: $0\tm69[17:0]
    35/81: $0\tm66[17:0]
    36/81: $0\tm63[17:0]
    37/81: $0\tm60[17:0]
    38/81: $0\tm57[17:0]
    39/81: $0\tm54[17:0]
    40/81: $0\tm51[17:0]
    41/81: $0\tm48[17:0]
    42/81: $0\tm45[17:0]
    43/81: $0\tm42[17:0]
    44/81: $0\tm39[17:0]
    45/81: $0\tm36[17:0]
    46/81: $0\tm33[17:0]
    47/81: $0\tm30[17:0]
    48/81: $0\tm27[17:0]
    49/81: $0\tm24[17:0]
    50/81: $0\X31[17:0]
    51/81: $0\X30[17:0]
    52/81: $0\X29[17:0]
    53/81: $0\X28[17:0]
    54/81: $0\X27[17:0]
    55/81: $0\X26[17:0]
    56/81: $0\X25[17:0]
    57/81: $0\X24[17:0]
    58/81: $0\X23[17:0]
    59/81: $0\X22[17:0]
    60/81: $0\X21[17:0]
    61/81: $0\X20[17:0]
    62/81: $0\X19[17:0]
    63/81: $0\X18[17:0]
    64/81: $0\X17[17:0]
    65/81: $0\X16[17:0]
    66/81: $0\X15[17:0]
    67/81: $0\X14[17:0]
    68/81: $0\X13[17:0]
    69/81: $0\X12[17:0]
    70/81: $0\X11[17:0]
    71/81: $0\X10[17:0]
    72/81: $0\X9[17:0]
    73/81: $0\X8[17:0]
    74/81: $0\X7[17:0]
    75/81: $0\X6[17:0]
    76/81: $0\X5[17:0]
    77/81: $0\X4[17:0]
    78/81: $0\X3[17:0]
    79/81: $0\X2[17:0]
    80/81: $0\X1[17:0]
    81/81: $0\X0[17:0]
Creating decoders for process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:801$7'.
     1/2: $0\mem_1[0:0]
     2/2: $0\mem_0[0:0]
Creating decoders for process `\addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:785$5'.
Creating decoders for process `\subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:770$3'.
Creating decoders for process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
     1/33: $0\next[0:0]
     2/33: $0\X31[17:0]
     3/33: $0\X30[17:0]
     4/33: $0\X29[17:0]
     5/33: $0\X28[17:0]
     6/33: $0\X27[17:0]
     7/33: $0\X26[17:0]
     8/33: $0\X25[17:0]
     9/33: $0\X24[17:0]
    10/33: $0\X23[17:0]
    11/33: $0\X22[17:0]
    12/33: $0\X21[17:0]
    13/33: $0\X20[17:0]
    14/33: $0\X19[17:0]
    15/33: $0\X18[17:0]
    16/33: $0\X17[17:0]
    17/33: $0\X16[17:0]
    18/33: $0\X15[17:0]
    19/33: $0\X14[17:0]
    20/33: $0\X13[17:0]
    21/33: $0\X12[17:0]
    22/33: $0\X11[17:0]
    23/33: $0\X10[17:0]
    24/33: $0\X9[17:0]
    25/33: $0\X8[17:0]
    26/33: $0\X7[17:0]
    27/33: $0\X6[17:0]
    28/33: $0\X5[17:0]
    29/33: $0\X4[17:0]
    30/33: $0\X3[17:0]
    31/33: $0\X2[17:0]
    32/33: $0\X1[17:0]
    33/33: $0\X0[17:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\shiftRegFIFO_5_1.\mem_0' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1449$26'.
  created $dff cell `$procdff$405' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_1' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1449$26'.
  created $dff cell `$procdff$406' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_2' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1449$26'.
  created $dff cell `$procdff$407' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_3' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1449$26'.
  created $dff cell `$procdff$408' with positive edge clock.
Creating register for signal `\shiftRegFIFO_5_1.\mem_4' using process `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1449$26'.
  created $dff cell `$procdff$409' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\input_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1421$25'.
  created $dff cell `$procdff$410' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\result_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1421$25'.
  created $dff cell `$procdff$411' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\output_valid' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1421$25'.
  created $dff cell `$procdff$412' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\reg_resa' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1414$22'.
  created $dff cell `$procdff$413' with positive edge clock.
Creating register for signal `\dsp_signed_mult_18x18_unit_18_36_0.\reg_resb' using process `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1414$22'.
  created $dff cell `$procdff$414' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\next' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$415' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X0' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$416' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X1' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$417' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X2' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$418' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X3' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$419' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X4' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$420' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X5' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$421' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X6' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$422' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X7' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$423' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X8' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$424' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X9' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$425' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X10' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$426' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X11' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$427' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X12' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$428' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X13' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$429' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X14' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$430' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X15' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$431' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X16' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$432' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X17' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$433' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X18' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$434' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X19' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$435' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X20' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$436' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X21' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$437' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X22' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$438' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X23' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$439' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X24' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$440' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X25' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$441' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X26' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$442' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X27' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$443' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X28' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$444' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X29' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$445' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X30' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$446' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\X31' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$447' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm24' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$448' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm27' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$449' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm30' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$450' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm33' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$451' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm36' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$452' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm39' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$453' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm42' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$454' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm45' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$455' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm48' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$456' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm51' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$457' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm54' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$458' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm57' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$459' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm60' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$460' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm63' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$461' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm66' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$462' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm69' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$463' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm25' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$464' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm28' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$465' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm31' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$466' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm34' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$467' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm37' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$468' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm40' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$469' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm43' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$470' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm46' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$471' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm49' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$472' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm52' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$473' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm55' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$474' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm58' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$475' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm61' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$476' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm64' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$477' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm67' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$478' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm70' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$479' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm26' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$480' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm29' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$481' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm32' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$482' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm35' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$483' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm38' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$484' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm41' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$485' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm44' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$486' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm47' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$487' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm50' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$488' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm53' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$489' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm56' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$490' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm59' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$491' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm62' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$492' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm65' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$493' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm68' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$494' with positive edge clock.
Creating register for signal `\codeBlock98050_18.\tm71' using process `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
  created $dff cell `$procdff$495' with positive edge clock.
Creating register for signal `\shiftRegFIFO_2_1.\mem_0' using process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:801$7'.
  created $dff cell `$procdff$496' with positive edge clock.
Creating register for signal `\shiftRegFIFO_2_1.\mem_1' using process `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:801$7'.
  created $dff cell `$procdff$497' with positive edge clock.
Creating register for signal `\addfxp_18_1.\res_0' using process `\addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:785$5'.
  created $dff cell `$procdff$498' with positive edge clock.
Creating register for signal `\subfxp_18_1.\res_0' using process `\subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:770$3'.
  created $dff cell `$procdff$499' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\next' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$500' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X0' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$501' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X1' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$502' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X2' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$503' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X3' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$504' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X4' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$505' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X5' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$506' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X6' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$507' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X7' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$508' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X8' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$509' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X9' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$510' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X10' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$511' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X11' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$512' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X12' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$513' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X13' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$514' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X14' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$515' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X15' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$516' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X16' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$517' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X17' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$518' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X18' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$519' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X19' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$520' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X20' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$521' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X21' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$522' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X22' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$523' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X23' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$524' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X24' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$525' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X25' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$526' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X26' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$527' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X27' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$528' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X28' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$529' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X29' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$530' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X30' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$531' with positive edge clock.
Creating register for signal `\codeBlock99168_18.\X31' using process `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
  created $dff cell `$procdff$532' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1449$26'.
Removing empty process `shiftRegFIFO_5_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1449$26'.
Found and cleaned up 2 empty switches in `\dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1421$25'.
Removing empty process `dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1421$25'.
Removing empty process `dsp_signed_mult_18x18_unit_18_36_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1414$22'.
Found and cleaned up 1 empty switch in `\codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
Removing empty process `codeBlock98050_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1274$17'.
Found and cleaned up 1 empty switch in `\shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:801$7'.
Removing empty process `shiftRegFIFO_2_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:801$7'.
Removing empty process `addfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:785$5'.
Removing empty process `subfxp_18_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:770$3'.
Found and cleaned up 1 empty switch in `\codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
Removing empty process `codeBlock99168_18.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:719$1'.
Cleaned up 6 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module shiftRegFIFO_5_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module multfix_alt_dsp_18.
Optimizing module codeBlock98050_18.
<suppressed ~1 debug messages>
Optimizing module shiftRegFIFO_2_1.
Optimizing module addfxp_18_1.
Optimizing module subfxp_18_1.
Optimizing module codeBlock99168_18.
<suppressed ~1 debug messages>
Optimizing module idft_16_top_18.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module shiftRegFIFO_5_1.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module multfix_alt_dsp_18.
Optimizing module codeBlock98050_18.
Optimizing module shiftRegFIFO_2_1.
Optimizing module addfxp_18_1.
Optimizing module subfxp_18_1.
Optimizing module codeBlock99168_18.
Optimizing module idft_16_top_18.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\codeBlock98050_18'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\codeBlock99168_18'.
Finding identical cells in module `\idft_16_top_18'.
Removed a total of 0 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock98050_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock99168_18..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \idft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~124 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \codeBlock98050_18.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \subfxp_18_1.
  Optimizing cells in module \codeBlock99168_18.
  Optimizing cells in module \idft_16_top_18.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\codeBlock98050_18'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\subfxp_18_1'.
Finding identical cells in module `\codeBlock99168_18'.
Finding identical cells in module `\idft_16_top_18'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$405 ($dff) from module shiftRegFIFO_5_1 (D = \X, Q = \mem_0, rval = 1'0).
Adding SRST signal on $procdff$406 ($dff) from module shiftRegFIFO_5_1 (D = \mem_0, Q = \mem_1, rval = 1'0).
Adding SRST signal on $procdff$407 ($dff) from module shiftRegFIFO_5_1 (D = \mem_1, Q = \mem_2, rval = 1'0).
Adding SRST signal on $procdff$408 ($dff) from module shiftRegFIFO_5_1 (D = \mem_2, Q = \mem_3, rval = 1'0).
Adding SRST signal on $procdff$409 ($dff) from module shiftRegFIFO_5_1 (D = \mem_3, Q = \mem_4, rval = 1'0).
Adding SRST signal on $procdff$410 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$52_Y, Q = \input_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$538 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \i_valid, Q = \input_valid).
Adding SRST signal on $procdff$411 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$47_Y, Q = \result_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$540 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \input_valid, Q = \result_valid).
Adding SRST signal on $procdff$412 ($dff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = $procmux$42_Y, Q = \output_valid, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$542 ($sdff) from module dsp_signed_mult_18x18_unit_18_36_0 (D = \result_valid, Q = \output_valid).
Adding EN signal on $procdff$495 ($dff) from module codeBlock98050_18 (D = \tm70, Q = \tm71).
Adding SRST signal on $procdff$415 ($dff) from module codeBlock98050_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$416 ($dff) from module codeBlock98050_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$417 ($dff) from module codeBlock98050_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$418 ($dff) from module codeBlock98050_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$419 ($dff) from module codeBlock98050_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$420 ($dff) from module codeBlock98050_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$421 ($dff) from module codeBlock98050_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$422 ($dff) from module codeBlock98050_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$423 ($dff) from module codeBlock98050_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$424 ($dff) from module codeBlock98050_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$425 ($dff) from module codeBlock98050_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$426 ($dff) from module codeBlock98050_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$427 ($dff) from module codeBlock98050_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$428 ($dff) from module codeBlock98050_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$429 ($dff) from module codeBlock98050_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$430 ($dff) from module codeBlock98050_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$431 ($dff) from module codeBlock98050_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$432 ($dff) from module codeBlock98050_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$433 ($dff) from module codeBlock98050_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$434 ($dff) from module codeBlock98050_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$435 ($dff) from module codeBlock98050_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$436 ($dff) from module codeBlock98050_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$437 ($dff) from module codeBlock98050_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$438 ($dff) from module codeBlock98050_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$439 ($dff) from module codeBlock98050_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$440 ($dff) from module codeBlock98050_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$441 ($dff) from module codeBlock98050_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$442 ($dff) from module codeBlock98050_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$443 ($dff) from module codeBlock98050_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$444 ($dff) from module codeBlock98050_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$445 ($dff) from module codeBlock98050_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$446 ($dff) from module codeBlock98050_18 (D = \X30_in, Q = \X30).
Adding EN signal on $procdff$447 ($dff) from module codeBlock98050_18 (D = \X31_in, Q = \X31).
Adding EN signal on $procdff$448 ($dff) from module codeBlock98050_18 (D = \t922, Q = \tm24).
Adding EN signal on $procdff$449 ($dff) from module codeBlock98050_18 (D = \t923, Q = \tm27).
Adding EN signal on $procdff$450 ($dff) from module codeBlock98050_18 (D = \t924, Q = \tm30).
Adding EN signal on $procdff$451 ($dff) from module codeBlock98050_18 (D = \t925, Q = \tm33).
Adding EN signal on $procdff$452 ($dff) from module codeBlock98050_18 (D = \t926, Q = \tm36).
Adding EN signal on $procdff$453 ($dff) from module codeBlock98050_18 (D = \t927, Q = \tm39).
Adding EN signal on $procdff$454 ($dff) from module codeBlock98050_18 (D = \t928, Q = \tm42).
Adding EN signal on $procdff$455 ($dff) from module codeBlock98050_18 (D = \t929, Q = \tm45).
Adding EN signal on $procdff$456 ($dff) from module codeBlock98050_18 (D = \t938, Q = \tm48).
Adding EN signal on $procdff$457 ($dff) from module codeBlock98050_18 (D = \t939, Q = \tm51).
Adding EN signal on $procdff$458 ($dff) from module codeBlock98050_18 (D = \t960, Q = \tm54).
Adding EN signal on $procdff$459 ($dff) from module codeBlock98050_18 (D = \t961, Q = \tm57).
Adding EN signal on $procdff$460 ($dff) from module codeBlock98050_18 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.medium_submodules/idft_16_top_18.v:1323$21_Y [17:0], Q = \tm60).
Adding EN signal on $procdff$461 ($dff) from module codeBlock98050_18 (D = \t962, Q = \tm63).
Adding EN signal on $procdff$462 ($dff) from module codeBlock98050_18 (D = \t980, Q = \tm66).
Adding EN signal on $procdff$463 ($dff) from module codeBlock98050_18 (D = \t981, Q = \tm69).
Adding EN signal on $procdff$464 ($dff) from module codeBlock98050_18 (D = \tm24, Q = \tm25).
Adding EN signal on $procdff$465 ($dff) from module codeBlock98050_18 (D = \tm27, Q = \tm28).
Adding EN signal on $procdff$466 ($dff) from module codeBlock98050_18 (D = \tm30, Q = \tm31).
Adding EN signal on $procdff$467 ($dff) from module codeBlock98050_18 (D = \tm33, Q = \tm34).
Adding EN signal on $procdff$468 ($dff) from module codeBlock98050_18 (D = \tm36, Q = \tm37).
Adding EN signal on $procdff$469 ($dff) from module codeBlock98050_18 (D = \tm39, Q = \tm40).
Adding EN signal on $procdff$470 ($dff) from module codeBlock98050_18 (D = \tm42, Q = \tm43).
Adding EN signal on $procdff$471 ($dff) from module codeBlock98050_18 (D = \tm45, Q = \tm46).
Adding EN signal on $procdff$472 ($dff) from module codeBlock98050_18 (D = \tm48, Q = \tm49).
Adding EN signal on $procdff$473 ($dff) from module codeBlock98050_18 (D = \tm51, Q = \tm52).
Adding EN signal on $procdff$474 ($dff) from module codeBlock98050_18 (D = \tm54, Q = \tm55).
Adding EN signal on $procdff$475 ($dff) from module codeBlock98050_18 (D = \tm57, Q = \tm58).
Adding EN signal on $procdff$476 ($dff) from module codeBlock98050_18 (D = \tm60, Q = \tm61).
Adding EN signal on $procdff$477 ($dff) from module codeBlock98050_18 (D = \tm63, Q = \tm64).
Adding EN signal on $procdff$478 ($dff) from module codeBlock98050_18 (D = \tm66, Q = \tm67).
Adding EN signal on $procdff$479 ($dff) from module codeBlock98050_18 (D = \tm69, Q = \tm70).
Adding EN signal on $procdff$480 ($dff) from module codeBlock98050_18 (D = \tm25, Q = \tm26).
Adding EN signal on $procdff$481 ($dff) from module codeBlock98050_18 (D = \tm28, Q = \tm29).
Adding EN signal on $procdff$482 ($dff) from module codeBlock98050_18 (D = \tm31, Q = \tm32).
Adding EN signal on $procdff$483 ($dff) from module codeBlock98050_18 (D = \tm34, Q = \tm35).
Adding EN signal on $procdff$484 ($dff) from module codeBlock98050_18 (D = \tm37, Q = \tm38).
Adding EN signal on $procdff$485 ($dff) from module codeBlock98050_18 (D = \tm40, Q = \tm41).
Adding EN signal on $procdff$486 ($dff) from module codeBlock98050_18 (D = \tm43, Q = \tm44).
Adding EN signal on $procdff$487 ($dff) from module codeBlock98050_18 (D = \tm46, Q = \tm47).
Adding EN signal on $procdff$488 ($dff) from module codeBlock98050_18 (D = \tm49, Q = \tm50).
Adding EN signal on $procdff$489 ($dff) from module codeBlock98050_18 (D = \tm52, Q = \tm53).
Adding EN signal on $procdff$490 ($dff) from module codeBlock98050_18 (D = \tm55, Q = \tm56).
Adding EN signal on $procdff$491 ($dff) from module codeBlock98050_18 (D = \tm58, Q = \tm59).
Adding EN signal on $procdff$492 ($dff) from module codeBlock98050_18 (D = \tm61, Q = \tm62).
Adding EN signal on $procdff$493 ($dff) from module codeBlock98050_18 (D = \tm64, Q = \tm65).
Adding EN signal on $procdff$494 ($dff) from module codeBlock98050_18 (D = \tm67, Q = \tm68).
Adding SRST signal on $procdff$496 ($dff) from module shiftRegFIFO_2_1 (D = \X, Q = \mem_0, rval = 1'0).
Adding SRST signal on $procdff$497 ($dff) from module shiftRegFIFO_2_1 (D = \mem_0, Q = \mem_1, rval = 1'0).
Adding EN signal on $procdff$532 ($dff) from module codeBlock99168_18 (D = \X31_in, Q = \X31).
Adding SRST signal on $procdff$500 ($dff) from module codeBlock99168_18 (D = \next_in, Q = \next, rval = 1'0).
Adding EN signal on $procdff$501 ($dff) from module codeBlock99168_18 (D = \X0_in, Q = \X0).
Adding EN signal on $procdff$502 ($dff) from module codeBlock99168_18 (D = \X1_in, Q = \X1).
Adding EN signal on $procdff$503 ($dff) from module codeBlock99168_18 (D = \X2_in, Q = \X2).
Adding EN signal on $procdff$504 ($dff) from module codeBlock99168_18 (D = \X3_in, Q = \X3).
Adding EN signal on $procdff$505 ($dff) from module codeBlock99168_18 (D = \X4_in, Q = \X4).
Adding EN signal on $procdff$506 ($dff) from module codeBlock99168_18 (D = \X5_in, Q = \X5).
Adding EN signal on $procdff$507 ($dff) from module codeBlock99168_18 (D = \X6_in, Q = \X6).
Adding EN signal on $procdff$508 ($dff) from module codeBlock99168_18 (D = \X7_in, Q = \X7).
Adding EN signal on $procdff$509 ($dff) from module codeBlock99168_18 (D = \X8_in, Q = \X8).
Adding EN signal on $procdff$510 ($dff) from module codeBlock99168_18 (D = \X9_in, Q = \X9).
Adding EN signal on $procdff$511 ($dff) from module codeBlock99168_18 (D = \X10_in, Q = \X10).
Adding EN signal on $procdff$512 ($dff) from module codeBlock99168_18 (D = \X11_in, Q = \X11).
Adding EN signal on $procdff$513 ($dff) from module codeBlock99168_18 (D = \X12_in, Q = \X12).
Adding EN signal on $procdff$514 ($dff) from module codeBlock99168_18 (D = \X13_in, Q = \X13).
Adding EN signal on $procdff$515 ($dff) from module codeBlock99168_18 (D = \X14_in, Q = \X14).
Adding EN signal on $procdff$516 ($dff) from module codeBlock99168_18 (D = \X15_in, Q = \X15).
Adding EN signal on $procdff$517 ($dff) from module codeBlock99168_18 (D = \X16_in, Q = \X16).
Adding EN signal on $procdff$518 ($dff) from module codeBlock99168_18 (D = \X17_in, Q = \X17).
Adding EN signal on $procdff$519 ($dff) from module codeBlock99168_18 (D = \X18_in, Q = \X18).
Adding EN signal on $procdff$520 ($dff) from module codeBlock99168_18 (D = \X19_in, Q = \X19).
Adding EN signal on $procdff$521 ($dff) from module codeBlock99168_18 (D = \X20_in, Q = \X20).
Adding EN signal on $procdff$522 ($dff) from module codeBlock99168_18 (D = \X21_in, Q = \X21).
Adding EN signal on $procdff$523 ($dff) from module codeBlock99168_18 (D = \X22_in, Q = \X22).
Adding EN signal on $procdff$524 ($dff) from module codeBlock99168_18 (D = \X23_in, Q = \X23).
Adding EN signal on $procdff$525 ($dff) from module codeBlock99168_18 (D = \X24_in, Q = \X24).
Adding EN signal on $procdff$526 ($dff) from module codeBlock99168_18 (D = \X25_in, Q = \X25).
Adding EN signal on $procdff$527 ($dff) from module codeBlock99168_18 (D = \X26_in, Q = \X26).
Adding EN signal on $procdff$528 ($dff) from module codeBlock99168_18 (D = \X27_in, Q = \X27).
Adding EN signal on $procdff$529 ($dff) from module codeBlock99168_18 (D = \X28_in, Q = \X28).
Adding EN signal on $procdff$530 ($dff) from module codeBlock99168_18 (D = \X29_in, Q = \X29).
Adding EN signal on $procdff$531 ($dff) from module codeBlock99168_18 (D = \X30_in, Q = \X30).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \codeBlock98050_18..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \subfxp_18_1..
Finding unused cells or wires in module \codeBlock99168_18..
Finding unused cells or wires in module \idft_16_top_18..
Removed 127 unused cells and 388 unused wires.
<suppressed ~138 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module addfxp_18_1.
Optimizing module codeBlock98050_18.
Optimizing module codeBlock99168_18.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module idft_16_top_18.
Optimizing module multfix_alt_dsp_18.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module subfxp_18_1.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \addfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock98050_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \codeBlock99168_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \dsp_signed_mult_18x18_unit_18_36_0..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \idft_16_top_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \multfix_alt_dsp_18..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_2_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \shiftRegFIFO_5_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \subfxp_18_1..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \addfxp_18_1.
  Optimizing cells in module \codeBlock98050_18.
  Optimizing cells in module \codeBlock99168_18.
  Optimizing cells in module \dsp_signed_mult_18x18_unit_18_36_0.
  Optimizing cells in module \idft_16_top_18.
  Optimizing cells in module \multfix_alt_dsp_18.
  Optimizing cells in module \shiftRegFIFO_2_1.
  Optimizing cells in module \shiftRegFIFO_5_1.
  Optimizing cells in module \subfxp_18_1.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\addfxp_18_1'.
Finding identical cells in module `\codeBlock98050_18'.
Finding identical cells in module `\codeBlock99168_18'.
Finding identical cells in module `\dsp_signed_mult_18x18_unit_18_36_0'.
Finding identical cells in module `\idft_16_top_18'.
Finding identical cells in module `\multfix_alt_dsp_18'.
Finding identical cells in module `\shiftRegFIFO_2_1'.
Finding identical cells in module `\shiftRegFIFO_5_1'.
Finding identical cells in module `\subfxp_18_1'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \addfxp_18_1..
Finding unused cells or wires in module \codeBlock98050_18..
Finding unused cells or wires in module \codeBlock99168_18..
Finding unused cells or wires in module \dsp_signed_mult_18x18_unit_18_36_0..
Finding unused cells or wires in module \idft_16_top_18..
Finding unused cells or wires in module \multfix_alt_dsp_18..
Finding unused cells or wires in module \shiftRegFIFO_2_1..
Finding unused cells or wires in module \shiftRegFIFO_5_1..
Finding unused cells or wires in module \subfxp_18_1..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module addfxp_18_1.
Optimizing module codeBlock98050_18.
Optimizing module codeBlock99168_18.
Optimizing module dsp_signed_mult_18x18_unit_18_36_0.
Optimizing module idft_16_top_18.
Optimizing module multfix_alt_dsp_18.
Optimizing module shiftRegFIFO_2_1.
Optimizing module shiftRegFIFO_5_1.
Optimizing module subfxp_18_1.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== addfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== codeBlock98050_18 ===

   Number of wires:                296
   Number of wire bits:           5355
   Number of public wires:         288
   Number of public wire bits:    5099
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                182
     $add                          128
     $dffe                        1440
     $not                          128
     $sdff                           1

=== codeBlock99168_18 ===

   Number of wires:                197
   Number of wire bits:           3461
   Number of public wires:         197
   Number of public wire bits:    3461
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $dffe                         576
     $sdff                           1

=== dsp_signed_mult_18x18_unit_18_36_0 ===

   Number of wires:                 18
   Number of wire bits:            296
   Number of public wires:          16
   Number of public wire bits:     224
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $dff                           72
     $mul                           72
     $sdffe                          3

=== idft_16_top_18 ===

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== multfix_alt_dsp_18 ===

   Number of wires:                 12
   Number of wire bits:            218
   Number of public wires:          12
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== shiftRegFIFO_2_1 ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sdff                           2

=== shiftRegFIFO_5_1 ===

   Number of wires:                  9
   Number of wire bits:              9
   Number of public wires:           9
   Number of public wire bits:       9
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $sdff                           5

=== subfxp_18_1 ===

   Number of wires:                  6
   Number of wire bits:             91
   Number of public wires:           5
   Number of public wire bits:      73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $add                           18
     $dff                           18

=== design hierarchy ===

   idft_16_top_18                    1
     codeBlock98050_18               0
       addfxp_18_1                   0
       multfix_alt_dsp_18            0
         dsp_signed_mult_18x18_unit_18_36_0      0
       shiftRegFIFO_5_1              0
       subfxp_18_1                   0
     codeBlock99168_18               0
       addfxp_18_1                   0
       shiftRegFIFO_2_1              0
       subfxp_18_1                   0

   Number of wires:                167
   Number of wire bits:           2887
   Number of public wires:         167
   Number of public wire bits:    2887
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

End of script. Logfile hash: 30bd8bec03, CPU: user 0.37s system 0.00s, MEM: 21.00 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 25% 2x read_verilog (0 sec), 23% 2x opt_clean (0 sec), ...
