TimeQuest Timing Analyzer report for M2FS-Data-Formatter
Fri Oct 12 15:43:30 2012
Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'Vsync'
 12. Slow 1200mV 85C Model Setup: 'CAM_FLD'
 13. Slow 1200mV 85C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 16. Slow 1200mV 85C Model Hold: 'CAM_FLD'
 17. Slow 1200mV 85C Model Hold: 'Vsync'
 18. Slow 1200mV 85C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 20. Slow 1200mV 85C Model Hold: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'Vsync'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'CAM_FLD'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'CAM_CLKA'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Propagation Delay
 32. Minimum Propagation Delay
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. Slow 1200mV 85C Model Metastability Report
 38. Slow 1200mV 0C Model Fmax Summary
 39. Slow 1200mV 0C Model Setup Summary
 40. Slow 1200mV 0C Model Hold Summary
 41. Slow 1200mV 0C Model Recovery Summary
 42. Slow 1200mV 0C Model Removal Summary
 43. Slow 1200mV 0C Model Minimum Pulse Width Summary
 44. Slow 1200mV 0C Model Setup: 'Vsync'
 45. Slow 1200mV 0C Model Setup: 'CAM_FLD'
 46. Slow 1200mV 0C Model Setup: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 48. Slow 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 49. Slow 1200mV 0C Model Hold: 'CAM_FLD'
 50. Slow 1200mV 0C Model Hold: 'Vsync'
 51. Slow 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 52. Slow 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 53. Slow 1200mV 0C Model Hold: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'Vsync'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'CAM_FLD'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Propagation Delay
 65. Minimum Propagation Delay
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. Slow 1200mV 0C Model Metastability Report
 71. Fast 1200mV 0C Model Setup Summary
 72. Fast 1200mV 0C Model Hold Summary
 73. Fast 1200mV 0C Model Recovery Summary
 74. Fast 1200mV 0C Model Removal Summary
 75. Fast 1200mV 0C Model Minimum Pulse Width Summary
 76. Fast 1200mV 0C Model Setup: 'Vsync'
 77. Fast 1200mV 0C Model Setup: 'CAM_FLD'
 78. Fast 1200mV 0C Model Setup: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 80. Fast 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 81. Fast 1200mV 0C Model Hold: 'CAM_FLD'
 82. Fast 1200mV 0C Model Hold: 'Vsync'
 83. Fast 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 84. Fast 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 85. Fast 1200mV 0C Model Hold: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'Vsync'
 87. Fast 1200mV 0C Model Minimum Pulse Width: 'CAM_FLD'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'inst99|altpll_component|auto_generated|pll1|clk[0]'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'
 92. Setup Times
 93. Hold Times
 94. Clock to Output Times
 95. Minimum Clock to Output Times
 96. Propagation Delay
 97. Minimum Propagation Delay
 98. Output Enable Times
 99. Minimum Output Enable Times
100. Output Disable Times
101. Minimum Output Disable Times
102. Fast 1200mV 0C Model Metastability Report
103. Multicorner Timing Analysis Summary
104. Setup Times
105. Hold Times
106. Clock to Output Times
107. Minimum Clock to Output Times
108. Progagation Delay
109. Minimum Progagation Delay
110. Board Trace Model Assignments
111. Input Transition Times
112. Slow Corner Signal Integrity Metrics
113. Fast Corner Signal Integrity Metrics
114. Setup Transfers
115. Hold Transfers
116. Report TCCS
117. Report RSKM
118. Unconstrained Paths
119. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; M2FS-Data-Formatter                                             ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C40F324C8                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+
; Clock Name                                                   ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                         ; Targets                                                          ;
+--------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+
; CAM_CLKA                                                     ; Base      ; 6.250  ; 160.0 MHz  ; 0.000  ; 3.125  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                ; { CAM_CLKA }                                                     ;
; CAM_FLD                                                      ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                ; { CAM_FLD }                                                      ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Generated ; 12.500 ; 80.0 MHz   ; -3.125 ; 3.125  ; 50.00      ; 2         ; 1           ; -90.0 ;        ;           ;            ; false    ; CAM_CLKA ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0] ; { inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] } ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Generated ; 50.000 ; 20.0 MHz   ; -3.125 ; 21.875 ; 50.00      ; 8         ; 1           ; -22.5 ;        ;           ;            ; false    ; CAM_CLKA ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0] ; { inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] } ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; Generated ; 12.500 ; 80.0 MHz   ; 0.000  ; 6.250  ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CAM_CLKA ; inst99|altpll_component|auto_generated|pll1|inclk[0]           ; { inst99|altpll_component|auto_generated|pll1|clk[0] }           ;
; Vsync                                                        ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                ; { Vsync }                                                        ;
+--------------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                          ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; 284.58 MHz ; 250.0 MHz       ; Vsync                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 443.26 MHz ; 402.09 MHz      ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; Vsync                                                        ; -2.514 ; -7.542        ;
; CAM_FLD                                                      ; -0.204 ; -0.204        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.122  ; 0.000         ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 5.196  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.782 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_FLD                                                      ; -1.027 ; -1.027        ;
; Vsync                                                        ; 0.102  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.498  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.786  ; 0.000         ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 5.640  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; Vsync                                                        ; -3.000 ; -7.461        ;
; CAM_FLD                                                      ; -3.000 ; -3.000        ;
; CAM_CLKA                                                     ; 2.250  ; 0.000         ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 5.938  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.940  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 24.692 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Vsync'                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.514 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.083     ; 3.432      ;
; -2.514 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.083     ; 3.432      ;
; -2.514 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.083     ; 3.432      ;
; -2.419 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.083     ; 3.337      ;
; -2.419 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.083     ; 3.337      ;
; -2.419 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.083     ; 3.337      ;
; -2.369 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.083     ; 3.287      ;
; -2.369 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.083     ; 3.287      ;
; -2.369 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.083     ; 3.287      ;
; -0.077 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 0.500        ; 3.065      ; 3.633      ;
; -0.077 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 0.500        ; 3.065      ; 3.633      ;
; -0.077 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 0.500        ; 3.065      ; 3.633      ;
; 0.306  ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 1.000        ; 3.065      ; 3.750      ;
; 0.306  ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 1.000        ; 3.065      ; 3.750      ;
; 0.306  ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 1.000        ; 3.065      ; 3.750      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CAM_FLD'                                                                     ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; -0.204 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.125        ; 3.509      ; 3.036      ;
; 0.177  ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.250        ; 3.509      ; 2.780      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 5.122  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.035     ; 1.094      ;
; 5.335  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.034     ; 0.882      ;
; 10.767 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.081     ; 1.653      ;
; 11.326 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.082     ; 1.093      ;
; 11.535 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.883      ;
; 11.535 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.883      ;
; 11.536 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.536 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.536 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.882      ;
; 11.537 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.881      ;
; 11.537 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.881      ;
; 11.538 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.880      ;
; 11.538 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.081     ; 0.882      ;
; 11.539 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.083     ; 0.879      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 5.196 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; 3.294      ; 1.094      ;
; 5.407 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; 3.294      ; 0.883      ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 10.782 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.199     ; 1.520      ;
; 10.974 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.200     ; 1.327      ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CAM_FLD'                                                                      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; -1.027 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.000        ; 3.622      ; 2.625      ;
; -0.670 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; -0.125       ; 3.622      ; 2.857      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Vsync'                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.102 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 0.000        ; 3.177      ; 3.521      ;
; 0.102 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 0.000        ; 3.177      ; 3.521      ;
; 0.102 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 0.000        ; 3.177      ; 3.521      ;
; 0.499 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; -0.500       ; 3.177      ; 3.418      ;
; 0.499 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; -0.500       ; 3.177      ; 3.418      ;
; 0.499 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; -0.500       ; 3.177      ; 3.418      ;
; 0.760 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.083      ; 1.055      ;
; 0.766 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.083      ; 1.061      ;
; 0.782 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.083      ; 1.077      ;
; 1.120 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.083      ; 1.415      ;
; 1.120 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.083      ; 1.415      ;
; 1.129 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.083      ; 1.424      ;
; 1.949 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.083      ; 2.244      ;
; 2.291 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.083      ; 2.586      ;
; 2.291 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.083      ; 2.586      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.498 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.498 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.793      ;
; 0.499 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.499 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.794      ;
; 0.500 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.500 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.795      ;
; 0.501 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.083      ; 0.796      ;
; 0.502 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.698 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 1.182 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.085      ; 1.479      ;
; 6.681 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.131      ; 0.794      ;
; 6.883 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.129      ; 0.994      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.786 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.198      ; 1.216      ;
; 0.994 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.199      ; 1.425      ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 5.640 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; -9.375       ; 4.168      ; 0.795      ;
; 5.839 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; -9.375       ; 4.168      ; 0.994      ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Vsync'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Vsync ; Rise       ; Vsync                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; 0.252  ; 0.472        ; 0.220          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; 0.338  ; 0.526        ; 0.188          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst75|o                                                                                          ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; proj_VS~clkctrl|inclk[0]                                                                          ;
; 0.472  ; 0.472        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; proj_VS~clkctrl|outclk                                                                            ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.478  ; 0.478        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst75|i                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst75|i                                                                                          ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; proj_VS~clkctrl|inclk[0]                                                                          ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; proj_VS~clkctrl|outclk                                                                            ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst75|o                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAM_FLD'                                               ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CAM_FLD ; Rise       ; CAM_FLD         ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst5|o         ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; 74137:inst115|2 ;
; 0.481  ; 0.481        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst115|2|datac ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst5|i         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst5|i         ;
; 0.517  ; 0.517        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst115|2|datac ;
; 0.524  ; 0.524        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; 74137:inst115|2 ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst5|o         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CAM_CLKA'                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; 2.250 ; 6.250        ; 4.000          ; Port Rate        ; CAM_CLKA ; Rise       ; CAM_CLKA                                                               ;
; 3.064 ; 3.064        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 3.064 ; 3.064        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 3.064 ; 3.064        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 3.087 ; 3.087        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst13|o                                                               ;
; 3.096 ; 3.096        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0]                     ;
; 3.096 ; 3.096        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|observablevcoout           ;
; 3.109 ; 3.109        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 3.117 ; 3.117        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 3.125 ; 3.125        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst13|i                                                               ;
; 3.125 ; 3.125        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst13|i                                                               ;
; 3.132 ; 3.132        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 3.141 ; 3.141        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 3.152 ; 3.152        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0]                     ;
; 3.152 ; 3.152        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|observablevcoout           ;
; 3.163 ; 3.163        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst13|o                                                               ;
; 3.184 ; 3.184        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 3.184 ; 3.184        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 3.184 ; 3.184        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 5.938  ; 6.158        ; 0.220          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 5.938  ; 6.158        ; 0.220          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 6.150  ; 6.338        ; 0.188          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 6.150  ; 6.338        ; 0.188          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 6.207  ; 6.207        ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 6.207  ; 6.207        ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 6.282  ; 6.282        ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 6.282  ; 6.282        ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 6.290  ; 6.290        ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 6.290  ; 6.290        ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 5.940  ; 6.160        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 5.940  ; 6.160        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 5.940  ; 6.160        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 5.940  ; 6.160        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 5.940  ; 6.160        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 5.940  ; 6.160        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 5.941  ; 6.161        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 5.941  ; 6.161        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 5.941  ; 6.161        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 5.941  ; 6.161        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 5.941  ; 6.161        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 5.941  ; 6.161        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
; 6.000  ; 6.188        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 6.000  ; 6.188        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 6.001  ; 6.189        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 6.001  ; 6.189        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 6.089  ; 6.309        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 6.089  ; 6.309        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 6.091  ; 6.311        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 6.091  ; 6.311        ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 6.148  ; 6.336        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 6.148  ; 6.336        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 6.148  ; 6.336        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 6.148  ; 6.336        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 6.148  ; 6.336        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 6.148  ; 6.336        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
; 6.150  ; 6.338        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 6.150  ; 6.338        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 6.150  ; 6.338        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 6.150  ; 6.338        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 6.150  ; 6.338        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 6.150  ; 6.338        ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 6.209  ; 6.209        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]|clk                                                                 ;
; 6.209  ; 6.209        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]|clk                                                                   ;
; 6.209  ; 6.209        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]|clk                                                                      ;
; 6.209  ; 6.209        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[0]|clk                                                                       ;
; 6.209  ; 6.209        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]|clk                                                                            ;
; 6.209  ; 6.209        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]|clk                                                                            ;
; 6.209  ; 6.209        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]|clk                                                                            ;
; 6.209  ; 6.209        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]|clk                                                                            ;
; 6.210  ; 6.210        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]|clk                                                                 ;
; 6.210  ; 6.210        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]|clk                                                                   ;
; 6.210  ; 6.210        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[1]|clk                                                                      ;
; 6.210  ; 6.210        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[1]|clk                                                                       ;
; 6.210  ; 6.210        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[0]|clk                                                                            ;
; 6.210  ; 6.210        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[1]|clk                                                                            ;
; 6.210  ; 6.210        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[2]|clk                                                                            ;
; 6.210  ; 6.210        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[3]|clk                                                                            ;
; 6.217  ; 6.217        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|inclk[0]                                                                    ;
; 6.217  ; 6.217        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|outclk                                                                      ;
; 6.282  ; 6.282        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|inclk[0]                                                                    ;
; 6.282  ; 6.282        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|outclk                                                                      ;
; 6.288  ; 6.288        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]|clk                                                                 ;
; 6.288  ; 6.288        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]|clk                                                                   ;
; 6.288  ; 6.288        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[1]|clk                                                                      ;
; 6.288  ; 6.288        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[1]|clk                                                                       ;
; 6.288  ; 6.288        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[0]|clk                                                                            ;
; 6.288  ; 6.288        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[1]|clk                                                                            ;
; 6.288  ; 6.288        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[2]|clk                                                                            ;
; 6.288  ; 6.288        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[3]|clk                                                                            ;
; 6.290  ; 6.290        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]|clk                                                                 ;
; 6.290  ; 6.290        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]|clk                                                                   ;
; 6.290  ; 6.290        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]|clk                                                                      ;
; 6.290  ; 6.290        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[0]|clk                                                                       ;
; 6.290  ; 6.290        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]|clk                                                                            ;
; 6.290  ; 6.290        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]|clk                                                                            ;
; 6.290  ; 6.290        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]|clk                                                                            ;
; 6.290  ; 6.290        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]|clk                                                                            ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 24.692 ; 24.912       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 24.692 ; 24.912       ; 0.220          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
; 24.897 ; 25.085       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 24.897 ; 25.085       ; 0.188          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
; 24.961 ; 24.961       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                        ;
; 24.961 ; 24.961       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                         ;
; 24.967 ; 24.967       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]              ;
; 24.967 ; 24.967       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                ;
; 25.032 ; 25.032       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]              ;
; 25.032 ; 25.032       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                ;
; 25.037 ; 25.037       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                        ;
; 25.037 ; 25.037       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                         ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; 0.043 ; 0.299 ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; 0.664 ; 0.547 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 5.008 ; 5.263 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 6.068 ; 6.312 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; 0.997  ; 0.765  ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; -0.132 ; -0.029 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -4.198 ; -4.428 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -5.211 ; -5.433 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 4.305  ; 4.403  ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 4.305  ; 4.403  ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 8.310  ; 8.535  ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 10.530 ; 10.592 ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 9.735  ; 9.849  ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 10.139 ; 10.212 ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 9.775  ; 9.893  ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 9.775  ; 9.893  ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 9.735  ; 9.849  ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 10.530 ; 10.592 ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 10.139 ; 10.212 ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 10.530 ; 10.592 ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 8.310  ; 8.535  ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 10.530 ; 10.592 ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 9.735  ; 9.849  ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 10.139 ; 10.212 ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 9.775  ; 9.893  ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 9.775  ; 9.893  ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 9.735  ; 9.849  ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 10.530 ; 10.592 ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 10.139 ; 10.212 ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 10.530 ; 10.592 ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 9.052  ; 8.786  ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 5.770  ; 5.995  ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 5.770  ; 5.995  ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 11.475 ; 11.351 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 10.680 ; 10.608 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 11.084 ; 10.971 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 10.720 ; 10.652 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 10.720 ; 10.652 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 10.680 ; 10.608 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 11.475 ; 11.351 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 11.084 ; 10.971 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 11.475 ; 11.351 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 10.142 ;        ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 8.705  ;        ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;        ; 10.112 ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;        ; 8.537  ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 4.272  ; 4.366  ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 4.272  ; 4.366  ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 8.115  ; 8.326  ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 7.610  ; 7.499  ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 7.610  ; 7.499  ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 7.999  ; 7.848  ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 7.649  ; 7.542  ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 7.649  ; 7.542  ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 7.610  ; 7.499  ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 8.374  ; 8.213  ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 7.999  ; 7.848  ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 8.374  ; 8.213  ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 8.115  ; 8.326  ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 9.397  ; 9.513  ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 9.397  ; 9.513  ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 9.786  ; 9.862  ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 9.436  ; 9.556  ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 9.436  ; 9.556  ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 9.397  ; 9.513  ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 10.161 ; 10.227 ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 9.786  ; 9.862  ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 10.161 ; 10.227 ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 7.205  ; 7.105  ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 5.737  ; 5.957  ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 5.737  ; 5.957  ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 10.192 ; 10.069 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 10.192 ; 10.069 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 10.581 ; 10.418 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 10.231 ; 10.112 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 10.231 ; 10.112 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 10.192 ; 10.069 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 10.956 ; 10.783 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 10.581 ; 10.418 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 10.956 ; 10.783 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 9.768  ;        ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 8.331  ;        ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;        ; 9.742  ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;        ; 8.168  ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 6.733 ;    ;    ; 6.859 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 8.199 ;    ;    ; 8.470 ;
; EOS_A           ; EOSA           ; 6.708 ;    ;    ; 6.824 ;
; EOS_B           ; EOSB           ; 8.199 ;    ;    ; 8.474 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 6.833 ;    ;    ; 6.987 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 6.559 ;    ;    ; 6.781 ;
; Hsync           ; Hs2            ; 6.705 ;    ;    ; 6.830 ;
; IO1             ; V17            ; 6.761 ;    ;    ; 6.902 ;
; IO2             ; T18            ; 5.723 ;    ;    ; 5.950 ;
; IO3             ; PDWN           ; 8.149 ;    ;    ; 8.411 ;
; IO4             ; DTP            ; 6.732 ;    ;    ; 6.867 ;
; IO5             ; IO_5           ; 8.168 ;    ;    ; 8.430 ;
; IO6             ; IO_6           ; 6.762 ;    ;    ; 6.897 ;
; IO7             ; IO_7           ; 6.914 ;    ;    ; 7.015 ;
; IO8             ; IO_8           ; 6.768 ;    ;    ; 6.889 ;
; IO9             ; IO_9           ; 6.698 ;    ;    ; 6.825 ;
; IO10            ; IO_10          ; 6.752 ;    ;    ; 6.887 ;
; IO11            ; IO_11          ; 6.759 ;    ;    ; 6.875 ;
; IO12            ; IO_12          ; 4.342 ;    ;    ; 4.427 ;
; IO13            ; IO_13          ; 4.344 ;    ;    ; 4.425 ;
; IO14            ; IO_14          ; 6.746 ;    ;    ; 6.886 ;
; IO15            ; IO_15          ; 6.691 ;    ;    ; 6.817 ;
; IO16            ; IO_16          ; 6.561 ;    ;    ; 6.783 ;
+-----------------+----------------+-------+----+----+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 6.588 ;    ;    ; 6.706 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 8.052 ;    ;    ; 8.315 ;
; EOS_A           ; EOSA           ; 6.562 ;    ;    ; 6.671 ;
; EOS_B           ; EOSB           ; 8.052 ;    ;    ; 8.319 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 6.684 ;    ;    ; 6.829 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 6.435 ;    ;    ; 6.643 ;
; Hsync           ; Hs2            ; 6.561 ;    ;    ; 6.678 ;
; IO1             ; V17            ; 6.615 ;    ;    ; 6.748 ;
; IO2             ; T18            ; 5.693 ;    ;    ; 5.916 ;
; IO3             ; PDWN           ; 8.004 ;    ;    ; 8.259 ;
; IO4             ; DTP            ; 6.586 ;    ;    ; 6.713 ;
; IO5             ; IO_5           ; 8.024 ;    ;    ; 8.279 ;
; IO6             ; IO_6           ; 6.615 ;    ;    ; 6.742 ;
; IO7             ; IO_7           ; 6.762 ;    ;    ; 6.857 ;
; IO8             ; IO_8           ; 6.621 ;    ;    ; 6.734 ;
; IO9             ; IO_9           ; 6.554 ;    ;    ; 6.673 ;
; IO10            ; IO_10          ; 6.606 ;    ;    ; 6.734 ;
; IO11            ; IO_11          ; 6.613 ;    ;    ; 6.722 ;
; IO12            ; IO_12          ; 4.312 ;    ;    ; 4.393 ;
; IO13            ; IO_13          ; 4.314 ;    ;    ; 4.392 ;
; IO14            ; IO_14          ; 6.600 ;    ;    ; 6.732 ;
; IO15            ; IO_15          ; 6.547 ;    ;    ; 6.666 ;
; IO16            ; IO_16          ; 6.437 ;    ;    ; 6.645 ;
+-----------------+----------------+-------+----+----+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 7.808 ; 7.808 ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 7.808 ; 7.808 ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 8.304 ; 8.304 ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 8.255 ; 8.255 ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 8.255 ; 8.255 ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 7.808 ; 7.808 ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 8.940 ; 8.940 ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 8.304 ; 8.304 ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 8.940 ; 8.940 ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 7.808 ; 7.808 ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 7.808 ; 7.808 ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 8.304 ; 8.304 ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 8.255 ; 8.255 ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 8.255 ; 8.255 ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 7.808 ; 7.808 ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 8.940 ; 8.940 ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 8.304 ; 8.304 ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 8.940 ; 8.940 ; Fall       ; CAM_FLD         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 7.084 ; 7.144 ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 7.084 ; 7.144 ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 7.561 ; 7.621 ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 7.514 ; 7.574 ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 7.514 ; 7.574 ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 7.084 ; 7.144 ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 8.171 ; 8.231 ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 7.561 ; 7.621 ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 8.171 ; 8.231 ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 7.084 ; 7.144 ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 7.084 ; 7.144 ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 7.561 ; 7.621 ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 7.514 ; 7.574 ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 7.514 ; 7.574 ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 7.084 ; 7.144 ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 8.171 ; 8.231 ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 7.561 ; 7.621 ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 8.171 ; 8.231 ; Fall       ; CAM_FLD         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 7.969     ; 8.100     ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 7.969     ; 8.100     ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 8.444     ; 8.575     ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 8.390     ; 8.521     ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 8.390     ; 8.521     ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 7.969     ; 8.100     ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 9.012     ; 9.143     ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 8.444     ; 8.575     ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 9.012     ; 9.143     ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 7.969     ; 8.100     ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 7.969     ; 8.100     ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 8.444     ; 8.575     ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 8.390     ; 8.521     ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 8.390     ; 8.521     ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 7.969     ; 8.100     ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 9.012     ; 9.143     ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 8.444     ; 8.575     ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 9.012     ; 9.143     ; Fall       ; CAM_FLD         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 7.362     ; 7.362     ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 7.362     ; 7.362     ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 7.817     ; 7.817     ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 7.765     ; 7.765     ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 7.765     ; 7.765     ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 7.362     ; 7.362     ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 8.363     ; 8.363     ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 7.817     ; 7.817     ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 8.363     ; 8.363     ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 7.362     ; 7.362     ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 7.362     ; 7.362     ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 7.817     ; 7.817     ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 7.765     ; 7.765     ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 7.765     ; 7.765     ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 7.362     ; 7.362     ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 8.363     ; 8.363     ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 7.817     ; 7.817     ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 8.363     ; 8.363     ; Fall       ; CAM_FLD         ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                           ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                   ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
; 310.17 MHz ; 250.0 MHz       ; Vsync                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
; 489.72 MHz ; 402.09 MHz      ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; Vsync                                                        ; -2.224 ; -6.672        ;
; CAM_FLD                                                      ; -0.168 ; -0.168        ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 4.870  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.229  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.898 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_FLD                                                      ; -1.088 ; -1.088        ;
; Vsync                                                        ; 0.236  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.466  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.690  ; 0.000         ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 6.127  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; Vsync                                                        ; -3.000 ; -7.461        ;
; CAM_FLD                                                      ; -3.000 ; -3.000        ;
; CAM_CLKA                                                     ; 2.250  ; 0.000         ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 5.944  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.946  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 24.696 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Vsync'                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.224 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.074     ; 3.152      ;
; -2.224 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.074     ; 3.152      ;
; -2.224 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.074     ; 3.152      ;
; -2.100 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.074     ; 3.028      ;
; -2.100 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.074     ; 3.028      ;
; -2.100 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.074     ; 3.028      ;
; -2.090 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.074     ; 3.018      ;
; -2.090 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.074     ; 3.018      ;
; -2.090 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.074     ; 3.018      ;
; -0.047 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 0.500        ; 2.832      ; 3.371      ;
; -0.047 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 0.500        ; 2.832      ; 3.371      ;
; -0.047 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 0.500        ; 2.832      ; 3.371      ;
; 0.215  ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 1.000        ; 2.832      ; 3.609      ;
; 0.215  ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 1.000        ; 2.832      ; 3.609      ;
; 0.215  ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 1.000        ; 2.832      ; 3.609      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CAM_FLD'                                                                      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; -0.168 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.125        ; 3.400      ; 2.950      ;
; 0.312  ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.250        ; 3.400      ; 2.595      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 4.870 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; 2.878      ; 1.005      ;
; 5.078 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; 2.878      ; 0.797      ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 5.229  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.018     ; 1.005      ;
; 5.438  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.019     ; 0.795      ;
; 10.840 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.072     ; 1.590      ;
; 11.427 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.071     ; 1.004      ;
; 11.630 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.075     ; 0.797      ;
; 11.630 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.075     ; 0.797      ;
; 11.631 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.075     ; 0.796      ;
; 11.632 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.796      ;
; 11.633 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.075     ; 0.794      ;
; 11.633 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.075     ; 0.794      ;
; 11.633 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.633 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.795      ;
; 11.635 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.074     ; 0.793      ;
; 11.635 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.071     ; 0.796      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 10.898 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.175     ; 1.429      ;
; 11.047 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.175     ; 1.280      ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CAM_FLD'                                                                       ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; -1.088 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.000        ; 3.508      ; 2.450      ;
; -0.632 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; -0.125       ; 3.508      ; 2.781      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Vsync'                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.236 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 0.000        ; 2.931      ; 3.392      ;
; 0.236 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 0.000        ; 2.931      ; 3.392      ;
; 0.236 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 0.000        ; 2.931      ; 3.392      ;
; 0.548 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; -0.500       ; 2.931      ; 3.204      ;
; 0.548 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; -0.500       ; 2.931      ; 3.204      ;
; 0.548 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; -0.500       ; 2.931      ; 3.204      ;
; 0.707 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.074      ; 0.976      ;
; 0.711 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.074      ; 0.980      ;
; 0.730 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.074      ; 0.999      ;
; 1.023 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.074      ; 1.292      ;
; 1.035 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.074      ; 1.304      ;
; 1.040 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.074      ; 1.309      ;
; 1.825 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.074      ; 2.094      ;
; 2.114 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.074      ; 2.383      ;
; 2.114 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.074      ; 2.383      ;
+-------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.466 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.075      ; 0.736      ;
; 0.466 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.075      ; 0.736      ;
; 0.466 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.735      ;
; 0.468 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.075      ; 0.738      ;
; 0.468 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.075      ; 0.739      ;
; 0.469 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.472 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.071      ; 0.738      ;
; 0.648 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.071      ; 0.914      ;
; 1.040 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.076      ; 1.311      ;
; 6.645 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.127      ; 0.737      ;
; 6.823 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.127      ; 0.915      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.690 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.175      ; 1.080      ;
; 0.891 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.176      ; 1.282      ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 6.127 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; -9.375       ; 3.641      ; 0.738      ;
; 6.304 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; -9.375       ; 3.641      ; 0.915      ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Vsync'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Vsync ; Rise       ; Vsync                                                                                             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; 0.333  ; 0.517        ; 0.184          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst75|o                                                                                          ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; proj_VS~clkctrl|inclk[0]                                                                          ;
; 0.465  ; 0.465        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; proj_VS~clkctrl|outclk                                                                            ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst75|i                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst75|i                                                                                          ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.533  ; 0.533        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; proj_VS~clkctrl|inclk[0]                                                                          ;
; 0.535  ; 0.535        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; proj_VS~clkctrl|outclk                                                                            ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst75|o                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAM_FLD'                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CAM_FLD ; Rise       ; CAM_FLD         ;
; 0.311  ; 0.311        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; 74137:inst115|2 ;
; 0.320  ; 0.320        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst115|2|datac ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst5|o         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst5|i         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst5|i         ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst5|o         ;
; 0.672  ; 0.672        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst115|2|datac ;
; 0.681  ; 0.681        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; 74137:inst115|2 ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; 2.250 ; 6.250        ; 4.000          ; Port Rate        ; CAM_CLKA ; Rise       ; CAM_CLKA                                                               ;
; 3.059 ; 3.059        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 3.059 ; 3.059        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 3.059 ; 3.059        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 3.081 ; 3.081        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0]                     ;
; 3.081 ; 3.081        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|observablevcoout           ;
; 3.087 ; 3.087        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst13|o                                                               ;
; 3.099 ; 3.099        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 3.109 ; 3.109        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 3.125 ; 3.125        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst13|i                                                               ;
; 3.125 ; 3.125        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst13|i                                                               ;
; 3.140 ; 3.140        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 3.150 ; 3.150        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 3.163 ; 3.163        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst13|o                                                               ;
; 3.168 ; 3.168        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0]                     ;
; 3.168 ; 3.168        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|observablevcoout           ;
; 3.187 ; 3.187        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 3.187 ; 3.187        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 3.187 ; 3.187        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 5.944  ; 6.160        ; 0.216          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 5.944  ; 6.160        ; 0.216          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 6.153  ; 6.337        ; 0.184          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 6.153  ; 6.337        ; 0.184          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 6.214  ; 6.214        ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 6.214  ; 6.214        ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 6.218  ; 6.218        ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 6.218  ; 6.218        ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 6.281  ; 6.281        ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 6.281  ; 6.281        ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 6.286  ; 6.286        ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 6.286  ; 6.286        ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 5.946  ; 6.162        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 5.946  ; 6.162        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 5.946  ; 6.162        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 5.946  ; 6.162        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 5.946  ; 6.162        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 5.946  ; 6.162        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 5.946  ; 6.162        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 5.946  ; 6.162        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 5.946  ; 6.162        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 5.946  ; 6.162        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 5.946  ; 6.162        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 5.947  ; 6.163        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
; 5.992  ; 6.176        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 5.992  ; 6.176        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 5.992  ; 6.176        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 5.992  ; 6.176        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 6.103  ; 6.319        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 6.103  ; 6.319        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 6.104  ; 6.320        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 6.104  ; 6.320        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 6.149  ; 6.333        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 6.149  ; 6.333        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 6.149  ; 6.333        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 6.149  ; 6.333        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 6.149  ; 6.333        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 6.149  ; 6.333        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 6.150  ; 6.334        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 6.150  ; 6.334        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 6.150  ; 6.334        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 6.150  ; 6.334        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 6.150  ; 6.334        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 6.150  ; 6.334        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]|clk                                                                 ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]|clk                                                                 ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]|clk                                                                   ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]|clk                                                                   ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]|clk                                                                      ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[1]|clk                                                                      ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[0]|clk                                                                       ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[1]|clk                                                                       ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]|clk                                                                            ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]|clk                                                                            ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]|clk                                                                            ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]|clk                                                                            ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[0]|clk                                                                            ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[1]|clk                                                                            ;
; 6.216  ; 6.216        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[2]|clk                                                                            ;
; 6.217  ; 6.217        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[3]|clk                                                                            ;
; 6.219  ; 6.219        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|inclk[0]                                                                    ;
; 6.219  ; 6.219        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|outclk                                                                      ;
; 6.280  ; 6.280        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|inclk[0]                                                                    ;
; 6.280  ; 6.280        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|outclk                                                                      ;
; 6.282  ; 6.282        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]|clk                                                                 ;
; 6.282  ; 6.282        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]|clk                                                                   ;
; 6.282  ; 6.282        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]|clk                                                                      ;
; 6.282  ; 6.282        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[0]|clk                                                                       ;
; 6.282  ; 6.282        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]|clk                                                                            ;
; 6.282  ; 6.282        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]|clk                                                                            ;
; 6.282  ; 6.282        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]|clk                                                                            ;
; 6.282  ; 6.282        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]|clk                                                                            ;
; 6.283  ; 6.283        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]|clk                                                                 ;
; 6.283  ; 6.283        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]|clk                                                                   ;
; 6.283  ; 6.283        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[1]|clk                                                                      ;
; 6.283  ; 6.283        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[1]|clk                                                                       ;
; 6.283  ; 6.283        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[0]|clk                                                                            ;
; 6.283  ; 6.283        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[1]|clk                                                                            ;
; 6.283  ; 6.283        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[2]|clk                                                                            ;
; 6.283  ; 6.283        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[3]|clk                                                                            ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 10.013 ; 12.500       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 24.696 ; 24.912       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 24.696 ; 24.912       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
; 24.901 ; 25.085       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 24.901 ; 25.085       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
; 24.966 ; 24.966       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                        ;
; 24.966 ; 24.966       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                         ;
; 24.969 ; 24.969       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]              ;
; 24.969 ; 24.969       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                ;
; 25.030 ; 25.030       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]              ;
; 25.030 ; 25.030       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                ;
; 25.034 ; 25.034       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                        ;
; 25.034 ; 25.034       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                         ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 47.513 ; 50.000       ; 2.487          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                              ;
+----------------+------------+--------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+-------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; -0.092 ; 0.263 ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; 0.755  ; 0.517 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 4.745  ; 4.905 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 5.761  ; 5.846 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; 1.058  ; 0.727  ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; -0.266 ; -0.078 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -4.032 ; -4.174 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -5.003 ; -5.077 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 4.220  ; 4.381  ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 4.220  ; 4.381  ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 7.839  ; 7.880  ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 9.978  ; 9.747  ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 9.236  ; 9.050  ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 9.612  ; 9.383  ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 9.263  ; 9.101  ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 9.263  ; 9.101  ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 9.236  ; 9.050  ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 9.978  ; 9.747  ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 9.612  ; 9.383  ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 9.978  ; 9.747  ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 7.839  ; 7.880  ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 9.978  ; 9.747  ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 9.236  ; 9.050  ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 9.612  ; 9.383  ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 9.263  ; 9.101  ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 9.263  ; 9.101  ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 9.236  ; 9.050  ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 9.978  ; 9.747  ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 9.612  ; 9.383  ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 9.978  ; 9.747  ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 8.604  ; 8.212  ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 5.685  ; 5.972  ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 5.685  ; 5.972  ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 10.683 ; 10.492 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 9.941  ; 9.795  ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 10.317 ; 10.128 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 9.968  ; 9.846  ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 9.968  ; 9.846  ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 9.941  ; 9.795  ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 10.683 ; 10.492 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 10.317 ; 10.128 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 10.683 ; 10.492 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 9.523  ;        ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 8.089  ;        ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;        ; 9.469  ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;        ; 7.894  ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+-------------+------------+--------+-------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+--------+-------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 4.191  ; 4.345 ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 4.191  ; 4.345 ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 7.663  ; 7.699 ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 7.405  ; 7.275 ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 7.405  ; 7.275 ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 7.766  ; 7.595 ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 7.431  ; 7.324 ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 7.431  ; 7.324 ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 7.405  ; 7.275 ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 8.118  ; 7.944 ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 7.766  ; 7.595 ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 8.118  ; 7.944 ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 7.663  ; 7.699 ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 8.922  ; 8.751 ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 8.922  ; 8.751 ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 9.283  ; 9.071 ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 8.948  ; 8.800 ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 8.948  ; 8.800 ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 8.922  ; 8.751 ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 9.635  ; 9.420 ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 9.283  ; 9.071 ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 9.635  ; 9.420 ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 6.857  ; 6.770 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 5.656  ; 5.936 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 5.656  ; 5.936 ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 9.494  ; 9.317 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 9.494  ; 9.317 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 9.855  ; 9.637 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 9.520  ; 9.366 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 9.520  ; 9.366 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 9.494  ; 9.317 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 10.207 ; 9.986 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 9.855  ; 9.637 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 10.207 ; 9.986 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 9.196  ;       ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 7.762  ;       ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;        ; 9.146 ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;        ; 7.571 ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 6.342 ;    ;    ; 6.352 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 7.802 ;    ;    ; 7.957 ;
; EOS_A           ; EOSA           ; 6.318 ;    ;    ; 6.317 ;
; EOS_B           ; EOSB           ; 7.800 ;    ;    ; 7.958 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 6.429 ;    ;    ; 6.467 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 6.165 ;    ;    ; 6.317 ;
; Hsync           ; Hs2            ; 6.315 ;    ;    ; 6.324 ;
; IO1             ; V17            ; 6.364 ;    ;    ; 6.391 ;
; IO2             ; T18            ; 5.652 ;    ;    ; 5.912 ;
; IO3             ; PDWN           ; 7.758 ;    ;    ; 7.904 ;
; IO4             ; DTP            ; 6.335 ;    ;    ; 6.357 ;
; IO5             ; IO_5           ; 7.777 ;    ;    ; 7.926 ;
; IO6             ; IO_6           ; 6.365 ;    ;    ; 6.385 ;
; IO7             ; IO_7           ; 6.499 ;    ;    ; 6.497 ;
; IO8             ; IO_8           ; 6.365 ;    ;    ; 6.378 ;
; IO9             ; IO_9           ; 6.307 ;    ;    ; 6.320 ;
; IO10            ; IO_10          ; 6.356 ;    ;    ; 6.378 ;
; IO11            ; IO_11          ; 6.368 ;    ;    ; 6.367 ;
; IO12            ; IO_12          ; 4.267 ;    ;    ; 4.392 ;
; IO13            ; IO_13          ; 4.247 ;    ;    ; 4.391 ;
; IO14            ; IO_14          ; 6.349 ;    ;    ; 6.376 ;
; IO15            ; IO_15          ; 6.301 ;    ;    ; 6.313 ;
; IO16            ; IO_16          ; 6.167 ;    ;    ; 6.320 ;
+-----------------+----------------+-------+----+----+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 6.215 ;    ;    ; 6.224 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 7.673 ;    ;    ; 7.827 ;
; EOS_A           ; EOSA           ; 6.190 ;    ;    ; 6.188 ;
; EOS_B           ; EOSB           ; 7.672 ;    ;    ; 7.828 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 6.299 ;    ;    ; 6.334 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 6.057 ;    ;    ; 6.200 ;
; Hsync           ; Hs2            ; 6.189 ;    ;    ; 6.197 ;
; IO1             ; V17            ; 6.236 ;    ;    ; 6.261 ;
; IO2             ; T18            ; 5.624 ;    ;    ; 5.879 ;
; IO3             ; PDWN           ; 7.631 ;    ;    ; 7.776 ;
; IO4             ; DTP            ; 6.208 ;    ;    ; 6.227 ;
; IO5             ; IO_5           ; 7.652 ;    ;    ; 7.799 ;
; IO6             ; IO_6           ; 6.237 ;    ;    ; 6.254 ;
; IO7             ; IO_7           ; 6.366 ;    ;    ; 6.363 ;
; IO8             ; IO_8           ; 6.237 ;    ;    ; 6.248 ;
; IO9             ; IO_9           ; 6.181 ;    ;    ; 6.192 ;
; IO10            ; IO_10          ; 6.228 ;    ;    ; 6.248 ;
; IO11            ; IO_11          ; 6.240 ;    ;    ; 6.238 ;
; IO12            ; IO_12          ; 4.241 ;    ;    ; 4.360 ;
; IO13            ; IO_13          ; 4.221 ;    ;    ; 4.359 ;
; IO14            ; IO_14          ; 6.222 ;    ;    ; 6.247 ;
; IO15            ; IO_15          ; 6.176 ;    ;    ; 6.186 ;
; IO16            ; IO_16          ; 6.059 ;    ;    ; 6.202 ;
+-----------------+----------------+-------+----+----+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 6.968 ; 6.968 ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 6.968 ; 6.968 ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 7.429 ; 7.429 ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 7.381 ; 7.381 ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 7.381 ; 7.381 ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 6.968 ; 6.968 ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 8.057 ; 8.057 ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 7.429 ; 7.429 ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 8.057 ; 8.057 ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 6.968 ; 6.968 ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 6.968 ; 6.968 ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 7.429 ; 7.429 ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 7.381 ; 7.381 ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 7.381 ; 7.381 ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 6.968 ; 6.968 ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 8.057 ; 8.057 ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 7.429 ; 7.429 ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 8.057 ; 8.057 ; Fall       ; CAM_FLD         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 6.597 ; 6.593 ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 6.597 ; 6.593 ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 7.040 ; 7.036 ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 6.993 ; 6.989 ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 6.993 ; 6.989 ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 6.597 ; 6.593 ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 7.643 ; 7.639 ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 7.040 ; 7.036 ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 7.643 ; 7.639 ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 6.597 ; 6.593 ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 6.597 ; 6.593 ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 7.040 ; 7.036 ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 6.993 ; 6.989 ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 6.993 ; 6.989 ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 6.597 ; 6.593 ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 7.643 ; 7.639 ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 7.040 ; 7.036 ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 7.643 ; 7.639 ; Fall       ; CAM_FLD         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 6.973     ; 7.094     ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 6.973     ; 7.094     ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 7.413     ; 7.534     ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 7.362     ; 7.483     ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 7.362     ; 7.483     ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 6.973     ; 7.094     ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 7.915     ; 8.036     ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 7.413     ; 7.534     ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 7.915     ; 8.036     ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 6.973     ; 7.094     ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 6.973     ; 7.094     ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 7.413     ; 7.534     ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 7.362     ; 7.483     ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 7.362     ; 7.483     ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 6.973     ; 7.094     ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 7.915     ; 8.036     ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 7.413     ; 7.534     ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 7.915     ; 8.036     ; Fall       ; CAM_FLD         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 6.712     ; 6.712     ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 6.712     ; 6.712     ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 7.135     ; 7.135     ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 7.085     ; 7.085     ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 7.085     ; 7.085     ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 6.712     ; 6.712     ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 7.616     ; 7.616     ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 7.135     ; 7.135     ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 7.616     ; 7.616     ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 6.712     ; 6.712     ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 6.712     ; 6.712     ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 7.135     ; 7.135     ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 7.085     ; 7.085     ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 7.085     ; 7.085     ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 6.712     ; 6.712     ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 7.616     ; 7.616     ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 7.135     ; 7.135     ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 7.616     ; 7.616     ; Fall       ; CAM_FLD         ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; Vsync                                                        ; -0.467 ; -1.401        ;
; CAM_FLD                                                      ; -0.352 ; -0.352        ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 4.177  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.740  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 11.690 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CAM_FLD                                                      ; -0.334 ; -0.334        ;
; Vsync                                                        ; -0.191 ; -0.573        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.191  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.284  ; 0.000         ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 7.401  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; Vsync                                                        ; -3.000 ; -6.168        ;
; CAM_FLD                                                      ; -3.000 ; -3.078        ;
; CAM_CLKA                                                     ; 2.250  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.024  ; 0.000         ;
; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 6.030  ; 0.000         ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 24.782 ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Vsync'                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.467 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.037     ; 1.417      ;
; -0.467 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.037     ; 1.417      ;
; -0.467 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.037     ; 1.417      ;
; -0.439 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.037     ; 1.389      ;
; -0.439 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.037     ; 1.389      ;
; -0.439 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.037     ; 1.389      ;
; -0.372 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 1.000        ; -0.037     ; 1.322      ;
; -0.372 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 1.000        ; -0.037     ; 1.322      ;
; -0.372 ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 1.000        ; -0.037     ; 1.322      ;
; -0.030 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 0.500        ; 1.412      ; 1.919      ;
; -0.030 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 0.500        ; 1.412      ; 1.919      ;
; -0.030 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 0.500        ; 1.412      ; 1.919      ;
; 0.915  ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 1.000        ; 1.412      ; 1.474      ;
; 0.915  ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 1.000        ; 1.412      ; 1.474      ;
; 0.915  ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 1.000        ; 1.412      ; 1.474      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CAM_FLD'                                                                      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; -0.352 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.125        ; 1.470      ; 1.604      ;
; 0.091  ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.250        ; 1.470      ; 1.286      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 4.177 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; 1.636      ; 0.441      ;
; 4.244 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; 3.125        ; 1.636      ; 0.374      ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 5.740  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.056     ; 0.441      ;
; 5.809  ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 6.250        ; -0.056     ; 0.372      ;
; 11.724 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.036     ; 0.727      ;
; 12.010 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.039     ; 0.438      ;
; 12.075 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.375      ;
; 12.075 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.039     ; 0.373      ;
; 12.076 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.373      ;
; 12.076 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.373      ;
; 12.076 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.373      ;
; 12.077 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.373      ;
; 12.078 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.372      ;
; 12.078 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.038     ; 0.371      ;
; 12.079 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.371      ;
; 12.079 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 12.500       ; -0.037     ; 0.371      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 11.690 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.095     ; 0.702      ;
; 11.827 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 12.500       ; -0.096     ; 0.564      ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CAM_FLD'                                                                       ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+
; -0.334 ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; 0.000        ; 1.520      ; 1.216      ;
; 0.100  ; CAM_CLKA  ; 74137:inst115|2 ; CAM_CLKA     ; CAM_FLD     ; -0.125       ; 1.520      ; 1.525      ;
+--------+-----------+-----------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Vsync'                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.191 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; 0.000        ; 1.465      ; 1.388      ;
; -0.191 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; 0.000        ; 1.465      ; 1.388      ;
; -0.191 ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; 0.000        ; 1.465      ; 1.388      ;
; 0.304  ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.037      ; 0.425      ;
; 0.307  ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.037      ; 0.428      ;
; 0.315  ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.037      ; 0.436      ;
; 0.456  ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.037      ; 0.577      ;
; 0.462  ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.037      ; 0.583      ;
; 0.465  ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; Vsync        ; Vsync       ; 0.000        ; 0.037      ; 0.586      ;
; 0.774  ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; CAM_FLD      ; Vsync       ; -0.500       ; 1.465      ; 1.853      ;
; 0.774  ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; CAM_FLD      ; Vsync       ; -0.500       ; 1.465      ; 1.853      ;
; 0.774  ; CAM_FLD                                                                                           ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; CAM_FLD      ; Vsync       ; -0.500       ; 1.465      ; 1.853      ;
; 0.776  ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.037      ; 0.897      ;
; 0.936  ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ; Vsync        ; Vsync       ; 0.000        ; 0.037      ; 1.057      ;
; 0.936  ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ; Vsync        ; Vsync       ; 0.000        ; 0.037      ; 1.057      ;
+--------+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                ; To Node                                                                                                                                  ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.191 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.313      ;
; 0.192 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.039      ; 0.315      ;
; 0.193 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.195 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.265 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.039      ; 0.388      ;
; 0.483 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000        ; 0.040      ; 0.607      ;
; 6.439 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.021      ; 0.314      ;
; 6.513 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; -6.250       ; 0.022      ; 0.389      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                                         ; Launch Clock                                                 ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.284 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.096      ; 0.484      ;
; 0.381 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3] ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000        ; 0.096      ; 0.581      ;
+-------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node          ; Launch Clock                                                 ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 7.401 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ; 74374b:inst25|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; -9.375       ; 2.055      ; 0.315      ;
; 7.476 ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ; 74374b:inst24|20 ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0] ; -9.375       ; 2.055      ; 0.390      ;
+-------+-------------------------------------------------------------------------------------------------+------------------+--------------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Vsync'                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                            ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; Vsync ; Rise       ; Vsync                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; -0.056 ; 0.128        ; 0.184          ; Low Pulse Width  ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst75|o                                                                                          ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.124  ; 0.124        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; proj_VS~clkctrl|inclk[0]                                                                          ;
; 0.132  ; 0.132        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; proj_VS~clkctrl|outclk                                                                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst75|i                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Vsync ; Rise       ; inst75|i                                                                                          ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[0] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[1] ;
; 0.654  ; 0.870        ; 0.216          ; High Pulse Width ; Vsync ; Rise       ; lpm_counter4:inst121|lpm_counter:LPM_COUNTER_component|cntr_7kk:auto_generated|counter_reg_bit[2] ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; proj_VS~clkctrl|inclk[0]                                                                          ;
; 0.867  ; 0.867        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; proj_VS~clkctrl|outclk                                                                            ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                               ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                               ;
; 0.876  ; 0.876        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst121|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                               ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; Vsync ; Rise       ; inst75|o                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAM_FLD'                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CAM_FLD ; Rise       ; CAM_FLD         ;
; -0.041 ; -0.041       ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst115|2|datac ;
; -0.037 ; -0.037       ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; 74137:inst115|2 ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst5|o         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst5|i         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CAM_FLD ; Rise       ; inst5|i         ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst5|o         ;
; 1.032  ; 1.032        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; 74137:inst115|2 ;
; 1.036  ; 1.036        ; 0.000          ; High Pulse Width ; CAM_FLD ; Rise       ; inst115|2|datac ;
+--------+--------------+----------------+------------------+---------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CAM_CLKA'                                                                                                      ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                 ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+
; 2.250 ; 6.250        ; 4.000          ; Port Rate        ; CAM_CLKA ; Rise       ; CAM_CLKA                                                               ;
; 2.735 ; 2.735        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 2.735 ; 2.735        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 2.735 ; 2.735        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
; 2.743 ; 2.743        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst13|o                                                               ;
; 2.749 ; 2.749        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 2.752 ; 2.752        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 2.759 ; 2.759        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0]                     ;
; 2.759 ; 2.759        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|observablevcoout           ;
; 3.125 ; 3.125        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst13|i                                                               ;
; 3.125 ; 3.125        ; 0.000          ; Low Pulse Width  ; CAM_CLKA ; Rise       ; inst13|i                                                               ;
; 3.491 ; 3.491        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0]                     ;
; 3.491 ; 3.491        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|observablevcoout           ;
; 3.498 ; 3.498        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst99|altpll_component|auto_generated|pll1|inclk[0]                   ;
; 3.500 ; 3.500        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]         ;
; 3.507 ; 3.507        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst13|o                                                               ;
; 3.514 ; 3.514        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]           ;
; 3.514 ; 3.514        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]           ;
; 3.514 ; 3.514        ; 0.000          ; High Pulse Width ; CAM_CLKA ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|observablevcoout ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]'                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 6.024  ; 6.240        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 6.024  ; 6.240        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 6.024  ; 6.240        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 6.024  ; 6.240        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 6.032  ; 6.248        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 6.032  ; 6.248        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 6.032  ; 6.248        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 6.032  ; 6.248        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 6.032  ; 6.248        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 6.032  ; 6.248        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 6.032  ; 6.248        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 6.032  ; 6.248        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 6.032  ; 6.248        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 6.032  ; 6.248        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 6.032  ; 6.248        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 6.032  ; 6.248        ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
; 6.065  ; 6.249        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 6.065  ; 6.249        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 6.065  ; 6.249        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 6.065  ; 6.249        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 6.065  ; 6.249        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 6.065  ; 6.249        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 6.066  ; 6.250        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 6.066  ; 6.250        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 6.066  ; 6.250        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 6.066  ; 6.250        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 6.066  ; 6.250        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 6.066  ; 6.250        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
; 6.075  ; 6.259        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 6.075  ; 6.259        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 6.076  ; 6.260        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 6.076  ; 6.260        ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 6.245  ; 6.245        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]|clk                                                                 ;
; 6.245  ; 6.245        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]|clk                                                                   ;
; 6.245  ; 6.245        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]|clk                                                                      ;
; 6.245  ; 6.245        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[0]|clk                                                                       ;
; 6.245  ; 6.245        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]|clk                                                                            ;
; 6.245  ; 6.245        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]|clk                                                                            ;
; 6.245  ; 6.245        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]|clk                                                                            ;
; 6.245  ; 6.245        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]|clk                                                                            ;
; 6.246  ; 6.246        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]|clk                                                                 ;
; 6.246  ; 6.246        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]|clk                                                                   ;
; 6.246  ; 6.246        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[1]|clk                                                                      ;
; 6.246  ; 6.246        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|inclk[0]                                                                    ;
; 6.246  ; 6.246        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|outclk                                                                      ;
; 6.246  ; 6.246        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[1]|clk                                                                       ;
; 6.246  ; 6.246        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[0]|clk                                                                            ;
; 6.246  ; 6.246        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[1]|clk                                                                            ;
; 6.246  ; 6.246        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[2]|clk                                                                            ;
; 6.246  ; 6.246        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[3]|clk                                                                            ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]|clk                                                                 ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[1]|clk                                                                 ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]|clk                                                                   ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[1]|clk                                                                   ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]|clk                                                                      ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[1]|clk                                                                      ;
; 6.254  ; 6.254        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|inclk[0]                                                                    ;
; 6.254  ; 6.254        ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|fast_clock~clkctrl|outclk                                                                      ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[0]|clk                                                                       ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe17a[1]|clk                                                                       ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0]|clk                                                                            ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]|clk                                                                            ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2]|clk                                                                            ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3]|clk                                                                            ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[0]|clk                                                                            ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[1]|clk                                                                            ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[2]|clk                                                                            ;
; 6.254  ; 6.254        ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|l_shiftreg3a[3]|clk                                                                            ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[0]            ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_dffpipe:h_dffpipe|dffe17a[1]            ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[0] ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_latch[1] ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[0]   ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|dataout_l_reg[1]   ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[0]      ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Fall       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|altlvds_rx0_lvds_ddio_in:ddio_in|ddio_l_reg[1]      ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[0]                                     ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[1]                                     ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[2]                                     ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg1a[3]                                     ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[0]                                     ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[1]                                     ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[2]                                     ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|l_shiftreg3a[3]                                     ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst99|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+
; 6.030  ; 6.246        ; 0.216          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 6.030  ; 6.246        ; 0.216          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 6.068  ; 6.252        ; 0.184          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 6.068  ; 6.252        ; 0.184          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
; 6.245  ; 6.245        ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 6.245  ; 6.245        ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 6.248  ; 6.248        ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 6.248  ; 6.248        ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 6.252  ; 6.252        ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst24|20|clk                                                            ;
; 6.252  ; 6.252        ; 0.000          ; High Pulse Width ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst25|20|clk                                                            ;
; 6.255  ; 6.255        ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0] ;
; 6.255  ; 6.255        ; 0.000          ; Low Pulse Width  ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst99|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk   ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst24|20                                                         ;
; 10.500 ; 12.500       ; 2.000          ; Min Period       ; inst99|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; 74374b:inst25|20                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]'                                                                                                                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                        ; Clock Edge ; Target                                                                                          ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+
; 24.782 ; 24.998       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 24.782 ; 24.998       ; 0.216          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
; 24.816 ; 25.000       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 24.816 ; 25.000       ; 0.184          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
; 24.996 ; 24.996       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                        ;
; 24.996 ; 24.996       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                         ;
; 24.996 ; 24.996       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]              ;
; 24.996 ; 24.996       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                ;
; 25.004 ; 25.004       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[15]|clk                                        ;
; 25.004 ; 25.004       ; 0.000          ; High Pulse Width ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|rx_reg[7]|clk                                         ;
; 25.004 ; 25.004       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|inclk[0]              ;
; 25.004 ; 25.004       ; 0.000          ; Low Pulse Width  ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; inst1|ALTLVDS_RX_component|auto_generated|wire_lvds_rx_pll_clk[1]~clkctrl|outclk                ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[15] ;
; 48.000 ; 50.000       ; 2.000          ; Min Period       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; Rise       ; altlvds_rx0:inst1|altlvds_rx:ALTLVDS_RX_component|altlvds_rx0_lvds_rx:auto_generated|rx_reg[7]  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; 0.129 ; 0.447 ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; 0.055 ; 0.500 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 3.982 ; 4.531 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 4.458 ; 5.099 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; 0.304  ; -0.005 ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; 0.161  ; -0.304 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -3.606 ; -4.143 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -4.065 ; -4.688 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                      ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 2.157 ; 2.542 ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 2.157 ; 2.542 ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 4.056 ; 4.713 ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 4.973 ; 5.706 ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 4.604 ; 5.308 ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 4.791 ; 5.509 ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 4.634 ; 5.334 ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 4.634 ; 5.334 ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 4.604 ; 5.308 ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 4.973 ; 5.706 ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 4.791 ; 5.509 ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 4.973 ; 5.706 ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 4.056 ; 4.713 ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 4.973 ; 5.706 ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 4.604 ; 5.308 ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 4.791 ; 5.509 ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 4.634 ; 5.334 ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 4.634 ; 5.334 ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 4.604 ; 5.308 ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 4.973 ; 5.706 ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 4.791 ; 5.509 ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 4.973 ; 5.706 ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 4.174 ; 4.216 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 3.071 ; 3.564 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 3.071 ; 3.564 ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 5.531 ; 5.616 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 5.162 ; 5.218 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 5.349 ; 5.419 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 5.192 ; 5.244 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 5.192 ; 5.244 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 5.162 ; 5.218 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 5.531 ; 5.616 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 5.349 ; 5.419 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 5.531 ; 5.616 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 5.178 ;       ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 4.262 ;       ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;       ; 5.294 ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;       ; 4.278 ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 2.141 ; 2.527 ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 2.141 ; 2.527 ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 3.961 ; 4.608 ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 3.508 ; 3.513 ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 3.508 ; 3.513 ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 3.689 ; 3.706 ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 3.537 ; 3.538 ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 3.537 ; 3.538 ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 3.508 ; 3.513 ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 3.863 ; 3.895 ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 3.689 ; 3.706 ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 3.863 ; 3.895 ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 3.961 ; 4.608 ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 4.452 ; 5.150 ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 4.452 ; 5.150 ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 4.633 ; 5.343 ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 4.481 ; 5.175 ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 4.481 ; 5.175 ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 4.452 ; 5.150 ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 4.807 ; 5.532 ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 4.633 ; 5.343 ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 4.807 ; 5.532 ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 3.470 ; 3.430 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 3.054 ; 3.548 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 3.054 ; 3.548 ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 4.936 ; 4.964 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 4.936 ; 4.964 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 5.117 ; 5.157 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 4.965 ; 4.989 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 4.965 ; 4.989 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 4.936 ; 4.964 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 5.291 ; 5.346 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 5.117 ; 5.157 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 5.291 ; 5.346 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 5.000 ;       ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 4.084 ;       ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;       ; 5.115 ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;       ; 4.099 ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 3.277 ;    ;    ; 3.817 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 4.199 ;    ;    ; 4.846 ;
; EOS_A           ; EOSA           ; 3.240 ;    ;    ; 3.780 ;
; EOS_B           ; EOSB           ; 4.200 ;    ;    ; 4.848 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 3.334 ;    ;    ; 3.892 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 3.287 ;    ;    ; 3.806 ;
; Hsync           ; Hs2            ; 3.253 ;    ;    ; 3.793 ;
; IO1             ; V17            ; 3.296 ;    ;    ; 3.843 ;
; IO2             ; T18            ; 3.049 ;    ;    ; 3.542 ;
; IO3             ; PDWN           ; 4.172 ;    ;    ; 4.812 ;
; IO4             ; DTP            ; 3.266 ;    ;    ; 3.811 ;
; IO5             ; IO_5           ; 4.204 ;    ;    ; 4.843 ;
; IO6             ; IO_6           ; 3.284 ;    ;    ; 3.830 ;
; IO7             ; IO_7           ; 3.356 ;    ;    ; 3.906 ;
; IO8             ; IO_8           ; 3.271 ;    ;    ; 3.818 ;
; IO9             ; IO_9           ; 3.252 ;    ;    ; 3.792 ;
; IO10            ; IO_10          ; 3.286 ;    ;    ; 3.832 ;
; IO11            ; IO_11          ; 3.282 ;    ;    ; 3.823 ;
; IO12            ; IO_12          ; 2.218 ;    ;    ; 2.571 ;
; IO13            ; IO_13          ; 2.212 ;    ;    ; 2.558 ;
; IO14            ; IO_14          ; 3.283 ;    ;    ; 3.830 ;
; IO15            ; IO_15          ; 3.248 ;    ;    ; 3.788 ;
; IO16            ; IO_16          ; 3.288 ;    ;    ; 3.808 ;
+-----------------+----------------+-------+----+----+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 3.209 ;    ;    ; 3.743 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 4.131 ;    ;    ; 4.770 ;
; EOS_A           ; EOSA           ; 3.173 ;    ;    ; 3.706 ;
; EOS_B           ; EOSB           ; 4.132 ;    ;    ; 4.772 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 3.265 ;    ;    ; 3.815 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 3.225 ;    ;    ; 3.739 ;
; Hsync           ; Hs2            ; 3.186 ;    ;    ; 3.719 ;
; IO1             ; V17            ; 3.228 ;    ;    ; 3.768 ;
; IO2             ; T18            ; 3.034 ;    ;    ; 3.528 ;
; IO3             ; PDWN           ; 4.105 ;    ;    ; 4.738 ;
; IO4             ; DTP            ; 3.198 ;    ;    ; 3.736 ;
; IO5             ; IO_5           ; 4.138 ;    ;    ; 4.769 ;
; IO6             ; IO_6           ; 3.216 ;    ;    ; 3.755 ;
; IO7             ; IO_7           ; 3.286 ;    ;    ; 3.829 ;
; IO8             ; IO_8           ; 3.203 ;    ;    ; 3.743 ;
; IO9             ; IO_9           ; 3.185 ;    ;    ; 3.718 ;
; IO10            ; IO_10          ; 3.219 ;    ;    ; 3.757 ;
; IO11            ; IO_11          ; 3.215 ;    ;    ; 3.749 ;
; IO12            ; IO_12          ; 2.204 ;    ;    ; 2.557 ;
; IO13            ; IO_13          ; 2.198 ;    ;    ; 2.544 ;
; IO14            ; IO_14          ; 3.216 ;    ;    ; 3.755 ;
; IO15            ; IO_15          ; 3.182 ;    ;    ; 3.714 ;
; IO16            ; IO_16          ; 3.226 ;    ;    ; 3.740 ;
+-----------------+----------------+-------+----+----+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 4.545 ; 4.541 ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 4.545 ; 4.541 ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 4.773 ; 4.769 ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 4.749 ; 4.745 ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 4.749 ; 4.745 ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 4.545 ; 4.541 ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 5.023 ; 5.019 ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 4.773 ; 4.769 ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 5.023 ; 5.019 ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 4.545 ; 4.541 ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 4.545 ; 4.541 ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 4.773 ; 4.769 ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 4.749 ; 4.745 ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 4.749 ; 4.745 ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 4.545 ; 4.541 ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 5.023 ; 5.019 ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 4.773 ; 4.769 ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 5.023 ; 5.019 ; Fall       ; CAM_FLD         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 3.614 ; 3.614 ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 3.614 ; 3.614 ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 3.834 ; 3.834 ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 3.810 ; 3.810 ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 3.810 ; 3.810 ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 3.614 ; 3.614 ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 4.074 ; 4.074 ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 3.834 ; 3.834 ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 4.074 ; 4.074 ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 3.614 ; 3.614 ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 3.614 ; 3.614 ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 3.834 ; 3.834 ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 3.810 ; 3.810 ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 3.810 ; 3.810 ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 3.614 ; 3.614 ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 4.074 ; 4.074 ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 3.834 ; 3.834 ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 4.074 ; 4.074 ; Fall       ; CAM_FLD         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 5.186     ; 5.186     ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 5.186     ; 5.186     ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 5.458     ; 5.458     ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 5.426     ; 5.426     ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 5.426     ; 5.426     ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 5.186     ; 5.186     ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 5.734     ; 5.734     ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 5.458     ; 5.458     ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 5.734     ; 5.734     ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 5.186     ; 5.186     ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 5.186     ; 5.186     ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 5.458     ; 5.458     ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 5.426     ; 5.426     ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 5.426     ; 5.426     ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 5.186     ; 5.186     ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 5.734     ; 5.734     ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 5.458     ; 5.458     ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 5.734     ; 5.734     ; Fall       ; CAM_FLD         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Q[*]      ; CAM_FLD    ; 4.246     ; 4.304     ; Rise       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 4.246     ; 4.304     ; Rise       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 4.508     ; 4.566     ; Rise       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 4.477     ; 4.535     ; Rise       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 4.477     ; 4.535     ; Rise       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 4.246     ; 4.304     ; Rise       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 4.772     ; 4.830     ; Rise       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 4.508     ; 4.566     ; Rise       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 4.772     ; 4.830     ; Rise       ; CAM_FLD         ;
; Q[*]      ; CAM_FLD    ; 4.246     ; 4.304     ; Fall       ; CAM_FLD         ;
;  Q[1]     ; CAM_FLD    ; 4.246     ; 4.304     ; Fall       ; CAM_FLD         ;
;  Q[2]     ; CAM_FLD    ; 4.508     ; 4.566     ; Fall       ; CAM_FLD         ;
;  Q[3]     ; CAM_FLD    ; 4.477     ; 4.535     ; Fall       ; CAM_FLD         ;
;  Q[4]     ; CAM_FLD    ; 4.477     ; 4.535     ; Fall       ; CAM_FLD         ;
;  Q[5]     ; CAM_FLD    ; 4.246     ; 4.304     ; Fall       ; CAM_FLD         ;
;  Q[6]     ; CAM_FLD    ; 4.772     ; 4.830     ; Fall       ; CAM_FLD         ;
;  Q[7]     ; CAM_FLD    ; 4.508     ; 4.566     ; Fall       ; CAM_FLD         ;
;  Q[8]     ; CAM_FLD    ; 4.772     ; 4.830     ; Fall       ; CAM_FLD         ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+---------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Clock                                                         ; Setup  ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+--------+--------+----------+---------+---------------------+
; Worst-case Slack                                              ; -2.514 ; -1.088 ; N/A      ; N/A     ; -3.000              ;
;  CAM_CLKA                                                     ; N/A    ; N/A    ; N/A      ; N/A     ; 2.250               ;
;  CAM_FLD                                                      ; -0.352 ; -1.088 ; N/A      ; N/A     ; -3.000              ;
;  Vsync                                                        ; -2.514 ; -0.191 ; N/A      ; N/A     ; -3.000              ;
;  inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 5.122  ; 0.191  ; N/A      ; N/A     ; 5.940               ;
;  inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 10.782 ; 0.284  ; N/A      ; N/A     ; 24.692              ;
;  inst99|altpll_component|auto_generated|pll1|clk[0]           ; 4.177  ; 5.640  ; N/A      ; N/A     ; 5.938               ;
; Design-wide TNS                                               ; -7.746 ; -1.088 ; 0.0      ; 0.0     ; -10.461             ;
;  CAM_CLKA                                                     ; N/A    ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  CAM_FLD                                                      ; -0.352 ; -1.088 ; N/A      ; N/A     ; -3.078              ;
;  Vsync                                                        ; -7.542 ; -0.573 ; N/A      ; N/A     ; -7.461              ;
;  inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  inst99|altpll_component|auto_generated|pll1|clk[0]           ; 0.000  ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------------------+--------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                             ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; 0.129 ; 0.447 ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; 0.755 ; 0.547 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; 5.008 ; 5.263 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; 6.068 ; 6.312 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+-------+-------+------------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                              ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+
; CAM_CLKA       ; CAM_FLD    ; 1.058  ; 0.765  ; Rise       ; CAM_FLD                                                      ;
; CAM_FLD        ; Vsync      ; 0.161  ; -0.029 ; Rise       ; Vsync                                                        ;
; LVDS_CHANNEL_1 ; CAM_CLKA   ; -3.606 ; -4.143 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
; LVDS_CHANNEL_2 ; CAM_CLKA   ; -4.065 ; -4.688 ; Fall       ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                        ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 4.305  ; 4.403  ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 4.305  ; 4.403  ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 8.310  ; 8.535  ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 10.530 ; 10.592 ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 9.735  ; 9.849  ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 10.139 ; 10.212 ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 9.775  ; 9.893  ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 9.775  ; 9.893  ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 9.735  ; 9.849  ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 10.530 ; 10.592 ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 10.139 ; 10.212 ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 10.530 ; 10.592 ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 8.310  ; 8.535  ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 10.530 ; 10.592 ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 9.735  ; 9.849  ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 10.139 ; 10.212 ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 9.775  ; 9.893  ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 9.775  ; 9.893  ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 9.735  ; 9.849  ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 10.530 ; 10.592 ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 10.139 ; 10.212 ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 10.530 ; 10.592 ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 9.052  ; 8.786  ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 5.770  ; 5.995  ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 5.770  ; 5.995  ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 11.475 ; 11.351 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 10.680 ; 10.608 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 11.084 ; 10.971 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 10.720 ; 10.652 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 10.720 ; 10.652 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 10.680 ; 10.608 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 11.475 ; 11.351 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 11.084 ; 10.971 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 11.475 ; 11.351 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 10.142 ;        ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 8.705  ;        ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;        ; 10.112 ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;        ; 8.537  ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+--------+--------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                              ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+
; CAM_PCLK    ; CAM_CLKA   ; 2.141 ; 2.527 ; Rise       ; CAM_CLKA                                           ;
; CAM_PCLK    ; CAM_CLKA   ; 2.141 ; 2.527 ; Fall       ; CAM_CLKA                                           ;
; CAM_FLD_OUT ; CAM_FLD    ; 3.961 ; 4.608 ; Rise       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 3.508 ; 3.513 ; Rise       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 3.508 ; 3.513 ; Rise       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 3.689 ; 3.706 ; Rise       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 3.537 ; 3.538 ; Rise       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 3.537 ; 3.538 ; Rise       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 3.508 ; 3.513 ; Rise       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 3.863 ; 3.895 ; Rise       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 3.689 ; 3.706 ; Rise       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 3.863 ; 3.895 ; Rise       ; CAM_FLD                                            ;
; CAM_FLD_OUT ; CAM_FLD    ; 3.961 ; 4.608 ; Fall       ; CAM_FLD                                            ;
; Q[*]        ; CAM_FLD    ; 4.452 ; 5.150 ; Fall       ; CAM_FLD                                            ;
;  Q[1]       ; CAM_FLD    ; 4.452 ; 5.150 ; Fall       ; CAM_FLD                                            ;
;  Q[2]       ; CAM_FLD    ; 4.633 ; 5.343 ; Fall       ; CAM_FLD                                            ;
;  Q[3]       ; CAM_FLD    ; 4.481 ; 5.175 ; Fall       ; CAM_FLD                                            ;
;  Q[4]       ; CAM_FLD    ; 4.481 ; 5.175 ; Fall       ; CAM_FLD                                            ;
;  Q[5]       ; CAM_FLD    ; 4.452 ; 5.150 ; Fall       ; CAM_FLD                                            ;
;  Q[6]       ; CAM_FLD    ; 4.807 ; 5.532 ; Fall       ; CAM_FLD                                            ;
;  Q[7]       ; CAM_FLD    ; 4.633 ; 5.343 ; Fall       ; CAM_FLD                                            ;
;  Q[8]       ; CAM_FLD    ; 4.807 ; 5.532 ; Fall       ; CAM_FLD                                            ;
; CAM_VS      ; Vsync      ; 3.470 ; 3.430 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 3.054 ; 3.548 ; Rise       ; Vsync                                              ;
; Vs2         ; Vsync      ; 3.054 ; 3.548 ; Fall       ; Vsync                                              ;
; Q[*]        ; CAM_CLKA   ; 4.936 ; 4.964 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[1]       ; CAM_CLKA   ; 4.936 ; 4.964 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[2]       ; CAM_CLKA   ; 5.117 ; 5.157 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[3]       ; CAM_CLKA   ; 4.965 ; 4.989 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[4]       ; CAM_CLKA   ; 4.965 ; 4.989 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[5]       ; CAM_CLKA   ; 4.936 ; 4.964 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[6]       ; CAM_CLKA   ; 5.291 ; 5.346 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[7]       ; CAM_CLKA   ; 5.117 ; 5.157 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
;  Q[8]       ; CAM_CLKA   ; 5.291 ; 5.346 ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ; 5.000 ;       ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ; 4.084 ;       ; Rise       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK1    ; CAM_CLKA   ;       ; 5.115 ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
; SYS_CLK2    ; CAM_CLKA   ;       ; 4.099 ; Fall       ; inst99|altpll_component|auto_generated|pll1|clk[0] ;
+-------------+------------+-------+-------+------------+----------------------------------------------------+


+------------------------------------------------------------+
; Progagation Delay                                          ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 6.733 ;    ;    ; 6.859 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 8.199 ;    ;    ; 8.470 ;
; EOS_A           ; EOSA           ; 6.708 ;    ;    ; 6.824 ;
; EOS_B           ; EOSB           ; 8.199 ;    ;    ; 8.474 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 6.833 ;    ;    ; 6.987 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 6.559 ;    ;    ; 6.781 ;
; Hsync           ; Hs2            ; 6.705 ;    ;    ; 6.830 ;
; IO1             ; V17            ; 6.761 ;    ;    ; 6.902 ;
; IO2             ; T18            ; 5.723 ;    ;    ; 5.950 ;
; IO3             ; PDWN           ; 8.149 ;    ;    ; 8.411 ;
; IO4             ; DTP            ; 6.732 ;    ;    ; 6.867 ;
; IO5             ; IO_5           ; 8.168 ;    ;    ; 8.430 ;
; IO6             ; IO_6           ; 6.762 ;    ;    ; 6.897 ;
; IO7             ; IO_7           ; 6.914 ;    ;    ; 7.015 ;
; IO8             ; IO_8           ; 6.768 ;    ;    ; 6.889 ;
; IO9             ; IO_9           ; 6.698 ;    ;    ; 6.825 ;
; IO10            ; IO_10          ; 6.752 ;    ;    ; 6.887 ;
; IO11            ; IO_11          ; 6.759 ;    ;    ; 6.875 ;
; IO12            ; IO_12          ; 4.342 ;    ;    ; 4.427 ;
; IO13            ; IO_13          ; 4.344 ;    ;    ; 4.425 ;
; IO14            ; IO_14          ; 6.746 ;    ;    ; 6.886 ;
; IO15            ; IO_15          ; 6.691 ;    ;    ; 6.817 ;
; IO16            ; IO_16          ; 6.561 ;    ;    ; 6.783 ;
+-----------------+----------------+-------+----+----+-------+


+------------------------------------------------------------+
; Minimum Progagation Delay                                  ;
+-----------------+----------------+-------+----+----+-------+
; Input Port      ; Output Port    ; RR    ; RF ; FR ; FF    ;
+-----------------+----------------+-------+----+----+-------+
; DATA_CLK_OUT_A  ; DATA_CLK_OUTA  ; 3.209 ;    ;    ; 3.743 ;
; DATA_CLK_OUT_B  ; DATA_CLK_OUTB  ; 4.131 ;    ;    ; 4.770 ;
; EOS_A           ; EOSA           ; 3.173 ;    ;    ; 3.706 ;
; EOS_B           ; EOSB           ; 4.132 ;    ;    ; 4.772 ;
; FRAME_CLK_OUT_A ; FRAME_CLK_OUTA ; 3.265 ;    ;    ; 3.815 ;
; FRAME_CLK_OUT_B ; FRAME_CLK_OUTB ; 3.225 ;    ;    ; 3.739 ;
; Hsync           ; Hs2            ; 3.186 ;    ;    ; 3.719 ;
; IO1             ; V17            ; 3.228 ;    ;    ; 3.768 ;
; IO2             ; T18            ; 3.034 ;    ;    ; 3.528 ;
; IO3             ; PDWN           ; 4.105 ;    ;    ; 4.738 ;
; IO4             ; DTP            ; 3.198 ;    ;    ; 3.736 ;
; IO5             ; IO_5           ; 4.138 ;    ;    ; 4.769 ;
; IO6             ; IO_6           ; 3.216 ;    ;    ; 3.755 ;
; IO7             ; IO_7           ; 3.286 ;    ;    ; 3.829 ;
; IO8             ; IO_8           ; 3.203 ;    ;    ; 3.743 ;
; IO9             ; IO_9           ; 3.185 ;    ;    ; 3.718 ;
; IO10            ; IO_10          ; 3.219 ;    ;    ; 3.757 ;
; IO11            ; IO_11          ; 3.215 ;    ;    ; 3.749 ;
; IO12            ; IO_12          ; 2.204 ;    ;    ; 2.557 ;
; IO13            ; IO_13          ; 2.198 ;    ;    ; 2.544 ;
; IO14            ; IO_14          ; 3.216 ;    ;    ; 3.755 ;
; IO15            ; IO_15          ; 3.182 ;    ;    ; 3.714 ;
; IO16            ; IO_16          ; 3.226 ;    ;    ; 3.740 ;
+-----------------+----------------+-------+----+----+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DATA_READY     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_PCLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_HS         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_VS         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FRAME_CLK_OUTB ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FRAME_CLK_OUTA ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA_CLK_OUTA  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATA_CLK_OUTB  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EOSA           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EOSB           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; START_A        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; START_B        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PLL_LOCK_A     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PLL_LOCK_B     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SYS_CLK2       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SYS_CLK1       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PDWN           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DTP            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_5           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_6           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_7           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_8           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_9           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_10          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_11          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_12          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_13          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_14          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_15          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_16          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; V17            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; T18            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vs2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Hs2            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CAM_FLD_OUT    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[12]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[11]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[10]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[9]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[8]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[7]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[6]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[5]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[4]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[3]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[2]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Q[1]           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; CMOS_OE        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CMOS_OE                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Hsync                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CAM_CLKA                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CAM_FLD                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Vsync                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FRAME_CLK_OUT_B         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; FRAME_CLK_OUT_A         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA_CLK_OUT_A          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA_CLK_OUT_B          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EOS_A                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EOS_B                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO3                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO4                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO5                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO6                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO7                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO9                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO10                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO11                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO12                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO13                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO14                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO15                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO1                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO2                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_8          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_7          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_6          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_5          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_4          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_3          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_1          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; LVDS_CHANNEL_2          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DATA_READY     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; CAM_PCLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; CAM_HS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; CAM_VS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; FRAME_CLK_OUTB ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; FRAME_CLK_OUTA ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTA  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTB  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; EOSA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; EOSB           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; START_A        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; START_B        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; PLL_LOCK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; PLL_LOCK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; SYS_CLK2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; SYS_CLK1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; PDWN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; DTP            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; IO_5           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; IO_6           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; IO_7           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; IO_8           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; IO_9           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; IO_10          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; IO_11          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; IO_12          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; IO_13          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; IO_14          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; IO_15          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; IO_16          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; V17            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; T18            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; Vs2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.33 V              ; -0.00205 V          ; 0.092 V                              ; 0.051 V                              ; 3.98e-09 s                  ; 3.76e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.33 V             ; -0.00205 V         ; 0.092 V                             ; 0.051 V                             ; 3.98e-09 s                 ; 3.76e-09 s                 ; Yes                       ; Yes                       ;
; Hs2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; CAM_FLD_OUT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; Q[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; Q[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.35 V              ; -0.00112 V          ; 0.061 V                              ; 0.002 V                              ; 4.84e-10 s                  ; 4.97e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.35 V             ; -0.00112 V         ; 0.061 V                             ; 0.002 V                             ; 4.84e-10 s                 ; 4.97e-10 s                 ; Yes                       ; Yes                       ;
; Q[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00616 V          ; 0.065 V                              ; 0.016 V                              ; 6.89e-10 s                  ; 6.77e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00616 V         ; 0.065 V                             ; 0.016 V                             ; 6.89e-10 s                 ; 6.77e-10 s                 ; Yes                       ; Yes                       ;
; Q[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.9e-07 V                    ; 2.33 V              ; -0.00201 V          ; 0.092 V                              ; 0.05 V                               ; 3.78e-09 s                  ; 3.59e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.9e-07 V                   ; 2.33 V             ; -0.00201 V         ; 0.092 V                             ; 0.05 V                              ; 3.78e-09 s                 ; 3.59e-09 s                 ; Yes                       ; Yes                       ;
; Q[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; Q[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; Q[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; Q[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; Q[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; Q[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; Q[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; Q[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; CMOS_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.95e-07 V                   ; 2.34 V              ; -0.00561 V          ; 0.078 V                              ; 0.022 V                              ; 9.09e-10 s                  ; 8.84e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.95e-07 V                  ; 2.34 V             ; -0.00561 V         ; 0.078 V                             ; 0.022 V                             ; 9.09e-10 s                 ; 8.84e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.53e-07 V                   ; 2.34 V              ; -0.00853 V          ; 0.106 V                              ; 0.017 V                              ; 6.53e-10 s                  ; 5.54e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.53e-07 V                  ; 2.34 V             ; -0.00853 V         ; 0.106 V                             ; 0.017 V                             ; 6.53e-10 s                 ; 5.54e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.51e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.118 V                              ; 0.017 V                              ; 8.67e-10 s                  ; 1.08e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.51e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.118 V                             ; 0.017 V                             ; 8.67e-10 s                 ; 1.08e-09 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DATA_READY     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; CAM_PCLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; CAM_HS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; CAM_VS         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; FRAME_CLK_OUTB ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; FRAME_CLK_OUTA ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTA  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DATA_CLK_OUTB  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; EOSA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; EOSB           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; START_A        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; START_B        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; PLL_LOCK_A     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; PLL_LOCK_B     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; SYS_CLK2       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; SYS_CLK1       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; PDWN           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; DTP            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IO_5           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; IO_6           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IO_7           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IO_8           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IO_9           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IO_10          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IO_11          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IO_12          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IO_13          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; IO_14          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IO_15          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; IO_16          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; V17            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; T18            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; Vs2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; Hs2            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; CAM_FLD_OUT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Q[12]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; Q[11]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; Q[10]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; Q[9]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; Q[8]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Q[7]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Q[6]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Q[5]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Q[4]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Q[3]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Q[2]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; Q[1]           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; CMOS_OE        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CAM_CLKA                                                     ; CAM_FLD                                                      ; 1        ; 1        ; 0        ; 0        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10       ; 2        ; 0        ; 2        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 2        ; 0        ; 0        ; 0        ;
; CAM_FLD                                                      ; Vsync                                                        ; 6        ; 6        ; 0        ; 0        ;
; Vsync                                                        ; Vsync                                                        ; 24       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CAM_CLKA                                                     ; CAM_FLD                                                      ; 1        ; 1        ; 0        ; 0        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; 10       ; 2        ; 0        ; 2        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] ; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] ; inst99|altpll_component|auto_generated|pll1|clk[0]           ; 2        ; 0        ; 0        ; 0        ;
; CAM_FLD                                                      ; Vsync                                                        ; 6        ; 6        ; 0        ; 0        ;
; Vsync                                                        ; Vsync                                                        ; 24       ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 28    ; 28   ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 63    ; 63   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Oct 12 15:43:26 2012
Info: Command: quartus_sta M2FS-Data-Formatter -c M2FS-Data-Formatter
Info: qsta_default_script.tcl version: #2
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'M2FS-Data-Formatter.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 6.250 -waveform {0.000 3.125} -name CAM_CLKA CAM_CLKA
    Info (332110): create_generated_clock -source {inst99|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst99|altpll_component|auto_generated|pll1|clk[0]} {inst99|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]} -divide_by 2 -phase -90.00 -duty_cycle 50.00 -name {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]} {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0]}
    Info (332110): create_generated_clock -source {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|inclk[0]} -divide_by 8 -phase -22.50 -duty_cycle 50.00 -name {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]} {inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Vsync Vsync
    Info (332105): create_clock -period 1.000 -name CAM_FLD CAM_FLD
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] with master clock period: 6.250 found on PLL node: inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] does not match the master clock period requirement: 12.500
    Warning (332056): Clock: inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] with master clock period: 6.250 found on PLL node: inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] does not match the master clock period requirement: 12.500
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.514
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.514        -7.542 Vsync 
    Info (332119):    -0.204        -0.204 CAM_FLD 
    Info (332119):     5.122         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     5.196         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.782         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info (332146): Worst-case hold slack is -1.027
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.027        -1.027 CAM_FLD 
    Info (332119):     0.102         0.000 Vsync 
    Info (332119):     0.498         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     0.786         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     5.640         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -7.461 Vsync 
    Info (332119):    -3.000        -3.000 CAM_FLD 
    Info (332119):     2.250         0.000 CAM_CLKA 
    Info (332119):     5.938         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.940         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    24.692         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] with master clock period: 6.250 found on PLL node: inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] does not match the master clock period requirement: 12.500
    Warning (332056): Clock: inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] with master clock period: 6.250 found on PLL node: inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] does not match the master clock period requirement: 12.500
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.224
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.224        -6.672 Vsync 
    Info (332119):    -0.168        -0.168 CAM_FLD 
    Info (332119):     4.870         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.229         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    10.898         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info (332146): Worst-case hold slack is -1.088
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.088        -1.088 CAM_FLD 
    Info (332119):     0.236         0.000 Vsync 
    Info (332119):     0.466         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     0.690         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     6.127         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -7.461 Vsync 
    Info (332119):    -3.000        -3.000 CAM_FLD 
    Info (332119):     2.250         0.000 CAM_CLKA 
    Info (332119):     5.944         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.946         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    24.696         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] with master clock period: 6.250 found on PLL node: inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] does not match the master clock period requirement: 12.500
    Warning (332056): Clock: inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] with master clock period: 6.250 found on PLL node: inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] does not match the master clock period requirement: 12.500
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.467
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.467        -1.401 Vsync 
    Info (332119):    -0.352        -0.352 CAM_FLD 
    Info (332119):     4.177         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.740         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):    11.690         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info (332146): Worst-case hold slack is -0.334
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.334        -0.334 CAM_FLD 
    Info (332119):    -0.191        -0.573 Vsync 
    Info (332119):     0.191         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     0.284         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
    Info (332119):     7.401         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000        -6.168 Vsync 
    Info (332119):    -3.000        -3.078 CAM_FLD 
    Info (332119):     2.250         0.000 CAM_CLKA 
    Info (332119):     6.024         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[0] 
    Info (332119):     6.030         0.000 inst99|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    24.782         0.000 inst1|ALTLVDS_RX_component|auto_generated|lvds_rx_pll|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 329 megabytes
    Info: Processing ended: Fri Oct 12 15:43:30 2012
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


