#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct  4 09:16:39 2019
# Process ID: 4048
# Current directory: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3536 C:\Users\Malav\Documents\EE316Lab\LabWork\Lab3_2\Lab3_2.xpr
# Log file: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/vivado.log
# Journal file: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:47 ; elapsed = 00:00:19 . Memory (MB): peak = 697.496 ; gain = 75.535
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
[Fri Oct  4 09:19:32 2019] Launched synth_1...
Run output will be captured here: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/Malav/Documents/EE316Lab/LabWork/EE316_Lab3/Lab_3.srcs/sim_1/new/tb_segment.v
update_compile_order -fileset sim_1
launch_runs impl_1 -jobs 2
[Fri Oct  4 09:23:09 2019] Launched impl_1...
Run output will be captured here: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct  4 09:30:15 2019] Launched impl_1...
Run output will be captured here: C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.runs/impl_1/runme.log
open_hw
open_hw: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 744.387 ; gain = 0.000
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183737118A
open_hw_target: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1876.570 ; gain = 1122.664
set_property PROGRAM.FILE {C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.runs/impl_1/segment_display.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.runs/impl_1/segment_display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_Documents/segment_display.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_segment' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_segment_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.srcs/sources_1/new/segment_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_display
INFO: [VRFC 10-2458] undeclared symbol g4, assumed default net type wire [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.srcs/sources_1/new/segment_display.v:73]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.srcs/sim_1/new/tb_segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_segment
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.sim/sim_1/behav/xsim'
"xelab -wto b3b8889d8a91458abba2b5abfc5b9f6b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_segment_behav xil_defaultlib.tb_segment xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto b3b8889d8a91458abba2b5abfc5b9f6b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_segment_behav xil_defaultlib.tb_segment xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.srcs/sources_1/new/segment_display.v:10]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.srcs/sources_1/new/segment_display.v:11]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.srcs/sources_1/new/segment_display.v:12]
WARNING: [VRFC 10-277] actual bit length 32 differs from formal bit length 1 [C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.srcs/sources_1/new/segment_display.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.segment_display
Compiling module xil_defaultlib.tb_segment
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_segment_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.sim/sim_1/behav/xsim/xsim.dir/tb_segment_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.sim/sim_1/behav/xsim/xsim.dir/tb_segment_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Oct  4 09:40:33 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 108.750 ; gain = 23.422
INFO: [Common 17-206] Exiting Webtalk at Fri Oct  4 09:40:33 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 1917.027 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Malav/Documents/EE316Lab/LabWork/Lab3_2/Lab3_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_segment_behav -key {Behavioral:sim_1:Functional:tb_segment} -tclbatch {tb_segment.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
