#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 18 12:02:31 2023
# Process ID: 7676
# Current directory: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2656 C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.xpr
# Log file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/vivado.log
# Journal file: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor\vivado.jou
# Running On: DESKTOP-BRUHM76, OS: Windows, CPU Frequency: 3912 MHz, CPU Physical cores: 2, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.xpr
WARNING: [Board 49-91] Board repository path 'C:/Users/MatiOliva/Documents/brd' does not exist, it will not be used to search board files.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-91] Board repository path 'C:/Users/MatiOliva/Documents/brd' does not exist, it will not be used to search board files.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 1172.793 ; gain = 399.547
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - trig
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - rst
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- anton-potocnik:user:axi_bram_reader:1.0 - axi_bram_reader_1
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:bram_writer:1.0 - bram_writer_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Successfully read diagram <system> from block design file <C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1185.176 ; gain = 12.383
update_compile_order -fileset sources_1
add_files -norecurse -scan_for_includes C:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/my_cores/promedio_lineal.v
import_files -norecurse C:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/my_cores/promedio_lineal.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference promedio_lineal promedio_lineal_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/cores'.
set_property location {3 948 76} [get_bd_cells promedio_lineal_0]
connect_bd_net [get_bd_pins promedio_lineal_0/clk] [get_bd_pins axis_red_pitaya_adc_0/adc_clk]
connect_bd_net [get_bd_pins promedio_lineal_0/reset_n] [get_bd_pins rst_ps7_0_125M/peripheral_aresetn]
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT1_tvalid]
delete_bd_objs [get_bd_nets signal_split_0_M_AXIS_PORT1_tdata]
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tdata] [get_bd_pins promedio_lineal_0/data]
WARNING: [BD 41-1306] The connection to interface pin </signal_split_0/M_AXIS_PORT1_tdata> is being overridden by the user with net <signal_split_0_M_AXIS_PORT1_tdata>. This pin will not be connected as a part of interface connection <M_AXIS_PORT1>.
connect_bd_net [get_bd_pins signal_split_0/M_AXIS_PORT1_tvalid] [get_bd_pins promedio_lineal_0/data_valid]
WARNING: [BD 41-1306] The connection to interface pin </signal_split_0/M_AXIS_PORT1_tvalid> is being overridden by the user with net <signal_split_0_M_AXIS_PORT1_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS_PORT1>.
connect_bd_net [get_bd_pins promedio_lineal_0/data_out] [get_bd_pins bram_writer_0/data]
connect_bd_net [get_bd_pins promedio_lineal_0/data_out_valid] [get_bd_pins bram_writer_0/data_valid]
update_module_reference system_promedio_lineal_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/cores'.
Upgrading 'C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_promedio_lineal_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'data' width 32 differs from original width 16
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_promedio_lineal_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_promedio_lineal_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1354.707 ; gain = 18.641
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /axis_red_pitaya_dac_0/S_AXIS have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_1/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block promedio_lineal_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_promedio_lineal_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_promedio_lineal_0_0
[Thu May 18 12:42:46 2023] Launched system_promedio_lineal_0_0_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_promedio_lineal_0_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_promedio_lineal_0_0_synth_1/runme.log
system_auto_pc_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_auto_pc_0_synth_1/runme.log
synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/synth_1/runme.log
[Thu May 18 12:42:46 2023] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:42 . Memory (MB): peak = 1607.406 ; gain = 252.699
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1754.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 76 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[0]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'DIFF_TERM' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for DIFF_TERM but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'system_i/util_ds_buf_1/IBUF_OUT[1]' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[0]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'SLEW' constraint because net 'system_i/util_ds_buf_2/OBUF_IN[1]' is not directly connected to top level port. Synthesis is ignored for SLEW but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.489 . Memory (MB): peak = 2447.602 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.489 . Memory (MB): peak = 2447.602 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2447.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2557.672 ; gain = 920.574
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list \
  CONFIG.DIN_FROM {31} \
  CONFIG.DIN_TO {15} \
] [get_bd_cells xlslice_0]
set_property location {7 2197 715} [get_bd_cells xlslice_0]
update_module_reference system_promedio_lineal_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/cores'.
Upgrading 'C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_promedio_lineal_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'N_averaged_samples'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_promedio_lineal_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_promedio_lineal_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2728.484 ; gain = 5.105
connect_bd_net [get_bd_pins xlslice_0/Din] [get_bd_pins axi_gpio_0/gpio_io_o]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins promedio_lineal_0/N_averaged_samples]
save_bd_design
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /axis_red_pitaya_dac_0/S_AXIS have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_1/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/promedio_lineal_0/N_averaged_samples'(16) to pin '/xlslice_0/Dout'(17) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/promedio_lineal_0/N_averaged_samples'(16) to pin '/xlslice_0/Dout'(17) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block promedio_lineal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_promedio_lineal_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 3.536 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_promedio_lineal_0_0
[Thu May 18 13:23:27 2023] Launched system_promedio_lineal_0_0_synth_1, synth_1...
Run output will be captured here:
system_promedio_lineal_0_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_promedio_lineal_0_0_synth_1/runme.log
synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/synth_1/runme.log
[Thu May 18 13:23:27 2023] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 2728.484 ; gain = 0.000
reset_run impl_1
startgroup
set_property CONFIG.DIN_TO {16} [get_bd_cells xlslice_0]
endgroup
save_bd_design
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /axis_red_pitaya_dac_0/S_AXIS have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_1/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 3.701 MB.
[Thu May 18 13:26:30 2023] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/synth_1/runme.log
[Thu May 18 13:26:30 2023] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 2731.793 ; gain = 3.309
report_ip_status -name ip_status 
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd}
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property -dict [list \
  CONFIG.Algorithm {Minimum_Area} \
  CONFIG.Assume_Synchronous_Clk {false} \
  CONFIG.Enable_A {Use_ENA_Pin} \
  CONFIG.Memory_Type {True_Dual_Port_RAM} \
  CONFIG.Primitive {512x36} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Write_Depth_A {65536} \
  CONFIG.Write_Width_A {32} \
] [get_bd_cells blk_mem_gen_1]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'Primitive' from '8kx2' to '512x36' has been ignored for IP 'blk_mem_gen_1'
endgroup
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd}
set_property offset 0x40000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_reader_1_reg0}]
open_bd_design {C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd}
ipx::edit_ip_in_project -upgrade true -name axi_bram_reader_v1_0_project -directory C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.tmp/axi_bram_reader_v1_0_project c:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/cores/axi_bram_reader_v1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/matioliva/documents/04-redpitaya/adquisidor/adquisidor/adquisidor.tmp/axi_bram_reader_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2792.770 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/cores'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2792.770 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
startgroup
set_property -dict [list \
  CONFIG.BRAM_ADDR_WIDTH {20} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {20} \
] [get_bd_cells axi_bram_reader_1]
endgroup
set_property range 64K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_reader_1_reg0}]
startgroup
set_property -dict [list \
  CONFIG.BRAM_ADDR_WIDTH {16} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {16} \
] [get_bd_cells axi_bram_reader_1]
endgroup
startgroup
set_property -dict [list \
  CONFIG.ADDR_WIDTH {16} \
  CONFIG.MEMORY_SIZE {65535} \
] [get_bd_cells bram_writer_0]
endgroup
startgroup
set_property CONFIG.MEMORY_SIZE {65536} [get_bd_cells bram_writer_0]
endgroup
save_bd_design
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
connect_bd_net [get_bd_ports led_o] [get_bd_pins bram_writer_0/finished]
startgroup
endgroup
save_bd_design
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/synth_1/system_wrapper.dcp
reset_run system_bram_writer_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: 
    ::xilinx.com_ip_processing_system7_5.5::pre_propagate Line 2
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: 
    update_contents Line 5
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: 
    ::xilinx.com_ip_blk_mem_gen_8.4::pre_propagate Line 2
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: 
    reset_address_map Line 2
ERROR: [BD 41-1273] Error running pre_propagate TCL procedure: 
    ::xilinx.com_ip_axi_protocol_converter_2.1::pre_propagate Line 5
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd 
1
INFO: [Common 17-344] 'launch_runs' was cancelled
update_module_reference system_bram_writer_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'user_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'bram_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'bram_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'bram_rst'.
WARNING: [IP_Flow 19-5661] Bus Interface 'bram_clk' does not have any bus interfaces associated with it.
CRITICAL WARNING: [IP_Flow 19-4751] Bus Interface 'bram_clk': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/cores'.
Upgrading 'C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_bram_writer_0_0 to use current project options
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2809.891 ; gain = 13.676
reset_run system_util_ds_buf_1_0_synth_1
reset_run system_util_ds_buf_2_0_synth_1
reset_run system_processing_system7_0_0_synth_1
reset_run system_axis_red_pitaya_adc_0_0_synth_1
reset_run system_signal_split_0_0_synth_1
reset_run system_clk_wiz_0_0_synth_1
reset_run system_dds_compiler_0_0_synth_1
reset_run system_axis_constant_0_0_synth_1
reset_run system_axis_red_pitaya_dac_0_0_synth_1
reset_run system_promedio_lineal_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /axis_red_pitaya_dac_0/S_AXIS have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_1/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_ds_buf_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block trig .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_reader_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_red_pitaya_adc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_writer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_split_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_red_pitaya_dac_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dds_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_constant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block promedio_lineal_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_bram_reader_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_gpio_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axis_constant_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axis_red_pitaya_adc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axis_red_pitaya_dac_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_blk_mem_gen_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_bram_writer_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_dds_compiler_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_promedio_lineal_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_rst_ps7_0_125M_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_signal_split_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_ds_buf_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_util_ds_buf_2_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 3.701 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_bram_reader_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_gpio_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axis_red_pitaya_dac_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 33767e0151020c3c to dir: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/3/3/33767e0151020c3c/system_axis_red_pitaya_dac_0_0.dcp to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/3/3/33767e0151020c3c/system_axis_red_pitaya_dac_0_0_sim_netlist.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/3/3/33767e0151020c3c/system_axis_red_pitaya_dac_0_0_sim_netlist.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/3/3/33767e0151020c3c/system_axis_red_pitaya_dac_0_0_stub.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/3/3/33767e0151020c3c/system_axis_red_pitaya_dac_0_0_stub.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_dac_0_0/system_axis_red_pitaya_dac_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_red_pitaya_dac_0_0, cache-ID = 33767e0151020c3c; cache size = 3.701 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axis_constant_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry f5498cc1a1253587 to dir: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_constant_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/f/5/f5498cc1a1253587/system_axis_constant_0_0.dcp to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_constant_0_0/system_axis_constant_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_constant_0_0/system_axis_constant_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/f/5/f5498cc1a1253587/system_axis_constant_0_0_sim_netlist.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_constant_0_0/system_axis_constant_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_constant_0_0/system_axis_constant_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/f/5/f5498cc1a1253587/system_axis_constant_0_0_sim_netlist.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_constant_0_0/system_axis_constant_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_constant_0_0/system_axis_constant_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/f/5/f5498cc1a1253587/system_axis_constant_0_0_stub.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_constant_0_0/system_axis_constant_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_constant_0_0/system_axis_constant_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/f/5/f5498cc1a1253587/system_axis_constant_0_0_stub.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_constant_0_0/system_axis_constant_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_constant_0_0/system_axis_constant_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_constant_0_0, cache-ID = f5498cc1a1253587; cache size = 3.701 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_clk_wiz_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry be8cd3489f1705e6 to dir: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_clk_wiz_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/b/e/be8cd3489f1705e6/system_clk_wiz_0_0.dcp to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/b/e/be8cd3489f1705e6/system_clk_wiz_0_0_sim_netlist.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/b/e/be8cd3489f1705e6/system_clk_wiz_0_0_sim_netlist.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/b/e/be8cd3489f1705e6/system_clk_wiz_0_0_stub.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/b/e/be8cd3489f1705e6/system_clk_wiz_0_0_stub.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_clk_wiz_0_0/system_clk_wiz_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_clk_wiz_0_0, cache-ID = be8cd3489f1705e6; cache size = 3.701 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axis_red_pitaya_adc_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 4ab073834eec2326 to dir: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/4/a/4ab073834eec2326/system_axis_red_pitaya_adc_0_0.dcp to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/4/a/4ab073834eec2326/system_axis_red_pitaya_adc_0_0_sim_netlist.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/4/a/4ab073834eec2326/system_axis_red_pitaya_adc_0_0_sim_netlist.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/4/a/4ab073834eec2326/system_axis_red_pitaya_adc_0_0_stub.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/4/a/4ab073834eec2326/system_axis_red_pitaya_adc_0_0_stub.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_axis_red_pitaya_adc_0_0/system_axis_red_pitaya_adc_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axis_red_pitaya_adc_0_0, cache-ID = 4ab073834eec2326; cache size = 3.701 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_blk_mem_gen_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_bram_writer_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_rst_ps7_0_125M_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_ds_buf_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_ds_buf_2_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_promedio_lineal_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 77b62bac27ad2e14 to dir: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_promedio_lineal_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/7/77b62bac27ad2e14/system_promedio_lineal_0_0.dcp to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_promedio_lineal_0_0/system_promedio_lineal_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_promedio_lineal_0_0/system_promedio_lineal_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/7/77b62bac27ad2e14/system_promedio_lineal_0_0_sim_netlist.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_promedio_lineal_0_0/system_promedio_lineal_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_promedio_lineal_0_0/system_promedio_lineal_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/7/77b62bac27ad2e14/system_promedio_lineal_0_0_sim_netlist.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_promedio_lineal_0_0/system_promedio_lineal_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_promedio_lineal_0_0/system_promedio_lineal_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/7/77b62bac27ad2e14/system_promedio_lineal_0_0_stub.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_promedio_lineal_0_0/system_promedio_lineal_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_promedio_lineal_0_0/system_promedio_lineal_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/7/77b62bac27ad2e14/system_promedio_lineal_0_0_stub.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_promedio_lineal_0_0/system_promedio_lineal_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_promedio_lineal_0_0/system_promedio_lineal_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_promedio_lineal_0_0, cache-ID = 77b62bac27ad2e14; cache size = 3.701 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_dds_compiler_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 9b6d10c9d68ac97b to dir: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_dds_compiler_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/9/b/9b6d10c9d68ac97b/system_dds_compiler_0_0.dcp to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_dds_compiler_0_0/system_dds_compiler_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_dds_compiler_0_0/system_dds_compiler_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/9/b/9b6d10c9d68ac97b/system_dds_compiler_0_0_sim_netlist.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_dds_compiler_0_0/system_dds_compiler_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_dds_compiler_0_0/system_dds_compiler_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/9/b/9b6d10c9d68ac97b/system_dds_compiler_0_0_sim_netlist.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_dds_compiler_0_0/system_dds_compiler_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_dds_compiler_0_0/system_dds_compiler_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/9/b/9b6d10c9d68ac97b/system_dds_compiler_0_0_stub.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_dds_compiler_0_0/system_dds_compiler_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_dds_compiler_0_0/system_dds_compiler_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/9/b/9b6d10c9d68ac97b/system_dds_compiler_0_0_stub.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_dds_compiler_0_0/system_dds_compiler_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_dds_compiler_0_0/system_dds_compiler_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_dds_compiler_0_0, cache-ID = 9b6d10c9d68ac97b; cache size = 3.702 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_signal_split_0_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 291a6ccccd374d46 to dir: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_signal_split_0_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/2/9/291a6ccccd374d46/system_signal_split_0_0.dcp to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_signal_split_0_0/system_signal_split_0_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_signal_split_0_0/system_signal_split_0_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/2/9/291a6ccccd374d46/system_signal_split_0_0_sim_netlist.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_signal_split_0_0/system_signal_split_0_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_signal_split_0_0/system_signal_split_0_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/2/9/291a6ccccd374d46/system_signal_split_0_0_sim_netlist.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_signal_split_0_0/system_signal_split_0_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_signal_split_0_0/system_signal_split_0_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/2/9/291a6ccccd374d46/system_signal_split_0_0_stub.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_signal_split_0_0/system_signal_split_0_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_signal_split_0_0/system_signal_split_0_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/2/9/291a6ccccd374d46/system_signal_split_0_0_stub.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_signal_split_0_0/system_signal_split_0_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_signal_split_0_0/system_signal_split_0_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_signal_split_0_0, cache-ID = 291a6ccccd374d46; cache size = 3.702 MB.
[Thu May 18 15:48:16 2023] Launched system_util_ds_buf_1_0_synth_1, system_util_ds_buf_2_0_synth_1, system_processing_system7_0_0_synth_1, system_axi_bram_reader_1_0_synth_1, system_blk_mem_gen_1_0_synth_1, system_bram_writer_0_0_synth_1, system_rst_ps7_0_125M_0_synth_1, system_axi_gpio_0_0_synth_1, system_xbar_0_synth_1, synth_1...
Run output will be captured here:
system_util_ds_buf_1_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_util_ds_buf_1_0_synth_1/runme.log
system_util_ds_buf_2_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_util_ds_buf_2_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_processing_system7_0_0_synth_1/runme.log
system_axi_bram_reader_1_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_axi_bram_reader_1_0_synth_1/runme.log
system_blk_mem_gen_1_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_blk_mem_gen_1_0_synth_1/runme.log
system_bram_writer_0_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_bram_writer_0_0_synth_1/runme.log
system_rst_ps7_0_125M_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_rst_ps7_0_125M_0_synth_1/runme.log
system_axi_gpio_0_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_axi_gpio_0_0_synth_1/runme.log
system_xbar_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_xbar_0_synth_1/runme.log
synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/synth_1/runme.log
[Thu May 18 15:48:16 2023] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:50 ; elapsed = 00:01:04 . Memory (MB): peak = 2877.473 ; gain = 67.582
ipx::edit_ip_in_project -upgrade true -name axi_bram_reader_v1_0_project -directory C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.tmp/axi_bram_reader_v1_0_project c:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/cores/axi_bram_reader_v1_0/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/matioliva/documents/04-redpitaya/adquisidor/adquisidor/adquisidor.tmp/axi_bram_reader_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/04-RedPitaya/utils/user_ip/cores'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2877.473 ; gain = 0.000
update_compile_order -fileset sources_1
startgroup
current_project adquisidor
set_property -dict [list \
  CONFIG.BRAM_ADDR_WIDTH {13} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {13} \
] [get_bd_cells axi_bram_reader_1]
endgroup
save_bd_design
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
reset_run synth_1
reset_run system_axi_bram_reader_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /axis_red_pitaya_dac_0/S_AXIS have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_1/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(16) to pin: '/axi_bram_reader_1/bram_porta_addr'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(16) to pin: '/axi_bram_reader_1/bram_porta_addr'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_reader_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_bram_reader_1_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 9.536 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_bram_reader_1_0
[Thu May 18 15:59:55 2023] Launched system_axi_bram_reader_1_0_synth_1, synth_1...
Run output will be captured here:
system_axi_bram_reader_1_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_axi_bram_reader_1_0_synth_1/runme.log
synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/synth_1/runme.log
[Thu May 18 15:59:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 2879.594 ; gain = 2.121
reset_run synth_1
reset_run system_axi_bram_reader_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_bram_reader_1_0
[Thu May 18 16:01:38 2023] Launched system_axi_bram_reader_1_0_synth_1, synth_1...
Run output will be captured here:
system_axi_bram_reader_1_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_axi_bram_reader_1_0_synth_1/runme.log
synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/synth_1/runme.log
[Thu May 18 16:01:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
set_property CONFIG.C_S00_AXI_ADDR_WIDTH {15} [get_bd_cells axi_bram_reader_1]
endgroup
save_bd_design
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
reset_run synth_1
reset_run system_axi_bram_reader_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /axis_red_pitaya_dac_0/S_AXIS have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_1/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(16) to pin: '/axi_bram_reader_1/bram_porta_addr'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/addrb'(16) to pin: '/axi_bram_reader_1/bram_porta_addr'(13) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_reader_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_bram_reader_1_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 9.536 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_bram_reader_1_0
[Thu May 18 16:04:12 2023] Launched system_axi_bram_reader_1_0_synth_1, synth_1...
Run output will be captured here:
system_axi_bram_reader_1_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_axi_bram_reader_1_0_synth_1/runme.log
synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/synth_1/runme.log
[Thu May 18 16:04:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 2888.270 ; gain = 0.000
startgroup
set_property -dict [list \
  CONFIG.BRAM_ADDR_WIDTH {16} \
  CONFIG.C_S00_AXI_ADDR_WIDTH {18} \
] [get_bd_cells axi_bram_reader_1]
endgroup
save_bd_design
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/synth_1/system_wrapper.dcp
reset_run system_axi_bram_reader_1_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /axis_red_pitaya_dac_0/S_AXIS have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_1/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_reader_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_axi_bram_reader_1_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 9.603 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_bram_reader_1_0
[Thu May 18 16:09:38 2023] Launched system_axi_bram_reader_1_0_synth_1, synth_1...
Run output will be captured here:
system_axi_bram_reader_1_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_axi_bram_reader_1_0_synth_1/runme.log
synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/synth_1/runme.log
[Thu May 18 16:09:38 2023] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 2888.824 ; gain = 0.555
current_project axi_bram_reader_v1_0_project
current_project adquisidor
set_property range 256K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_reader_1_reg0}]
save_bd_design
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-926] Following properties on interface pin /axis_red_pitaya_dac_0/S_AXIS have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axi_bram_reader_1/s00_axi_aclk have been updated from connected ip, but BD cell '/axi_bram_reader_1' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axi_bram_reader_1> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /axis_constant_0/aclk have been updated from connected ip, but BD cell '/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </axis_constant_0> to completely resolve these warnings.
Wrote  : <C:\Users\MatiOliva\Documents\04-RedPitaya\adquisidor\adquisidor\adquisidor.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/blk_mem_gen_1/web'(1) to pin: '/axi_bram_reader_1/bram_porta_we'(4) - Only lower order bits will be connected.
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /signal_split_0
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_auto_pc_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP system_xbar_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 7b718a43a1cf3f14 to dir: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0.dcp to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_sim_netlist.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.v to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.cache/ip/2022.2/7/b/7b718a43a1cf3f14/system_auto_pc_0_stub.vhdl to c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 7b718a43a1cf3f14; cache size = 9.672 MB.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_xbar_0
[Thu May 18 16:36:35 2023] Launched system_xbar_0_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/system_xbar_0_synth_1/runme.log
synth_1: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/synth_1/runme.log
[Thu May 18 16:36:35 2023] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/04-RedPitaya/adquisidor/adquisidor/adquisidor.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 2903.781 ; gain = 6.465
current_project axi_bram_reader_v1_0_project
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 18 16:43:30 2023...
