--------------------------------------------------------------------------------
Release 10.1.03 Trace  (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

C:\Xilinx\10.1\ISE\bin\nt\unwrapped\trce.exe -ise
C:/Temp/Sistemas Digitales 2012/Projects/P13_23_02_2012/P13_23_02_2012.ise
-intstyle ise -v 3 -s 4 -xml ram_ctrl_test ram_ctrl_test.ncd -o
ram_ctrl_test.twr ram_ctrl_test.pcf -ucf s3.ucf

Design file:              ram_ctrl_test.ncd
Physical constraint file: ram_ctrl_test.pcf
Device,package,speed:     xc3s200,ft256,-4 (PRODUCTION 1.39 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;

 17116 paths analyzed, 347 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  12.756ns.
--------------------------------------------------------------------------------
Slack:                  7.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit0/q_reg_12 (FF)
  Destination:          data_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.756ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_unit0/q_reg_12 to data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y19.XQ      Tcko                  0.720   debounce_unit0/q_reg<12>
                                                       debounce_unit0/q_reg_12
    SLICE_X38Y24.F1      net (fanout=2)        1.329   debounce_unit0/q_reg<12>
    SLICE_X38Y24.COUT    Topcyf                1.084   debounce_unit0/q_next_share0000<12>
                                                       debounce_unit0/Msub_q_next_share0000_lut<12>_INV_0
                                                       debounce_unit0/Msub_q_next_share0000_cy<12>
                                                       debounce_unit0/Msub_q_next_share0000_cy<13>
    SLICE_X38Y25.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<13>
    SLICE_X38Y25.COUT    Tbyp                  0.120   debounce_unit0/q_next_share0000<14>
                                                       debounce_unit0/Msub_q_next_share0000_cy<14>
                                                       debounce_unit0/Msub_q_next_share0000_cy<15>
    SLICE_X38Y26.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<15>
    SLICE_X38Y26.X       Tcinx                 0.904   debounce_unit0/q_next_share0000<16>
                                                       debounce_unit0/Msub_q_next_share0000_xor<16>
    SLICE_X39Y27.G4      net (fanout=1)        0.027   debounce_unit0/q_next_share0000<16>
    SLICE_X39Y27.Y       Tilo                  0.551   debounce_unit0/q_reg<17>
                                                       debounce_unit0/q_next<16>1
    SLICE_X36Y22.G4      net (fanout=1)        1.469   debounce_unit0/q_next<16>
    SLICE_X36Y22.COUT    Topcyg                1.096   debounce_unit0/state_reg_cmp_eq0000_wg_cy<1>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_lut<1>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X36Y23.CIN     net (fanout=1)        0.000   debounce_unit0/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X36Y23.COUT    Tbyp                  0.120   debounce_unit0/state_reg_cmp_eq0000_wg_cy<3>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<2>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X36Y24.CIN     net (fanout=1)        0.000   debounce_unit0/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X36Y24.COUT    Tbyp                  0.120   debounce_unit0/state_reg_cmp_eq0000
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<4>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X36Y18.F2      net (fanout=2)        1.326   debounce_unit0/state_reg_cmp_eq0000
    SLICE_X36Y18.X       Tilo                  0.608   debounce_unit0/state_reg_FSM_FFd2
                                                       debounce_unit0/db_tick1
    SLICE_X16Y22.CE      net (fanout=4)        2.680   db_btn<0>
    SLICE_X16Y22.CLK     Tceck                 0.602   data_reg<7>
                                                       data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.756ns (5.925ns logic, 6.831ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  7.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit0/q_reg_12 (FF)
  Destination:          data_reg_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.756ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_unit0/q_reg_12 to data_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y19.XQ      Tcko                  0.720   debounce_unit0/q_reg<12>
                                                       debounce_unit0/q_reg_12
    SLICE_X38Y24.F1      net (fanout=2)        1.329   debounce_unit0/q_reg<12>
    SLICE_X38Y24.COUT    Topcyf                1.084   debounce_unit0/q_next_share0000<12>
                                                       debounce_unit0/Msub_q_next_share0000_lut<12>_INV_0
                                                       debounce_unit0/Msub_q_next_share0000_cy<12>
                                                       debounce_unit0/Msub_q_next_share0000_cy<13>
    SLICE_X38Y25.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<13>
    SLICE_X38Y25.COUT    Tbyp                  0.120   debounce_unit0/q_next_share0000<14>
                                                       debounce_unit0/Msub_q_next_share0000_cy<14>
                                                       debounce_unit0/Msub_q_next_share0000_cy<15>
    SLICE_X38Y26.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<15>
    SLICE_X38Y26.X       Tcinx                 0.904   debounce_unit0/q_next_share0000<16>
                                                       debounce_unit0/Msub_q_next_share0000_xor<16>
    SLICE_X39Y27.G4      net (fanout=1)        0.027   debounce_unit0/q_next_share0000<16>
    SLICE_X39Y27.Y       Tilo                  0.551   debounce_unit0/q_reg<17>
                                                       debounce_unit0/q_next<16>1
    SLICE_X36Y22.G4      net (fanout=1)        1.469   debounce_unit0/q_next<16>
    SLICE_X36Y22.COUT    Topcyg                1.096   debounce_unit0/state_reg_cmp_eq0000_wg_cy<1>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_lut<1>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X36Y23.CIN     net (fanout=1)        0.000   debounce_unit0/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X36Y23.COUT    Tbyp                  0.120   debounce_unit0/state_reg_cmp_eq0000_wg_cy<3>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<2>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X36Y24.CIN     net (fanout=1)        0.000   debounce_unit0/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X36Y24.COUT    Tbyp                  0.120   debounce_unit0/state_reg_cmp_eq0000
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<4>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X36Y18.F2      net (fanout=2)        1.326   debounce_unit0/state_reg_cmp_eq0000
    SLICE_X36Y18.X       Tilo                  0.608   debounce_unit0/state_reg_FSM_FFd2
                                                       debounce_unit0/db_tick1
    SLICE_X16Y22.CE      net (fanout=4)        2.680   db_btn<0>
    SLICE_X16Y22.CLK     Tceck                 0.602   data_reg<7>
                                                       data_reg_7
    -------------------------------------------------  ---------------------------
    Total                                     12.756ns (5.925ns logic, 6.831ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  7.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               debounce_unit0/q_reg_0 (FF)
  Destination:          data_reg_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      12.696ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: debounce_unit0/q_reg_0 to data_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y19.XQ      Tcko                  0.720   debounce_unit0/q_reg<0>
                                                       debounce_unit0/q_reg_0
    SLICE_X38Y18.F2      net (fanout=2)        0.549   debounce_unit0/q_reg<0>
    SLICE_X38Y18.COUT    Topcyf                1.084   debounce_unit0/q_next_share0000<0>
                                                       debounce_unit0/q_reg<0>_rt
                                                       debounce_unit0/Msub_q_next_share0000_cy<0>
                                                       debounce_unit0/Msub_q_next_share0000_cy<1>
    SLICE_X38Y19.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<1>
    SLICE_X38Y19.COUT    Tbyp                  0.120   debounce_unit0/q_next_share0000<2>
                                                       debounce_unit0/Msub_q_next_share0000_cy<2>
                                                       debounce_unit0/Msub_q_next_share0000_cy<3>
    SLICE_X38Y20.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<3>
    SLICE_X38Y20.COUT    Tbyp                  0.120   debounce_unit0/q_next_share0000<4>
                                                       debounce_unit0/Msub_q_next_share0000_cy<4>
                                                       debounce_unit0/Msub_q_next_share0000_cy<5>
    SLICE_X38Y21.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<5>
    SLICE_X38Y21.COUT    Tbyp                  0.120   debounce_unit0/q_next_share0000<6>
                                                       debounce_unit0/Msub_q_next_share0000_cy<6>
                                                       debounce_unit0/Msub_q_next_share0000_cy<7>
    SLICE_X38Y22.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<7>
    SLICE_X38Y22.COUT    Tbyp                  0.120   debounce_unit0/q_next_share0000<8>
                                                       debounce_unit0/Msub_q_next_share0000_cy<8>
                                                       debounce_unit0/Msub_q_next_share0000_cy<9>
    SLICE_X38Y23.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<9>
    SLICE_X38Y23.COUT    Tbyp                  0.120   debounce_unit0/q_next_share0000<10>
                                                       debounce_unit0/Msub_q_next_share0000_cy<10>
                                                       debounce_unit0/Msub_q_next_share0000_cy<11>
    SLICE_X38Y24.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<11>
    SLICE_X38Y24.COUT    Tbyp                  0.120   debounce_unit0/q_next_share0000<12>
                                                       debounce_unit0/Msub_q_next_share0000_cy<12>
                                                       debounce_unit0/Msub_q_next_share0000_cy<13>
    SLICE_X38Y25.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<13>
    SLICE_X38Y25.COUT    Tbyp                  0.120   debounce_unit0/q_next_share0000<14>
                                                       debounce_unit0/Msub_q_next_share0000_cy<14>
                                                       debounce_unit0/Msub_q_next_share0000_cy<15>
    SLICE_X38Y26.CIN     net (fanout=1)        0.000   debounce_unit0/Msub_q_next_share0000_cy<15>
    SLICE_X38Y26.X       Tcinx                 0.904   debounce_unit0/q_next_share0000<16>
                                                       debounce_unit0/Msub_q_next_share0000_xor<16>
    SLICE_X39Y27.G4      net (fanout=1)        0.027   debounce_unit0/q_next_share0000<16>
    SLICE_X39Y27.Y       Tilo                  0.551   debounce_unit0/q_reg<17>
                                                       debounce_unit0/q_next<16>1
    SLICE_X36Y22.G4      net (fanout=1)        1.469   debounce_unit0/q_next<16>
    SLICE_X36Y22.COUT    Topcyg                1.096   debounce_unit0/state_reg_cmp_eq0000_wg_cy<1>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_lut<1>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X36Y23.CIN     net (fanout=1)        0.000   debounce_unit0/state_reg_cmp_eq0000_wg_cy<1>
    SLICE_X36Y23.COUT    Tbyp                  0.120   debounce_unit0/state_reg_cmp_eq0000_wg_cy<3>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<2>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X36Y24.CIN     net (fanout=1)        0.000   debounce_unit0/state_reg_cmp_eq0000_wg_cy<3>
    SLICE_X36Y24.COUT    Tbyp                  0.120   debounce_unit0/state_reg_cmp_eq0000
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<4>
                                                       debounce_unit0/state_reg_cmp_eq0000_wg_cy<5>
    SLICE_X36Y18.F2      net (fanout=2)        1.326   debounce_unit0/state_reg_cmp_eq0000
    SLICE_X36Y18.X       Tilo                  0.608   debounce_unit0/state_reg_FSM_FFd2
                                                       debounce_unit0/db_tick1
    SLICE_X16Y22.CE      net (fanout=4)        2.680   db_btn<0>
    SLICE_X16Y22.CLK     Tceck                 0.602   data_reg<7>
                                                       data_reg_6
    -------------------------------------------------  ---------------------------
    Total                                     12.696ns (6.645ns logic, 6.051ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   12.756|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 17116 paths, 0 nets, and 642 connections

Design statistics:
   Minimum period:  12.756ns{1}   (Maximum frequency:  78.394MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Feb 23 12:01:26 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 95 MB



