Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 14:13:12 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 131 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 83 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.306        0.000                      0                10481        0.044        0.000                      0                10481        3.225        0.000                       0                  4567  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.306        0.000                      0                10481        0.044        0.000                      0                10481        3.225        0.000                       0                  4567  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.306ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 1.194ns (25.540%)  route 3.481ns (74.460%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    fsm11/clk
    SLICE_X35Y28         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[0]/Q
                         net (fo=20, routed)          0.242     0.373    fsm11/Q[0]
    SLICE_X35Y26         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.486 f  fsm11/out[0]_i_2__12/O
                         net (fo=5, routed)           0.120     0.606    fsm8/out_reg[0]_17
    SLICE_X35Y25         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     0.754 f  fsm8/out[1]_i_3__3/O
                         net (fo=6, routed)           0.221     0.975    fsm7/out_reg[0]_11
    SLICE_X34Y24         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     1.073 r  fsm7/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.422     1.495    fsm6/out_reg[1]_9
    SLICE_X30Y24         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.116     1.611 f  fsm6/out[31]_i_3__2/O
                         net (fo=12, routed)          0.214     1.825    fsm6/out_reg[0]_26
    SLICE_X31Y26         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     1.973 r  fsm6/out[31]_i_12__0/O
                         net (fo=2, routed)           0.154     2.127    k0/out_reg[0]_6
    SLICE_X32Y25         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     2.241 f  k0/out[31]_i_7/O
                         net (fo=98, routed)          1.182     3.423    A0_1/A0_1_addr1[0]
    SLICE_X38Y4          LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.149     3.572 f  A0_1/out[21]_i_4__0/O
                         net (fo=1, routed)           0.626     4.198    A0_1/out[21]_i_4__0_n_0
    SLICE_X27Y4          LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     4.346 r  A0_1/out[21]_i_2__3/O
                         net (fo=1, routed)           0.242     4.588    cond_stored9/out_reg[21]
    SLICE_X27Y11         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.064     4.652 r  cond_stored9/out[21]_i_1__3/O
                         net (fo=1, routed)           0.058     4.710    A_sh_read0_0/D[21]
    SLICE_X27Y11         FDRE                                         r  A_sh_read0_0/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X27Y11         FDRE                                         r  A_sh_read0_0/out_reg[21]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y11         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  2.306    

Slack (MET) :             2.326ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.655ns  (logic 1.101ns (23.652%)  route 3.554ns (76.348%))
  Logic Levels:           9  (LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    fsm11/clk
    SLICE_X35Y28         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm11/out_reg[0]/Q
                         net (fo=20, routed)          0.242     0.373    fsm11/Q[0]
    SLICE_X35Y26         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.486 r  fsm11/out[0]_i_2__12/O
                         net (fo=5, routed)           0.120     0.606    fsm8/out_reg[0]_17
    SLICE_X35Y25         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     0.754 r  fsm8/out[1]_i_3__3/O
                         net (fo=6, routed)           0.231     0.985    fsm6/mem[11][0][31]_i_14
    SLICE_X33Y24         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     1.048 r  fsm6/mem[11][0][31]_i_17/O
                         net (fo=6, routed)           0.335     1.383    j2_0/mem[11][0][31]_i_5__2_0
    SLICE_X31Y27         LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     1.533 f  j2_0/mem[11][0][31]_i_12__0/O
                         net (fo=1, routed)           0.190     1.723    j2_0/mem[11][0][31]_i_12__0_n_0
    SLICE_X31Y28         LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.871 r  j2_0/mem[11][0][31]_i_4__2/O
                         net (fo=216, routed)         1.232     3.103    A0_3/A0_3_addr0[0]
    SLICE_X38Y39         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.039     3.142 r  A0_3/out[6]_i_8__2/O
                         net (fo=1, routed)           0.010     3.152    A0_3/out[6]_i_8__2_n_0
    SLICE_X38Y39         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     3.234 r  A0_3/out_reg[6]_i_5__2/O
                         net (fo=1, routed)           0.414     3.648    A0_3/out_reg[6]_i_5__2_n_0
    SLICE_X36Y38         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     3.797 r  A0_3/out[6]_i_1__2/O
                         net (fo=3, routed)           0.721     4.518    cond_stored9/A0_3_read_data[6]
    SLICE_X27Y15         LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.113     4.631 r  cond_stored9/out[6]_i_1__3/O
                         net (fo=1, routed)           0.059     4.690    A_sh_read0_0/D[6]
    SLICE_X27Y15         FDRE                                         r  A_sh_read0_0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X27Y15         FDRE                                         r  A_sh_read0_0/out_reg[6]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y15         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.690    
  -------------------------------------------------------------------
                         slack                                  2.326    

Slack (MET) :             2.391ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 1.153ns (25.109%)  route 3.439ns (74.891%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    fsm11/clk
    SLICE_X35Y28         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm11/out_reg[0]/Q
                         net (fo=20, routed)          0.242     0.373    fsm11/Q[0]
    SLICE_X35Y26         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.486 r  fsm11/out[0]_i_2__12/O
                         net (fo=5, routed)           0.120     0.606    fsm8/out_reg[0]_17
    SLICE_X35Y25         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     0.754 r  fsm8/out[1]_i_3__3/O
                         net (fo=6, routed)           0.221     0.975    fsm7/out_reg[0]_11
    SLICE_X34Y24         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     1.073 f  fsm7/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.452     1.525    fsm6/out_reg[1]_9
    SLICE_X29Y26         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.566 r  fsm6/mem[11][0][31]_i_11__0/O
                         net (fo=2, routed)           0.124     1.690    fsm6/mem[11][0][31]_i_11__0_n_0
    SLICE_X30Y26         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     1.867 r  fsm6/mem[11][0][31]_i_15/O
                         net (fo=1, routed)           0.105     1.972    fsm6/mem[11][0][31]_i_15_n_0
    SLICE_X30Y27         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     2.072 r  fsm6/mem[11][0][31]_i_6__2/O
                         net (fo=88, routed)          1.052     3.124    A0_3/A0_3_addr0[2]
    SLICE_X36Y44         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     3.214 r  A0_3/out_reg[25]_i_3__2/O
                         net (fo=1, routed)           0.260     3.474    A0_3/out_reg[25]_i_3__2_n_0
    SLICE_X35Y44         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.116     3.590 r  A0_3/out[25]_i_1__2/O
                         net (fo=3, routed)           0.786     4.376    cond_stored9/A0_3_read_data[25]
    SLICE_X28Y22         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.174     4.550 r  cond_stored9/out[25]_i_1__3/O
                         net (fo=1, routed)           0.077     4.627    A_sh_read0_0/D[25]
    SLICE_X28Y22         FDRE                                         r  A_sh_read0_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X28Y22         FDRE                                         r  A_sh_read0_0/out_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y22         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.627    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.448ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.134ns (25.017%)  route 3.399ns (74.983%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    fsm11/clk
    SLICE_X35Y28         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm11/out_reg[0]/Q
                         net (fo=20, routed)          0.242     0.373    fsm11/Q[0]
    SLICE_X35Y26         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.486 r  fsm11/out[0]_i_2__12/O
                         net (fo=5, routed)           0.120     0.606    fsm8/out_reg[0]_17
    SLICE_X35Y25         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     0.754 r  fsm8/out[1]_i_3__3/O
                         net (fo=6, routed)           0.221     0.975    fsm7/out_reg[0]_11
    SLICE_X34Y24         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     1.073 f  fsm7/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.452     1.525    fsm6/out_reg[1]_9
    SLICE_X29Y26         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.566 r  fsm6/mem[11][0][31]_i_11__0/O
                         net (fo=2, routed)           0.124     1.690    fsm6/mem[11][0][31]_i_11__0_n_0
    SLICE_X30Y26         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     1.867 r  fsm6/mem[11][0][31]_i_15/O
                         net (fo=1, routed)           0.105     1.972    fsm6/mem[11][0][31]_i_15_n_0
    SLICE_X30Y27         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     2.072 r  fsm6/mem[11][0][31]_i_6__2/O
                         net (fo=88, routed)          0.968     3.040    A0_3/A0_3_addr0[2]
    SLICE_X37Y42         MUXF7 (Prop_F7MUX_CD_SLICEM_S_O)
                                                      0.099     3.139 r  A0_3/out_reg[3]_i_3__2/O
                         net (fo=1, routed)           0.333     3.472    A0_3/out_reg[3]_i_3__2_n_0
    SLICE_X35Y41         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     3.619 r  A0_3/out[3]_i_1__2/O
                         net (fo=3, routed)           0.776     4.395    cond_stored9/A0_3_read_data[3]
    SLICE_X27Y21         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     4.510 r  cond_stored9/out[3]_i_1__3/O
                         net (fo=1, routed)           0.058     4.568    A_sh_read0_0/D[3]
    SLICE_X27Y21         FDRE                                         r  A_sh_read0_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X27Y21         FDRE                                         r  A_sh_read0_0/out_reg[3]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y21         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.568    
  -------------------------------------------------------------------
                         slack                                  2.448    

Slack (MET) :             2.450ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST/A[1]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.901ns (21.366%)  route 3.316ns (78.634%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    fsm11/clk
    SLICE_X35Y28         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[0]/Q
                         net (fo=20, routed)          0.242     0.373    fsm11/Q[0]
    SLICE_X35Y26         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.486 f  fsm11/out[0]_i_2__12/O
                         net (fo=5, routed)           0.120     0.606    fsm8/out_reg[0]_17
    SLICE_X35Y25         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     0.754 f  fsm8/out[1]_i_3__3/O
                         net (fo=6, routed)           0.221     0.975    fsm7/out_reg[0]_11
    SLICE_X34Y24         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     1.073 r  fsm7/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.463     1.536    fsm6/out_reg[1]_9
    SLICE_X29Y24         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.148     1.684 f  fsm6/out[1]_i_4__4/O
                         net (fo=29, routed)          0.543     2.227    fsm3/out_reg[0]_1
    SLICE_X35Y17         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.098     2.325 r  fsm3/out_tmp_reg_i_34__6/O
                         net (fo=99, routed)          1.304     3.629    mult_pipe3/done_reg_0
    SLICE_X40Y5          LUT3 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.200     3.829 r  mult_pipe3/out_tmp_reg_i_32__4/O
                         net (fo=2, routed)           0.423     4.252    mult_pipe3/out_tmp_reg/A[1]
    DSP48E2_X4Y2         DSP_A_B_DATA                                 r  mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.044     7.044    mult_pipe3/out_tmp_reg/CLK
    DSP48E2_X4Y2         DSP_A_B_DATA                                 r  mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X4Y2         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[1])
                                                     -0.307     6.702    mult_pipe3/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.702    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  2.450    

Slack (MET) :             2.455ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 0.960ns (21.206%)  route 3.567ns (78.794%))
  Logic Levels:           9  (LUT5=2 LUT6=7)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    fsm11/clk
    SLICE_X35Y28         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[0]/Q
                         net (fo=20, routed)          0.422     0.553    fsm11/Q[0]
    SLICE_X35Y27         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     0.668 f  fsm11/A_int0_0_write_en_INST_0_i_2/O
                         net (fo=5, routed)           0.165     0.833    fsm10/out_reg[0]_4
    SLICE_X34Y29         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.064     0.897 f  fsm10/A_int0_0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.210     1.107    fsm9/out_reg[0]_8
    SLICE_X33Y30         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     1.147 f  fsm9/out[0]_i_2__19/O
                         net (fo=25, routed)          0.311     1.458    cond_stored10/out[31]_i_6__0
    SLICE_X30Y28         LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.147     1.605 r  cond_stored10/out[31]_i_7__2/O
                         net (fo=37, routed)          0.179     1.784    fsm6/mem[11][0][31]_i_3__0_0
    SLICE_X32Y26         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.062     1.846 r  fsm6/mem[11][0][31]_i_16/O
                         net (fo=1, routed)           0.202     2.048    fsm6/mem[11][0][31]_i_16_n_0
    SLICE_X31Y26         LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.040     2.088 r  fsm6/mem[11][0][31]_i_6__0/O
                         net (fo=152, routed)         1.177     3.265    A0_1/out_reg[0]_32
    SLICE_X37Y9          LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.100     3.365 f  A0_1/out[17]_i_3/O
                         net (fo=1, routed)           0.671     4.036    A0_1/out[17]_i_3_n_0
    SLICE_X28Y9          LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     4.218 r  A0_1/out[17]_i_2__3/O
                         net (fo=1, routed)           0.170     4.388    cond_stored9/out_reg[17]
    SLICE_X27Y11         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.114     4.502 r  cond_stored9/out[17]_i_1__3/O
                         net (fo=1, routed)           0.060     4.562    A_sh_read0_0/D[17]
    SLICE_X27Y11         FDRE                                         r  A_sh_read0_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.025     7.025    A_sh_read0_0/clk
    SLICE_X27Y11         FDRE                                         r  A_sh_read0_0/out_reg[17]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X27Y11         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    A_sh_read0_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.562    
  -------------------------------------------------------------------
                         slack                                  2.455    

Slack (MET) :             2.458ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe4/out_tmp_reg/DSP_A_B_DATA_INST/B[5]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.976ns (23.144%)  route 3.241ns (76.856%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.044ns = ( 7.044 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    fsm11/clk
    SLICE_X35Y28         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[0]/Q
                         net (fo=20, routed)          0.242     0.373    fsm11/Q[0]
    SLICE_X35Y26         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.486 f  fsm11/out[0]_i_2__12/O
                         net (fo=5, routed)           0.120     0.606    fsm8/out_reg[0]_17
    SLICE_X35Y25         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     0.754 f  fsm8/out[1]_i_3__3/O
                         net (fo=6, routed)           0.221     0.975    fsm7/out_reg[0]_11
    SLICE_X34Y24         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     1.073 r  fsm7/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.463     1.536    fsm6/out_reg[1]_9
    SLICE_X29Y24         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.148     1.684 f  fsm6/out[1]_i_4__4/O
                         net (fo=29, routed)          0.558     2.242    fsm3/out_reg[0]_1
    SLICE_X35Y17         LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.168     2.410 f  fsm3/out_tmp_reg_i_34__3/O
                         net (fo=67, routed)          1.122     3.532    mult_pipe4/done_buf_reg[0]_0
    SLICE_X39Y9          LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.205     3.737 r  mult_pipe4/out_tmp_reg_i_11__3/O
                         net (fo=1, routed)           0.515     4.252    mult_pipe4/out_tmp_reg/B[5]
    DSP48E2_X3Y7         DSP_A_B_DATA                                 r  mult_pipe4/out_tmp_reg/DSP_A_B_DATA_INST/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.044     7.044    mult_pipe4/out_tmp_reg/CLK
    DSP48E2_X3Y7         DSP_A_B_DATA                                 r  mult_pipe4/out_tmp_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     7.044    
                         clock uncertainty           -0.035     7.009    
    DSP48E2_X3Y7         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_B[5])
                                                     -0.299     6.710    mult_pipe4/out_tmp_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          6.710    
                         arrival time                          -4.252    
  -------------------------------------------------------------------
                         slack                                  2.458    

Slack (MET) :             2.462ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 1.145ns (25.337%)  route 3.374ns (74.663%))
  Logic Levels:           9  (LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    fsm11/clk
    SLICE_X35Y28         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  fsm11/out_reg[0]/Q
                         net (fo=20, routed)          0.242     0.373    fsm11/Q[0]
    SLICE_X35Y26         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.486 r  fsm11/out[0]_i_2__12/O
                         net (fo=5, routed)           0.120     0.606    fsm8/out_reg[0]_17
    SLICE_X35Y25         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     0.754 r  fsm8/out[1]_i_3__3/O
                         net (fo=6, routed)           0.221     0.975    fsm7/out_reg[0]_11
    SLICE_X34Y24         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     1.073 f  fsm7/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.452     1.525    fsm6/out_reg[1]_9
    SLICE_X29Y26         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     1.566 r  fsm6/mem[11][0][31]_i_11__0/O
                         net (fo=2, routed)           0.124     1.690    fsm6/mem[11][0][31]_i_11__0_n_0
    SLICE_X30Y26         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.177     1.867 r  fsm6/mem[11][0][31]_i_15/O
                         net (fo=1, routed)           0.105     1.972    fsm6/mem[11][0][31]_i_15_n_0
    SLICE_X30Y27         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.100     2.072 r  fsm6/mem[11][0][31]_i_6__2/O
                         net (fo=88, routed)          0.865     2.937    A0_3/A0_3_addr0[2]
    SLICE_X38Y36         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     3.027 r  A0_3/out_reg[7]_i_3__2/O
                         net (fo=1, routed)           0.575     3.602    A0_3/out_reg[7]_i_3__2_n_0
    SLICE_X34Y36         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.784 r  A0_3/out[7]_i_1__2/O
                         net (fo=3, routed)           0.612     4.396    cond_stored9/A0_3_read_data[7]
    SLICE_X27Y15         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.100     4.496 r  cond_stored9/out[7]_i_1__3/O
                         net (fo=1, routed)           0.058     4.554    A_sh_read0_0/D[7]
    SLICE_X27Y15         FDRE                                         r  A_sh_read0_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X27Y15         FDRE                                         r  A_sh_read0_0/out_reg[7]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y15         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.554    
  -------------------------------------------------------------------
                         slack                                  2.462    

Slack (MET) :             2.466ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.515ns  (logic 0.894ns (19.801%)  route 3.621ns (80.199%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    fsm11/clk
    SLICE_X35Y28         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[0]/Q
                         net (fo=20, routed)          0.422     0.553    fsm11/Q[0]
    SLICE_X35Y27         LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     0.668 f  fsm11/A_int0_0_write_en_INST_0_i_2/O
                         net (fo=5, routed)           0.165     0.833    fsm10/out_reg[0]_4
    SLICE_X34Y29         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.064     0.897 f  fsm10/A_int0_0_write_en_INST_0_i_1/O
                         net (fo=9, routed)           0.210     1.107    fsm9/out_reg[0]_8
    SLICE_X33Y30         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.040     1.147 f  fsm9/out[0]_i_2__19/O
                         net (fo=25, routed)          0.501     1.648    cond_stored11/mem[11][0][31]_i_9__0
    SLICE_X30Y29         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.098     1.746 f  cond_stored11/mem[11][0][31]_i_14__1/O
                         net (fo=7, routed)           0.233     1.979    k0/out_reg[0]_10
    SLICE_X30Y25         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     2.094 r  k0/out[31]_i_7__0/O
                         net (fo=97, routed)          1.380     3.474    A0_2/A0_2_addr1[0]
    SLICE_X19Y9          LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.151     3.625 f  A0_2/out[15]_i_6__1/O
                         net (fo=1, routed)           0.408     4.033    A0_1/out_reg[15]_0
    SLICE_X27Y9          LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.100     4.133 r  A0_1/out[15]_i_2__3/O
                         net (fo=1, routed)           0.244     4.377    cond_stored9/out_reg[15]
    SLICE_X27Y17         LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.115     4.492 r  cond_stored9/out[15]_i_1__3/O
                         net (fo=1, routed)           0.058     4.550    A_sh_read0_0/D[15]
    SLICE_X27Y17         FDRE                                         r  A_sh_read0_0/out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X27Y17         FDRE                                         r  A_sh_read0_0/out_reg[15]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y17         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[15]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.550    
  -------------------------------------------------------------------
                         slack                                  2.466    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 fsm11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.486ns  (logic 1.066ns (23.763%)  route 3.420ns (76.237%))
  Logic Levels:           9  (LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.035     0.035    fsm11/clk
    SLICE_X35Y28         FDRE                                         r  fsm11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm11/out_reg[0]/Q
                         net (fo=20, routed)          0.242     0.373    fsm11/Q[0]
    SLICE_X35Y26         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     0.486 f  fsm11/out[0]_i_2__12/O
                         net (fo=5, routed)           0.120     0.606    fsm8/out_reg[0]_17
    SLICE_X35Y25         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     0.754 f  fsm8/out[1]_i_3__3/O
                         net (fo=6, routed)           0.221     0.975    fsm7/out_reg[0]_11
    SLICE_X34Y24         LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     1.073 r  fsm7/C0_0_addr0[3]_INST_0_i_5/O
                         net (fo=22, routed)          0.407     1.480    fsm6/out_reg[1]_9
    SLICE_X30Y26         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     1.518 f  fsm6/mem[11][0][31]_i_11__1/O
                         net (fo=4, routed)           0.246     1.764    fsm6/mem[11][0][31]_i_11__1_n_0
    SLICE_X29Y27         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.100     1.864 r  fsm6/mem[11][0][31]_i_14__0/O
                         net (fo=1, routed)           0.053     1.917    fsm6/mem[11][0][31]_i_14__0_n_0
    SLICE_X29Y27         LUT3 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.101     2.018 r  fsm6/mem[11][0][31]_i_6/O
                         net (fo=88, routed)          0.883     2.901    A0_0/out_reg[0]_0
    SLICE_X18Y38         MUXF7 (Prop_F7MUX_CD_SLICEL_S_O)
                                                      0.090     2.991 r  A0_0/out_reg[23]_i_3/O
                         net (fo=1, routed)           0.189     3.180    A0_0/out_reg[23]_i_3_n_0
    SLICE_X19Y38         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.182     3.362 r  A0_0/out[23]_i_1/O
                         net (fo=3, routed)           0.990     4.352    cond_stored9/A0_0_read_data[23]
    SLICE_X28Y10         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     4.452 r  cond_stored9/out[23]_i_1__3/O
                         net (fo=1, routed)           0.069     4.521    A_sh_read0_0/D[23]
    SLICE_X28Y10         FDRE                                         r  A_sh_read0_0/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=4710, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X28Y10         FDRE                                         r  A_sh_read0_0/out_reg[23]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y10         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  2.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read4_0/out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.013     0.013    bin_read4_0/clk
    SLICE_X35Y16         FDRE                                         r  bin_read4_0/out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  bin_read4_0/out_reg[30]/Q
                         net (fo=1, routed)           0.056     0.109    t_10/out_reg[30]_1
    SLICE_X35Y17         FDRE                                         r  t_10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.018     0.018    t_10/clk
    SLICE_X35Y17         FDRE                                         r  t_10/out_reg[30]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y17         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    t_10/out_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_stored0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.012     0.012    cond_stored0/clk
    SLICE_X32Y29         FDRE                                         r  cond_stored0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_stored0/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    done_reg0/cond_stored0_out
    SLICE_X32Y29         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     0.092 r  done_reg0/out[0]_i_1__25/O
                         net (fo=1, routed)           0.016     0.108    cond_stored0/out_reg[0]_1
    SLICE_X32Y29         FDRE                                         r  cond_stored0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.018     0.018    cond_stored0/clk
    SLICE_X32Y29         FDRE                                         r  cond_stored0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y29         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 fsm/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.060ns (61.224%)  route 0.038ns (38.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.012     0.012    fsm/clk
    SLICE_X33Y31         FDRE                                         r  fsm/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm/out_reg[1]/Q
                         net (fo=8, routed)           0.031     0.082    fsm/out_reg_n_0_[1]
    SLICE_X33Y31         LUT5 (Prop_B5LUT_SLICEL_I3_O)
                                                      0.021     0.103 r  fsm/out[0]_i_1__17/O
                         net (fo=1, routed)           0.007     0.110    fsm/fsm_in[0]
    SLICE_X33Y31         FDRE                                         r  fsm/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.018     0.018    fsm/clk
    SLICE_X33Y31         FDRE                                         r  fsm/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X33Y31         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    fsm/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mult_pipe2/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read2_0/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.038ns (38.776%)  route 0.060ns (61.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.013     0.013    mult_pipe2/clk
    SLICE_X28Y18         FDRE                                         r  mult_pipe2/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  mult_pipe2/out_reg[16]/Q
                         net (fo=1, routed)           0.060     0.111    bin_read2_0/Q[16]
    SLICE_X27Y18         FDRE                                         r  bin_read2_0/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.018     0.018    bin_read2_0/clk
    SLICE_X27Y18         FDRE                                         r  bin_read2_0/out_reg[16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y18         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read2_0/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 cond_computed11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed11/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.012     0.012    cond_computed11/clk
    SLICE_X30Y29         FDRE                                         r  cond_computed11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed11/out_reg[0]/Q
                         net (fo=4, routed)           0.029     0.080    fsm9/cond_computed11_out
    SLICE_X30Y29         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.094 r  fsm9/out[0]_i_1__71/O
                         net (fo=1, routed)           0.016     0.110    cond_computed11/out_reg[0]_1
    SLICE_X30Y29         FDRE                                         r  cond_computed11/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.018     0.018    cond_computed11/clk
    SLICE_X30Y29         FDRE                                         r  cond_computed11/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y29         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed11/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fsm3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.102%)  route 0.044ns (44.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.012     0.012    fsm3/clk
    SLICE_X35Y17         FDRE                                         r  fsm3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm3/out_reg[0]/Q
                         net (fo=8, routed)           0.029     0.080    fsm3/out_reg_n_0_[0]
    SLICE_X35Y17         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.095 r  fsm3/out[0]_i_1__8/O
                         net (fo=1, routed)           0.015     0.110    fsm3/fsm3_in[0]
    SLICE_X35Y17         FDRE                                         r  fsm3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.018     0.018    fsm3/clk
    SLICE_X35Y17         FDRE                                         r  fsm3/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y17         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 fsm7/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm7/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.012     0.012    fsm7/clk
    SLICE_X35Y25         FDRE                                         r  fsm7/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  fsm7/out_reg[1]/Q
                         net (fo=11, routed)          0.029     0.080    fsm7/out_reg_n_0_[1]
    SLICE_X35Y25         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.094 r  fsm7/out[1]_i_2__8/O
                         net (fo=1, routed)           0.016     0.110    fsm7/fsm7_in[1]
    SLICE_X35Y25         FDRE                                         r  fsm7/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.018     0.018    fsm7/clk
    SLICE_X35Y25         FDRE                                         r  fsm7/out_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X35Y25         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    fsm7/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.012     0.012    par_done_reg0/clk
    SLICE_X32Y30         FDRE                                         r  par_done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg0/out_reg[0]/Q
                         net (fo=8, routed)           0.029     0.080    par_reset/par_done_reg0_out
    SLICE_X32Y30         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.094 r  par_reset/out[0]_i_1__34/O
                         net (fo=1, routed)           0.016     0.110    par_done_reg0/out_reg[0]_1
    SLICE_X32Y30         FDRE                                         r  par_done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.018     0.018    par_done_reg0/clk
    SLICE_X32Y30         FDRE                                         r  par_done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X32Y30         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 bin_read8_0/out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t_30/out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.041ns (40.594%)  route 0.060ns (59.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.012     0.012    bin_read8_0/clk
    SLICE_X32Y21         FDRE                                         r  bin_read8_0/out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y21         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.053 r  bin_read8_0/out_reg[20]/Q
                         net (fo=1, routed)           0.060     0.113    t_30/out_reg[20]_1
    SLICE_X32Y20         FDRE                                         r  t_30/out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.019     0.019    t_30/clk
    SLICE_X32Y20         FDRE                                         r  t_30/out_reg[20]/C
                         clock pessimism              0.000     0.019    
    SLICE_X32Y20         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    t_30/out_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg3/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg3/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.054ns (54.000%)  route 0.046ns (46.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.013     0.013    par_done_reg3/clk
    SLICE_X30Y27         FDRE                                         r  par_done_reg3/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  par_done_reg3/out_reg[0]/Q
                         net (fo=5, routed)           0.029     0.081    par_reset0/par_done_reg3_out
    SLICE_X30Y27         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     0.096 r  par_reset0/out[0]_i_1__43/O
                         net (fo=1, routed)           0.017     0.113    par_done_reg3/out_reg[0]_0
    SLICE_X30Y27         FDRE                                         r  par_done_reg3/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4710, unset)         0.019     0.019    par_done_reg3/clk
    SLICE_X30Y27         FDRE                                         r  par_done_reg3/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y27         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg3/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y4   mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y14  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y7   mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y3   mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y7   mult_pipe4/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y6   mult_pipe5/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y6   mult_pipe6/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y16  mult_pipe7/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y10  mult_pipe8/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X4Y6   mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y29   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y26   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y24   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y24   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y37   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y37   A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y24   A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y41   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y30   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y24   A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y29   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X28Y29   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y26   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y26   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y24   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y24   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y37   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y37   A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y24   A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X19Y24   A0_0/mem_reg[0][0][12]/C



