
example.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001058  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000010  00800060  00001058  000010cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .comment      0000005c  00000000  00000000  000010dc  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001138  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 00000020  00000000  00000000  00001174  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000016cf  00000000  00000000  00001194  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000748  00000000  00000000  00002863  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000064c  00000000  00000000  00002fab  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000034  00000000  00000000  000035f8  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000046f  00000000  00000000  0000362c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000eef  00000000  00000000  00003a9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000058  00000000  00000000  0000498a  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 ab 00 	jmp	0x156	; 0x156 <__ctors_end>
       4:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
       8:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
       c:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      10:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      14:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      18:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      1c:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      20:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      24:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      28:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      2c:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      30:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      34:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      38:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      3c:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      40:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      44:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      48:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      4c:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>
      50:	0c 94 c0 00 	jmp	0x180	; 0x180 <__bad_interrupt>

00000054 <__trampolines_end>:
      54:	6e 61       	ori	r22, 0x1E	; 30
      56:	6e 00       	.word	0x006e	; ????

00000058 <__c.2332>:
      58:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      68:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      78:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      88:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      98:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      a8:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      b8:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
      c8:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
      d8:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
      e8:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
      f8:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     108:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     118:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     128:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     138:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     148:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000156 <__ctors_end>:
     156:	11 24       	eor	r1, r1
     158:	1f be       	out	0x3f, r1	; 63
     15a:	cf e5       	ldi	r28, 0x5F	; 95
     15c:	d8 e0       	ldi	r29, 0x08	; 8
     15e:	de bf       	out	0x3e, r29	; 62
     160:	cd bf       	out	0x3d, r28	; 61

00000162 <__do_copy_data>:
     162:	10 e0       	ldi	r17, 0x00	; 0
     164:	a0 e6       	ldi	r26, 0x60	; 96
     166:	b0 e0       	ldi	r27, 0x00	; 0
     168:	e8 e5       	ldi	r30, 0x58	; 88
     16a:	f0 e1       	ldi	r31, 0x10	; 16
     16c:	02 c0       	rjmp	.+4      	; 0x172 <__do_copy_data+0x10>
     16e:	05 90       	lpm	r0, Z+
     170:	0d 92       	st	X+, r0
     172:	a0 37       	cpi	r26, 0x70	; 112
     174:	b1 07       	cpc	r27, r17
     176:	d9 f7       	brne	.-10     	; 0x16e <__do_copy_data+0xc>
     178:	0e 94 c2 00 	call	0x184	; 0x184 <main>
     17c:	0c 94 2a 08 	jmp	0x1054	; 0x1054 <_exit>

00000180 <__bad_interrupt>:
     180:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000184 <main>:

#define  lcd_port PORTC
#define lcd_DDR DDRC

int main(void)
{
     184:	cf 93       	push	r28
     186:	df 93       	push	r29
     188:	cd b7       	in	r28, 0x3d	; 61
     18a:	de b7       	in	r29, 0x3e	; 62
     18c:	60 97       	sbiw	r28, 0x10	; 16
     18e:	0f b6       	in	r0, 0x3f	; 63
     190:	f8 94       	cli
     192:	de bf       	out	0x3e, r29	; 62
     194:	0f be       	out	0x3f, r0	; 63
     196:	cd bf       	out	0x3d, r28	; 61
		D5 = data5;
		D6 = data6;
		D7 = data7;

		//make the lcd pins output
		lcd_DDR = lcd_DDR | (1<<RS) | (1<<E) | (1<<D4) | (1<<D5) | (1<<D6) | (1<<D7);
     198:	84 b3       	in	r24, 0x14	; 20
     19a:	83 6f       	ori	r24, 0xF3	; 243
     19c:	84 bb       	out	0x14, r24	; 20
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     19e:	2f ef       	ldi	r18, 0xFF	; 255
     1a0:	39 ef       	ldi	r19, 0xF9	; 249
     1a2:	80 e0       	ldi	r24, 0x00	; 0
     1a4:	21 50       	subi	r18, 0x01	; 1
     1a6:	30 40       	sbci	r19, 0x00	; 0
     1a8:	80 40       	sbci	r24, 0x00	; 0
     1aa:	e1 f7       	brne	.-8      	; 0x1a4 <main+0x20>
     1ac:	00 c0       	rjmp	.+0      	; 0x1ae <main+0x2a>
     1ae:	00 00       	nop
class lcd{
	private:
	int RS, E, D4, D5, D6, D7;
	void send_cmd(unsigned char cmd)
	{
		lcd_port = (lcd_port & 0x0F) | (cmd & 0xF0); //sending the higher nibble of the cmd to the last 4 pins of lcd_port
     1b0:	85 b3       	in	r24, 0x15	; 21
     1b2:	8f 70       	andi	r24, 0x0F	; 15
     1b4:	85 bb       	out	0x15, r24	; 21
		lcd_port &= ~(1<<RS); //command register select (0)
     1b6:	a8 98       	cbi	0x15, 0	; 21
		lcd_port |= (1<<E); //making enable pin high, ready for receiving data
     1b8:	a9 9a       	sbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     1ba:	95 e3       	ldi	r25, 0x35	; 53
     1bc:	9a 95       	dec	r25
     1be:	f1 f7       	brne	.-4      	; 0x1bc <main+0x38>
     1c0:	00 00       	nop
		_delay_us(10);
		lcd_port &= ~(1<<E); //turning off the Enable pin
     1c2:	a9 98       	cbi	0x15, 1	; 21
     1c4:	af e1       	ldi	r26, 0x1F	; 31
     1c6:	b3 e0       	ldi	r27, 0x03	; 3
     1c8:	11 97       	sbiw	r26, 0x01	; 1
     1ca:	f1 f7       	brne	.-4      	; 0x1c8 <main+0x44>
     1cc:	00 c0       	rjmp	.+0      	; 0x1ce <main+0x4a>
     1ce:	00 00       	nop
		
		_delay_us(200);
		lcd_port = (lcd_port & 0x0F) | (cmd << 4); //sending the higher nibble of the cmd to the last 4 pins of lcd_port
     1d0:	85 b3       	in	r24, 0x15	; 21
     1d2:	8f 70       	andi	r24, 0x0F	; 15
     1d4:	80 62       	ori	r24, 0x20	; 32
     1d6:	85 bb       	out	0x15, r24	; 21
		lcd_port &= ~(1<<RS); //command register select (0)
     1d8:	a8 98       	cbi	0x15, 0	; 21
		lcd_port |= (1<<E); //making enable pin high, ready for receiving data
     1da:	a9 9a       	sbi	0x15, 1	; 21
     1dc:	b5 e3       	ldi	r27, 0x35	; 53
     1de:	ba 95       	dec	r27
     1e0:	f1 f7       	brne	.-4      	; 0x1de <main+0x5a>
     1e2:	00 00       	nop
		_delay_us(10);
		lcd_port &= ~(1<<E); //turning off the enable pin
     1e4:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     1e6:	8f e1       	ldi	r24, 0x1F	; 31
     1e8:	9e e4       	ldi	r25, 0x4E	; 78
     1ea:	01 97       	sbiw	r24, 0x01	; 1
     1ec:	f1 f7       	brne	.-4      	; 0x1ea <main+0x66>
     1ee:	00 c0       	rjmp	.+0      	; 0x1f0 <main+0x6c>
     1f0:	00 00       	nop
class lcd{
	private:
	int RS, E, D4, D5, D6, D7;
	void send_cmd(unsigned char cmd)
	{
		lcd_port = (lcd_port & 0x0F) | (cmd & 0xF0); //sending the higher nibble of the cmd to the last 4 pins of lcd_port
     1f2:	85 b3       	in	r24, 0x15	; 21
     1f4:	8f 70       	andi	r24, 0x0F	; 15
     1f6:	80 62       	ori	r24, 0x20	; 32
     1f8:	85 bb       	out	0x15, r24	; 21
		lcd_port &= ~(1<<RS); //command register select (0)
     1fa:	a8 98       	cbi	0x15, 0	; 21
		lcd_port |= (1<<E); //making enable pin high, ready for receiving data
     1fc:	a9 9a       	sbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     1fe:	95 e3       	ldi	r25, 0x35	; 53
     200:	9a 95       	dec	r25
     202:	f1 f7       	brne	.-4      	; 0x200 <main+0x7c>
     204:	00 00       	nop
		_delay_us(10);
		lcd_port &= ~(1<<E); //turning off the Enable pin
     206:	a9 98       	cbi	0x15, 1	; 21
     208:	af e1       	ldi	r26, 0x1F	; 31
     20a:	b3 e0       	ldi	r27, 0x03	; 3
     20c:	11 97       	sbiw	r26, 0x01	; 1
     20e:	f1 f7       	brne	.-4      	; 0x20c <main+0x88>
     210:	00 c0       	rjmp	.+0      	; 0x212 <main+0x8e>
     212:	00 00       	nop
		
		_delay_us(200);
		lcd_port = (lcd_port & 0x0F) | (cmd << 4); //sending the higher nibble of the cmd to the last 4 pins of lcd_port
     214:	85 b3       	in	r24, 0x15	; 21
     216:	8f 70       	andi	r24, 0x0F	; 15
     218:	80 68       	ori	r24, 0x80	; 128
     21a:	85 bb       	out	0x15, r24	; 21
		lcd_port &= ~(1<<RS); //command register select (0)
     21c:	a8 98       	cbi	0x15, 0	; 21
		lcd_port |= (1<<E); //making enable pin high, ready for receiving data
     21e:	a9 9a       	sbi	0x15, 1	; 21
     220:	b5 e3       	ldi	r27, 0x35	; 53
     222:	ba 95       	dec	r27
     224:	f1 f7       	brne	.-4      	; 0x222 <main+0x9e>
     226:	00 00       	nop
		_delay_us(10);
		lcd_port &= ~(1<<E); //turning off the enable pin
     228:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     22a:	8f e1       	ldi	r24, 0x1F	; 31
     22c:	9e e4       	ldi	r25, 0x4E	; 78
     22e:	01 97       	sbiw	r24, 0x01	; 1
     230:	f1 f7       	brne	.-4      	; 0x22e <main+0xaa>
     232:	00 c0       	rjmp	.+0      	; 0x234 <main+0xb0>
     234:	00 00       	nop
class lcd{
	private:
	int RS, E, D4, D5, D6, D7;
	void send_cmd(unsigned char cmd)
	{
		lcd_port = (lcd_port & 0x0F) | (cmd & 0xF0); //sending the higher nibble of the cmd to the last 4 pins of lcd_port
     236:	85 b3       	in	r24, 0x15	; 21
     238:	8f 70       	andi	r24, 0x0F	; 15
     23a:	85 bb       	out	0x15, r24	; 21
		lcd_port &= ~(1<<RS); //command register select (0)
     23c:	a8 98       	cbi	0x15, 0	; 21
		lcd_port |= (1<<E); //making enable pin high, ready for receiving data
     23e:	a9 9a       	sbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     240:	95 e3       	ldi	r25, 0x35	; 53
     242:	9a 95       	dec	r25
     244:	f1 f7       	brne	.-4      	; 0x242 <main+0xbe>
     246:	00 00       	nop
		_delay_us(10);
		lcd_port &= ~(1<<E); //turning off the Enable pin
     248:	a9 98       	cbi	0x15, 1	; 21
     24a:	af e1       	ldi	r26, 0x1F	; 31
     24c:	b3 e0       	ldi	r27, 0x03	; 3
     24e:	11 97       	sbiw	r26, 0x01	; 1
     250:	f1 f7       	brne	.-4      	; 0x24e <main+0xca>
     252:	00 c0       	rjmp	.+0      	; 0x254 <main+0xd0>
     254:	00 00       	nop
		
		_delay_us(200);
		lcd_port = (lcd_port & 0x0F) | (cmd << 4); //sending the higher nibble of the cmd to the last 4 pins of lcd_port
     256:	85 b3       	in	r24, 0x15	; 21
     258:	8f 70       	andi	r24, 0x0F	; 15
     25a:	80 6c       	ori	r24, 0xC0	; 192
     25c:	85 bb       	out	0x15, r24	; 21
		lcd_port &= ~(1<<RS); //command register select (0)
     25e:	a8 98       	cbi	0x15, 0	; 21
		lcd_port |= (1<<E); //making enable pin high, ready for receiving data
     260:	a9 9a       	sbi	0x15, 1	; 21
     262:	b5 e3       	ldi	r27, 0x35	; 53
     264:	ba 95       	dec	r27
     266:	f1 f7       	brne	.-4      	; 0x264 <main+0xe0>
     268:	00 00       	nop
		_delay_us(10);
		lcd_port &= ~(1<<E); //turning off the enable pin
     26a:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     26c:	8f e1       	ldi	r24, 0x1F	; 31
     26e:	9e e4       	ldi	r25, 0x4E	; 78
     270:	01 97       	sbiw	r24, 0x01	; 1
     272:	f1 f7       	brne	.-4      	; 0x270 <main+0xec>
     274:	00 c0       	rjmp	.+0      	; 0x276 <main+0xf2>
     276:	00 00       	nop
class lcd{
	private:
	int RS, E, D4, D5, D6, D7;
	void send_cmd(unsigned char cmd)
	{
		lcd_port = (lcd_port & 0x0F) | (cmd & 0xF0); //sending the higher nibble of the cmd to the last 4 pins of lcd_port
     278:	85 b3       	in	r24, 0x15	; 21
     27a:	8f 70       	andi	r24, 0x0F	; 15
     27c:	85 bb       	out	0x15, r24	; 21
		lcd_port &= ~(1<<RS); //command register select (0)
     27e:	a8 98       	cbi	0x15, 0	; 21
		lcd_port |= (1<<E); //making enable pin high, ready for receiving data
     280:	a9 9a       	sbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     282:	95 e3       	ldi	r25, 0x35	; 53
     284:	9a 95       	dec	r25
     286:	f1 f7       	brne	.-4      	; 0x284 <main+0x100>
     288:	00 00       	nop
		_delay_us(10);
		lcd_port &= ~(1<<E); //turning off the Enable pin
     28a:	a9 98       	cbi	0x15, 1	; 21
     28c:	af e1       	ldi	r26, 0x1F	; 31
     28e:	b3 e0       	ldi	r27, 0x03	; 3
     290:	11 97       	sbiw	r26, 0x01	; 1
     292:	f1 f7       	brne	.-4      	; 0x290 <main+0x10c>
     294:	00 c0       	rjmp	.+0      	; 0x296 <main+0x112>
     296:	00 00       	nop
		
		_delay_us(200);
		lcd_port = (lcd_port & 0x0F) | (cmd << 4); //sending the higher nibble of the cmd to the last 4 pins of lcd_port
     298:	85 b3       	in	r24, 0x15	; 21
     29a:	8f 70       	andi	r24, 0x0F	; 15
     29c:	80 61       	ori	r24, 0x10	; 16
     29e:	85 bb       	out	0x15, r24	; 21
		lcd_port &= ~(1<<RS); //command register select (0)
     2a0:	a8 98       	cbi	0x15, 0	; 21
		lcd_port |= (1<<E); //making enable pin high, ready for receiving data
     2a2:	a9 9a       	sbi	0x15, 1	; 21
     2a4:	b5 e3       	ldi	r27, 0x35	; 53
     2a6:	ba 95       	dec	r27
     2a8:	f1 f7       	brne	.-4      	; 0x2a6 <main+0x122>
     2aa:	00 00       	nop
		_delay_us(10);
		lcd_port &= ~(1<<E); //turning off the enable pin
     2ac:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2ae:	8f e1       	ldi	r24, 0x1F	; 31
     2b0:	9e e4       	ldi	r25, 0x4E	; 78
     2b2:	01 97       	sbiw	r24, 0x01	; 1
     2b4:	f1 f7       	brne	.-4      	; 0x2b2 <main+0x12e>
     2b6:	00 c0       	rjmp	.+0      	; 0x2b8 <main+0x134>
     2b8:	00 00       	nop
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     2ba:	de 01       	movw	r26, r28
     2bc:	11 96       	adiw	r26, 0x01	; 1
     2be:	7d 01       	movw	r14, r26
	//
	
	void print(double num)
	{
		char buf[16];
		sprintf(buf,"%.2f", num); //convert the double to formatted char*
     2c0:	0f 2e       	mov	r0, r31
     2c2:	ff e3       	ldi	r31, 0x3F	; 63
     2c4:	af 2e       	mov	r10, r31
     2c6:	f0 2d       	mov	r31, r0
     2c8:	0f 2e       	mov	r0, r31
     2ca:	fd e9       	ldi	r31, 0x9D	; 157
     2cc:	bf 2e       	mov	r11, r31
     2ce:	f0 2d       	mov	r31, r0
     2d0:	0f 2e       	mov	r0, r31
     2d2:	f0 e7       	ldi	r31, 0x70	; 112
     2d4:	cf 2e       	mov	r12, r31
     2d6:	f0 2d       	mov	r31, r0
     2d8:	0f 2e       	mov	r0, r31
     2da:	f4 ea       	ldi	r31, 0xA4	; 164
     2dc:	df 2e       	mov	r13, r31
     2de:	f0 2d       	mov	r31, r0
     2e0:	00 e6       	ldi	r16, 0x60	; 96
     2e2:	10 e0       	ldi	r17, 0x00	; 0
     2e4:	4a e0       	ldi	r20, 0x0A	; 10
     2e6:	b7 01       	movw	r22, r14
     2e8:	88 ee       	ldi	r24, 0xE8	; 232
     2ea:	93 e0       	ldi	r25, 0x03	; 3
     2ec:	0e 94 39 07 	call	0xe72	; 0xe72 <__itoa_ncheck>
		_delay_ms(5);
	}
	void print(char *str)
	{
		int i;
		for(i=0;str[i]!=0;i++)		// Send each char of string till the NULL
     2f0:	99 81       	ldd	r25, Y+1	; 0x01
     2f2:	99 23       	and	r25, r25
     2f4:	71 f1       	breq	.+92     	; 0x352 <main+0x1ce>
     2f6:	fe 01       	movw	r30, r28
     2f8:	32 96       	adiw	r30, 0x02	; 2
		send_cmd(0x01); // Clear Display
	}
	
	void printCh(unsigned char str)
	{
		lcd_port = (lcd_port & 0x0F) | (str & 0xF0); // Sending upper nibble
     2fa:	85 b3       	in	r24, 0x15	; 21
     2fc:	8f 70       	andi	r24, 0x0F	; 15
     2fe:	29 2f       	mov	r18, r25
     300:	20 7f       	andi	r18, 0xF0	; 240
     302:	82 2b       	or	r24, r18
     304:	85 bb       	out	0x15, r24	; 21
		lcd_port |= (1<<RS);  // RS=1, data reg.
     306:	a8 9a       	sbi	0x15, 0	; 21
		lcd_port|= (1<<E); //turn on the enable pin
     308:	a9 9a       	sbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     30a:	b5 e0       	ldi	r27, 0x05	; 5
     30c:	ba 95       	dec	r27
     30e:	f1 f7       	brne	.-4      	; 0x30c <main+0x188>
     310:	00 00       	nop
		_delay_us(1);
		lcd_port &= ~ (1<<E); //turn off the enable pin
     312:	a9 98       	cbi	0x15, 1	; 21
     314:	af e1       	ldi	r26, 0x1F	; 31
     316:	b3 e0       	ldi	r27, 0x03	; 3
     318:	11 97       	sbiw	r26, 0x01	; 1
     31a:	f1 f7       	brne	.-4      	; 0x318 <main+0x194>
     31c:	00 c0       	rjmp	.+0      	; 0x31e <main+0x19a>
     31e:	00 00       	nop
		_delay_us(200);
		
		lcd_port = (lcd_port & 0x0F) | (str <<4); // Sending upper nibble
     320:	85 b3       	in	r24, 0x15	; 21
     322:	28 2f       	mov	r18, r24
     324:	2f 70       	andi	r18, 0x0F	; 15
     326:	b0 e1       	ldi	r27, 0x10	; 16
     328:	9b 9f       	mul	r25, r27
     32a:	c0 01       	movw	r24, r0
     32c:	11 24       	eor	r1, r1
     32e:	82 2b       	or	r24, r18
     330:	85 bb       	out	0x15, r24	; 21
		lcd_port |= (1<<RS);  // RS=1, data reg.
     332:	a8 9a       	sbi	0x15, 0	; 21
		lcd_port|= (1<<E); //turn on the enable pin
     334:	a9 9a       	sbi	0x15, 1	; 21
     336:	25 e0       	ldi	r18, 0x05	; 5
     338:	2a 95       	dec	r18
     33a:	f1 f7       	brne	.-4      	; 0x338 <main+0x1b4>
     33c:	00 00       	nop
		_delay_us(1);
		lcd_port &= ~ (1<<E); //turn off the enable pin
     33e:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     340:	8f e1       	ldi	r24, 0x1F	; 31
     342:	9e e4       	ldi	r25, 0x4E	; 78
     344:	01 97       	sbiw	r24, 0x01	; 1
     346:	f1 f7       	brne	.-4      	; 0x344 <main+0x1c0>
     348:	00 c0       	rjmp	.+0      	; 0x34a <main+0x1c6>
     34a:	00 00       	nop
		_delay_ms(5);
	}
	void print(char *str)
	{
		int i;
		for(i=0;str[i]!=0;i++)		// Send each char of string till the NULL
     34c:	91 91       	ld	r25, Z+
     34e:	91 11       	cpse	r25, r1
     350:	d4 cf       	rjmp	.-88     	; 0x2fa <main+0x176>
     352:	9f ef       	ldi	r25, 0xFF	; 255
     354:	a3 ed       	ldi	r26, 0xD3	; 211
     356:	b0 e3       	ldi	r27, 0x30	; 48
     358:	91 50       	subi	r25, 0x01	; 1
     35a:	a0 40       	sbci	r26, 0x00	; 0
     35c:	b0 40       	sbci	r27, 0x00	; 0
     35e:	e1 f7       	brne	.-8      	; 0x358 <main+0x1d4>
     360:	00 c0       	rjmp	.+0      	; 0x362 <main+0x1de>
     362:	00 00       	nop
class lcd{
	private:
	int RS, E, D4, D5, D6, D7;
	void send_cmd(unsigned char cmd)
	{
		lcd_port = (lcd_port & 0x0F) | (cmd & 0xF0); //sending the higher nibble of the cmd to the last 4 pins of lcd_port
     364:	85 b3       	in	r24, 0x15	; 21
     366:	8f 70       	andi	r24, 0x0F	; 15
     368:	85 bb       	out	0x15, r24	; 21
		lcd_port &= ~(1<<RS); //command register select (0)
     36a:	a8 98       	cbi	0x15, 0	; 21
		lcd_port |= (1<<E); //making enable pin high, ready for receiving data
     36c:	a9 9a       	sbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     36e:	25 e3       	ldi	r18, 0x35	; 53
     370:	2a 95       	dec	r18
     372:	f1 f7       	brne	.-4      	; 0x370 <main+0x1ec>
     374:	00 00       	nop
		_delay_us(10);
		lcd_port &= ~(1<<E); //turning off the Enable pin
     376:	a9 98       	cbi	0x15, 1	; 21
     378:	8f e1       	ldi	r24, 0x1F	; 31
     37a:	93 e0       	ldi	r25, 0x03	; 3
     37c:	01 97       	sbiw	r24, 0x01	; 1
     37e:	f1 f7       	brne	.-4      	; 0x37c <main+0x1f8>
     380:	00 c0       	rjmp	.+0      	; 0x382 <main+0x1fe>
     382:	00 00       	nop
		
		_delay_us(200);
		lcd_port = (lcd_port & 0x0F) | (cmd << 4); //sending the higher nibble of the cmd to the last 4 pins of lcd_port
     384:	85 b3       	in	r24, 0x15	; 21
     386:	8f 70       	andi	r24, 0x0F	; 15
     388:	80 61       	ori	r24, 0x10	; 16
     38a:	85 bb       	out	0x15, r24	; 21
		lcd_port &= ~(1<<RS); //command register select (0)
     38c:	a8 98       	cbi	0x15, 0	; 21
		lcd_port |= (1<<E); //making enable pin high, ready for receiving data
     38e:	a9 9a       	sbi	0x15, 1	; 21
     390:	95 e3       	ldi	r25, 0x35	; 53
     392:	9a 95       	dec	r25
     394:	f1 f7       	brne	.-4      	; 0x392 <main+0x20e>
     396:	00 00       	nop
		_delay_us(10);
		lcd_port &= ~(1<<E); //turning off the enable pin
     398:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     39a:	af e1       	ldi	r26, 0x1F	; 31
     39c:	be e4       	ldi	r27, 0x4E	; 78
     39e:	11 97       	sbiw	r26, 0x01	; 1
     3a0:	f1 f7       	brne	.-4      	; 0x39e <main+0x21a>
     3a2:	00 c0       	rjmp	.+0      	; 0x3a4 <main+0x220>
     3a4:	00 00       	nop
	//
	
	void print(double num)
	{
		char buf[16];
		sprintf(buf,"%.2f", num); //convert the double to formatted char*
     3a6:	af 92       	push	r10
     3a8:	bf 92       	push	r11
     3aa:	cf 92       	push	r12
     3ac:	df 92       	push	r13
     3ae:	1f 93       	push	r17
     3b0:	0f 93       	push	r16
     3b2:	ff 92       	push	r15
     3b4:	ef 92       	push	r14
     3b6:	0e 94 9a 07 	call	0xf34	; 0xf34 <sprintf>
		_delay_ms(5);
	}
	void print(char *str)
	{
		int i;
		for(i=0;str[i]!=0;i++)		// Send each char of string till the NULL
     3ba:	99 81       	ldd	r25, Y+1	; 0x01
     3bc:	0f b6       	in	r0, 0x3f	; 63
     3be:	f8 94       	cli
     3c0:	de bf       	out	0x3e, r29	; 62
     3c2:	0f be       	out	0x3f, r0	; 63
     3c4:	cd bf       	out	0x3d, r28	; 61
     3c6:	99 23       	and	r25, r25
     3c8:	71 f1       	breq	.+92     	; 0x426 <__LOCK_REGION_LENGTH__+0x26>
     3ca:	fe 01       	movw	r30, r28
     3cc:	32 96       	adiw	r30, 0x02	; 2
		send_cmd(0x01); // Clear Display
	}
	
	void printCh(unsigned char str)
	{
		lcd_port = (lcd_port & 0x0F) | (str & 0xF0); // Sending upper nibble
     3ce:	85 b3       	in	r24, 0x15	; 21
     3d0:	8f 70       	andi	r24, 0x0F	; 15
     3d2:	29 2f       	mov	r18, r25
     3d4:	20 7f       	andi	r18, 0xF0	; 240
     3d6:	82 2b       	or	r24, r18
     3d8:	85 bb       	out	0x15, r24	; 21
		lcd_port |= (1<<RS);  // RS=1, data reg.
     3da:	a8 9a       	sbi	0x15, 0	; 21
		lcd_port|= (1<<E); //turn on the enable pin
     3dc:	a9 9a       	sbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3de:	35 e0       	ldi	r19, 0x05	; 5
     3e0:	3a 95       	dec	r19
     3e2:	f1 f7       	brne	.-4      	; 0x3e0 <main+0x25c>
     3e4:	00 00       	nop
		_delay_us(1);
		lcd_port &= ~ (1<<E); //turn off the enable pin
     3e6:	a9 98       	cbi	0x15, 1	; 21
     3e8:	af e1       	ldi	r26, 0x1F	; 31
     3ea:	b3 e0       	ldi	r27, 0x03	; 3
     3ec:	11 97       	sbiw	r26, 0x01	; 1
     3ee:	f1 f7       	brne	.-4      	; 0x3ec <main+0x268>
     3f0:	00 c0       	rjmp	.+0      	; 0x3f2 <main+0x26e>
     3f2:	00 00       	nop
		_delay_us(200);
		
		lcd_port = (lcd_port & 0x0F) | (str <<4); // Sending upper nibble
     3f4:	85 b3       	in	r24, 0x15	; 21
     3f6:	28 2f       	mov	r18, r24
     3f8:	2f 70       	andi	r18, 0x0F	; 15
     3fa:	b0 e1       	ldi	r27, 0x10	; 16
     3fc:	9b 9f       	mul	r25, r27
     3fe:	c0 01       	movw	r24, r0
     400:	11 24       	eor	r1, r1
     402:	82 2b       	or	r24, r18
     404:	85 bb       	out	0x15, r24	; 21
		lcd_port |= (1<<RS);  // RS=1, data reg.
     406:	a8 9a       	sbi	0x15, 0	; 21
		lcd_port|= (1<<E); //turn on the enable pin
     408:	a9 9a       	sbi	0x15, 1	; 21
     40a:	25 e0       	ldi	r18, 0x05	; 5
     40c:	2a 95       	dec	r18
     40e:	f1 f7       	brne	.-4      	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
     410:	00 00       	nop
		_delay_us(1);
		lcd_port &= ~ (1<<E); //turn off the enable pin
     412:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     414:	8f e1       	ldi	r24, 0x1F	; 31
     416:	9e e4       	ldi	r25, 0x4E	; 78
     418:	01 97       	sbiw	r24, 0x01	; 1
     41a:	f1 f7       	brne	.-4      	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
     41c:	00 c0       	rjmp	.+0      	; 0x41e <__LOCK_REGION_LENGTH__+0x1e>
     41e:	00 00       	nop
		_delay_ms(5);
	}
	void print(char *str)
	{
		int i;
		for(i=0;str[i]!=0;i++)		// Send each char of string till the NULL
     420:	91 91       	ld	r25, Z+
     422:	91 11       	cpse	r25, r1
     424:	d4 cf       	rjmp	.-88     	; 0x3ce <main+0x24a>
     426:	9f ef       	ldi	r25, 0xFF	; 255
     428:	a3 ed       	ldi	r26, 0xD3	; 211
     42a:	b0 e3       	ldi	r27, 0x30	; 48
     42c:	91 50       	subi	r25, 0x01	; 1
     42e:	a0 40       	sbci	r26, 0x00	; 0
     430:	b0 40       	sbci	r27, 0x00	; 0
     432:	e1 f7       	brne	.-8      	; 0x42c <__LOCK_REGION_LENGTH__+0x2c>
     434:	00 c0       	rjmp	.+0      	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
     436:	00 00       	nop
class lcd{
	private:
	int RS, E, D4, D5, D6, D7;
	void send_cmd(unsigned char cmd)
	{
		lcd_port = (lcd_port & 0x0F) | (cmd & 0xF0); //sending the higher nibble of the cmd to the last 4 pins of lcd_port
     438:	85 b3       	in	r24, 0x15	; 21
     43a:	8f 70       	andi	r24, 0x0F	; 15
     43c:	85 bb       	out	0x15, r24	; 21
		lcd_port &= ~(1<<RS); //command register select (0)
     43e:	a8 98       	cbi	0x15, 0	; 21
		lcd_port |= (1<<E); //making enable pin high, ready for receiving data
     440:	a9 9a       	sbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     442:	25 e3       	ldi	r18, 0x35	; 53
     444:	2a 95       	dec	r18
     446:	f1 f7       	brne	.-4      	; 0x444 <__LOCK_REGION_LENGTH__+0x44>
     448:	00 00       	nop
		_delay_us(10);
		lcd_port &= ~(1<<E); //turning off the Enable pin
     44a:	a9 98       	cbi	0x15, 1	; 21
     44c:	8f e1       	ldi	r24, 0x1F	; 31
     44e:	93 e0       	ldi	r25, 0x03	; 3
     450:	01 97       	sbiw	r24, 0x01	; 1
     452:	f1 f7       	brne	.-4      	; 0x450 <__LOCK_REGION_LENGTH__+0x50>
     454:	00 c0       	rjmp	.+0      	; 0x456 <__LOCK_REGION_LENGTH__+0x56>
     456:	00 00       	nop
		
		_delay_us(200);
		lcd_port = (lcd_port & 0x0F) | (cmd << 4); //sending the higher nibble of the cmd to the last 4 pins of lcd_port
     458:	85 b3       	in	r24, 0x15	; 21
     45a:	8f 70       	andi	r24, 0x0F	; 15
     45c:	80 61       	ori	r24, 0x10	; 16
     45e:	85 bb       	out	0x15, r24	; 21
		lcd_port &= ~(1<<RS); //command register select (0)
     460:	a8 98       	cbi	0x15, 0	; 21
		lcd_port |= (1<<E); //making enable pin high, ready for receiving data
     462:	a9 9a       	sbi	0x15, 1	; 21
     464:	95 e3       	ldi	r25, 0x35	; 53
     466:	9a 95       	dec	r25
     468:	f1 f7       	brne	.-4      	; 0x466 <__LOCK_REGION_LENGTH__+0x66>
     46a:	00 00       	nop
		_delay_us(10);
		lcd_port &= ~(1<<E); //turning off the enable pin
     46c:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     46e:	af e1       	ldi	r26, 0x1F	; 31
     470:	be e4       	ldi	r27, 0x4E	; 78
     472:	11 97       	sbiw	r26, 0x01	; 1
     474:	f1 f7       	brne	.-4      	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
     476:	00 c0       	rjmp	.+0      	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
     478:	00 00       	nop
     47a:	e6 e6       	ldi	r30, 0x66	; 102
     47c:	f0 e0       	ldi	r31, 0x00	; 0
     47e:	92 e4       	ldi	r25, 0x42	; 66
		send_cmd(0x01); // Clear Display
	}
	
	void printCh(unsigned char str)
	{
		lcd_port = (lcd_port & 0x0F) | (str & 0xF0); // Sending upper nibble
     480:	85 b3       	in	r24, 0x15	; 21
     482:	8f 70       	andi	r24, 0x0F	; 15
     484:	29 2f       	mov	r18, r25
     486:	20 7f       	andi	r18, 0xF0	; 240
     488:	82 2b       	or	r24, r18
     48a:	85 bb       	out	0x15, r24	; 21
		lcd_port |= (1<<RS);  // RS=1, data reg.
     48c:	a8 9a       	sbi	0x15, 0	; 21
		lcd_port|= (1<<E); //turn on the enable pin
     48e:	a9 9a       	sbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     490:	b5 e0       	ldi	r27, 0x05	; 5
     492:	ba 95       	dec	r27
     494:	f1 f7       	brne	.-4      	; 0x492 <__LOCK_REGION_LENGTH__+0x92>
     496:	00 00       	nop
		_delay_us(1);
		lcd_port &= ~ (1<<E); //turn off the enable pin
     498:	a9 98       	cbi	0x15, 1	; 21
     49a:	af e1       	ldi	r26, 0x1F	; 31
     49c:	b3 e0       	ldi	r27, 0x03	; 3
     49e:	11 97       	sbiw	r26, 0x01	; 1
     4a0:	f1 f7       	brne	.-4      	; 0x49e <__LOCK_REGION_LENGTH__+0x9e>
     4a2:	00 c0       	rjmp	.+0      	; 0x4a4 <__LOCK_REGION_LENGTH__+0xa4>
     4a4:	00 00       	nop
		_delay_us(200);
		
		lcd_port = (lcd_port & 0x0F) | (str <<4); // Sending upper nibble
     4a6:	85 b3       	in	r24, 0x15	; 21
     4a8:	28 2f       	mov	r18, r24
     4aa:	2f 70       	andi	r18, 0x0F	; 15
     4ac:	b0 e1       	ldi	r27, 0x10	; 16
     4ae:	9b 9f       	mul	r25, r27
     4b0:	c0 01       	movw	r24, r0
     4b2:	11 24       	eor	r1, r1
     4b4:	82 2b       	or	r24, r18
     4b6:	85 bb       	out	0x15, r24	; 21
		lcd_port |= (1<<RS);  // RS=1, data reg.
     4b8:	a8 9a       	sbi	0x15, 0	; 21
		lcd_port|= (1<<E); //turn on the enable pin
     4ba:	a9 9a       	sbi	0x15, 1	; 21
     4bc:	25 e0       	ldi	r18, 0x05	; 5
     4be:	2a 95       	dec	r18
     4c0:	f1 f7       	brne	.-4      	; 0x4be <__LOCK_REGION_LENGTH__+0xbe>
     4c2:	00 00       	nop
		_delay_us(1);
		lcd_port &= ~ (1<<E); //turn off the enable pin
     4c4:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4c6:	8f e1       	ldi	r24, 0x1F	; 31
     4c8:	9e e4       	ldi	r25, 0x4E	; 78
     4ca:	01 97       	sbiw	r24, 0x01	; 1
     4cc:	f1 f7       	brne	.-4      	; 0x4ca <__LOCK_REGION_LENGTH__+0xca>
     4ce:	00 c0       	rjmp	.+0      	; 0x4d0 <__LOCK_REGION_LENGTH__+0xd0>
     4d0:	00 00       	nop
		_delay_ms(5);
	}
	void print(char *str)
	{
		int i;
		for(i=0;str[i]!=0;i++)		// Send each char of string till the NULL
     4d2:	91 91       	ld	r25, Z+
     4d4:	91 11       	cpse	r25, r1
     4d6:	d4 cf       	rjmp	.-88     	; 0x480 <__LOCK_REGION_LENGTH__+0x80>
     4d8:	9f ef       	ldi	r25, 0xFF	; 255
     4da:	a3 ed       	ldi	r26, 0xD3	; 211
     4dc:	b0 e3       	ldi	r27, 0x30	; 48
     4de:	91 50       	subi	r25, 0x01	; 1
     4e0:	a0 40       	sbci	r26, 0x00	; 0
     4e2:	b0 40       	sbci	r27, 0x00	; 0
     4e4:	e1 f7       	brne	.-8      	; 0x4de <__LOCK_REGION_LENGTH__+0xde>
     4e6:	00 c0       	rjmp	.+0      	; 0x4e8 <__LOCK_REGION_LENGTH__+0xe8>
     4e8:	00 00       	nop
class lcd{
	private:
	int RS, E, D4, D5, D6, D7;
	void send_cmd(unsigned char cmd)
	{
		lcd_port = (lcd_port & 0x0F) | (cmd & 0xF0); //sending the higher nibble of the cmd to the last 4 pins of lcd_port
     4ea:	85 b3       	in	r24, 0x15	; 21
     4ec:	8f 70       	andi	r24, 0x0F	; 15
     4ee:	85 bb       	out	0x15, r24	; 21
		lcd_port &= ~(1<<RS); //command register select (0)
     4f0:	a8 98       	cbi	0x15, 0	; 21
		lcd_port |= (1<<E); //making enable pin high, ready for receiving data
     4f2:	a9 9a       	sbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     4f4:	25 e3       	ldi	r18, 0x35	; 53
     4f6:	2a 95       	dec	r18
     4f8:	f1 f7       	brne	.-4      	; 0x4f6 <__LOCK_REGION_LENGTH__+0xf6>
     4fa:	00 00       	nop
		_delay_us(10);
		lcd_port &= ~(1<<E); //turning off the Enable pin
     4fc:	a9 98       	cbi	0x15, 1	; 21
     4fe:	8f e1       	ldi	r24, 0x1F	; 31
     500:	93 e0       	ldi	r25, 0x03	; 3
     502:	01 97       	sbiw	r24, 0x01	; 1
     504:	f1 f7       	brne	.-4      	; 0x502 <__LOCK_REGION_LENGTH__+0x102>
     506:	00 c0       	rjmp	.+0      	; 0x508 <__LOCK_REGION_LENGTH__+0x108>
     508:	00 00       	nop
		
		_delay_us(200);
		lcd_port = (lcd_port & 0x0F) | (cmd << 4); //sending the higher nibble of the cmd to the last 4 pins of lcd_port
     50a:	85 b3       	in	r24, 0x15	; 21
     50c:	8f 70       	andi	r24, 0x0F	; 15
     50e:	80 61       	ori	r24, 0x10	; 16
     510:	85 bb       	out	0x15, r24	; 21
		lcd_port &= ~(1<<RS); //command register select (0)
     512:	a8 98       	cbi	0x15, 0	; 21
		lcd_port |= (1<<E); //making enable pin high, ready for receiving data
     514:	a9 9a       	sbi	0x15, 1	; 21
     516:	95 e3       	ldi	r25, 0x35	; 53
     518:	9a 95       	dec	r25
     51a:	f1 f7       	brne	.-4      	; 0x518 <__LOCK_REGION_LENGTH__+0x118>
     51c:	00 00       	nop
		_delay_us(10);
		lcd_port &= ~(1<<E); //turning off the enable pin
     51e:	a9 98       	cbi	0x15, 1	; 21
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     520:	af e1       	ldi	r26, 0x1F	; 31
     522:	be e4       	ldi	r27, 0x4E	; 78
     524:	11 97       	sbiw	r26, 0x01	; 1
     526:	f1 f7       	brne	.-4      	; 0x524 <__LOCK_REGION_LENGTH__+0x124>
     528:	00 c0       	rjmp	.+0      	; 0x52a <__LOCK_REGION_LENGTH__+0x12a>
     52a:	00 00       	nop
     52c:	db ce       	rjmp	.-586    	; 0x2e4 <main+0x160>

0000052e <vfprintf>:
     52e:	a0 e1       	ldi	r26, 0x10	; 16
     530:	b0 e0       	ldi	r27, 0x00	; 0
     532:	ed e9       	ldi	r30, 0x9D	; 157
     534:	f2 e0       	ldi	r31, 0x02	; 2
     536:	0c 94 14 06 	jmp	0xc28	; 0xc28 <__prologue_saves__>
     53a:	7c 01       	movw	r14, r24
     53c:	1b 01       	movw	r2, r22
     53e:	6a 01       	movw	r12, r20
     540:	fc 01       	movw	r30, r24
     542:	17 82       	std	Z+7, r1	; 0x07
     544:	16 82       	std	Z+6, r1	; 0x06
     546:	83 81       	ldd	r24, Z+3	; 0x03
     548:	81 ff       	sbrs	r24, 1
     54a:	44 c3       	rjmp	.+1672   	; 0xbd4 <__stack+0x375>
     54c:	9e 01       	movw	r18, r28
     54e:	2f 5f       	subi	r18, 0xFF	; 255
     550:	3f 4f       	sbci	r19, 0xFF	; 255
     552:	39 01       	movw	r6, r18
     554:	f7 01       	movw	r30, r14
     556:	93 81       	ldd	r25, Z+3	; 0x03
     558:	f1 01       	movw	r30, r2
     55a:	93 fd       	sbrc	r25, 3
     55c:	85 91       	lpm	r24, Z+
     55e:	93 ff       	sbrs	r25, 3
     560:	81 91       	ld	r24, Z+
     562:	1f 01       	movw	r2, r30
     564:	88 23       	and	r24, r24
     566:	09 f4       	brne	.+2      	; 0x56a <vfprintf+0x3c>
     568:	31 c3       	rjmp	.+1634   	; 0xbcc <__stack+0x36d>
     56a:	85 32       	cpi	r24, 0x25	; 37
     56c:	39 f4       	brne	.+14     	; 0x57c <vfprintf+0x4e>
     56e:	93 fd       	sbrc	r25, 3
     570:	85 91       	lpm	r24, Z+
     572:	93 ff       	sbrs	r25, 3
     574:	81 91       	ld	r24, Z+
     576:	1f 01       	movw	r2, r30
     578:	85 32       	cpi	r24, 0x25	; 37
     57a:	39 f4       	brne	.+14     	; 0x58a <vfprintf+0x5c>
     57c:	b7 01       	movw	r22, r14
     57e:	90 e0       	ldi	r25, 0x00	; 0
     580:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     584:	56 01       	movw	r10, r12
     586:	65 01       	movw	r12, r10
     588:	e5 cf       	rjmp	.-54     	; 0x554 <vfprintf+0x26>
     58a:	10 e0       	ldi	r17, 0x00	; 0
     58c:	51 2c       	mov	r5, r1
     58e:	91 2c       	mov	r9, r1
     590:	ff e1       	ldi	r31, 0x1F	; 31
     592:	f9 15       	cp	r31, r9
     594:	d8 f0       	brcs	.+54     	; 0x5cc <vfprintf+0x9e>
     596:	8b 32       	cpi	r24, 0x2B	; 43
     598:	79 f0       	breq	.+30     	; 0x5b8 <vfprintf+0x8a>
     59a:	38 f4       	brcc	.+14     	; 0x5aa <vfprintf+0x7c>
     59c:	80 32       	cpi	r24, 0x20	; 32
     59e:	79 f0       	breq	.+30     	; 0x5be <vfprintf+0x90>
     5a0:	83 32       	cpi	r24, 0x23	; 35
     5a2:	a1 f4       	brne	.+40     	; 0x5cc <vfprintf+0x9e>
     5a4:	f9 2d       	mov	r31, r9
     5a6:	f0 61       	ori	r31, 0x10	; 16
     5a8:	2e c0       	rjmp	.+92     	; 0x606 <vfprintf+0xd8>
     5aa:	8d 32       	cpi	r24, 0x2D	; 45
     5ac:	61 f0       	breq	.+24     	; 0x5c6 <vfprintf+0x98>
     5ae:	80 33       	cpi	r24, 0x30	; 48
     5b0:	69 f4       	brne	.+26     	; 0x5cc <vfprintf+0x9e>
     5b2:	29 2d       	mov	r18, r9
     5b4:	21 60       	ori	r18, 0x01	; 1
     5b6:	2d c0       	rjmp	.+90     	; 0x612 <vfprintf+0xe4>
     5b8:	39 2d       	mov	r19, r9
     5ba:	32 60       	ori	r19, 0x02	; 2
     5bc:	93 2e       	mov	r9, r19
     5be:	89 2d       	mov	r24, r9
     5c0:	84 60       	ori	r24, 0x04	; 4
     5c2:	98 2e       	mov	r9, r24
     5c4:	2a c0       	rjmp	.+84     	; 0x61a <vfprintf+0xec>
     5c6:	e9 2d       	mov	r30, r9
     5c8:	e8 60       	ori	r30, 0x08	; 8
     5ca:	15 c0       	rjmp	.+42     	; 0x5f6 <vfprintf+0xc8>
     5cc:	97 fc       	sbrc	r9, 7
     5ce:	2d c0       	rjmp	.+90     	; 0x62a <vfprintf+0xfc>
     5d0:	20 ed       	ldi	r18, 0xD0	; 208
     5d2:	28 0f       	add	r18, r24
     5d4:	2a 30       	cpi	r18, 0x0A	; 10
     5d6:	88 f4       	brcc	.+34     	; 0x5fa <vfprintf+0xcc>
     5d8:	96 fe       	sbrs	r9, 6
     5da:	06 c0       	rjmp	.+12     	; 0x5e8 <vfprintf+0xba>
     5dc:	3a e0       	ldi	r19, 0x0A	; 10
     5de:	13 9f       	mul	r17, r19
     5e0:	20 0d       	add	r18, r0
     5e2:	11 24       	eor	r1, r1
     5e4:	12 2f       	mov	r17, r18
     5e6:	19 c0       	rjmp	.+50     	; 0x61a <vfprintf+0xec>
     5e8:	8a e0       	ldi	r24, 0x0A	; 10
     5ea:	58 9e       	mul	r5, r24
     5ec:	20 0d       	add	r18, r0
     5ee:	11 24       	eor	r1, r1
     5f0:	52 2e       	mov	r5, r18
     5f2:	e9 2d       	mov	r30, r9
     5f4:	e0 62       	ori	r30, 0x20	; 32
     5f6:	9e 2e       	mov	r9, r30
     5f8:	10 c0       	rjmp	.+32     	; 0x61a <vfprintf+0xec>
     5fa:	8e 32       	cpi	r24, 0x2E	; 46
     5fc:	31 f4       	brne	.+12     	; 0x60a <vfprintf+0xdc>
     5fe:	96 fc       	sbrc	r9, 6
     600:	e5 c2       	rjmp	.+1482   	; 0xbcc <__stack+0x36d>
     602:	f9 2d       	mov	r31, r9
     604:	f0 64       	ori	r31, 0x40	; 64
     606:	9f 2e       	mov	r9, r31
     608:	08 c0       	rjmp	.+16     	; 0x61a <vfprintf+0xec>
     60a:	8c 36       	cpi	r24, 0x6C	; 108
     60c:	21 f4       	brne	.+8      	; 0x616 <vfprintf+0xe8>
     60e:	29 2d       	mov	r18, r9
     610:	20 68       	ori	r18, 0x80	; 128
     612:	92 2e       	mov	r9, r18
     614:	02 c0       	rjmp	.+4      	; 0x61a <vfprintf+0xec>
     616:	88 36       	cpi	r24, 0x68	; 104
     618:	41 f4       	brne	.+16     	; 0x62a <vfprintf+0xfc>
     61a:	f1 01       	movw	r30, r2
     61c:	93 fd       	sbrc	r25, 3
     61e:	85 91       	lpm	r24, Z+
     620:	93 ff       	sbrs	r25, 3
     622:	81 91       	ld	r24, Z+
     624:	1f 01       	movw	r2, r30
     626:	81 11       	cpse	r24, r1
     628:	b3 cf       	rjmp	.-154    	; 0x590 <vfprintf+0x62>
     62a:	9b eb       	ldi	r25, 0xBB	; 187
     62c:	98 0f       	add	r25, r24
     62e:	93 30       	cpi	r25, 0x03	; 3
     630:	20 f4       	brcc	.+8      	; 0x63a <vfprintf+0x10c>
     632:	99 2d       	mov	r25, r9
     634:	90 61       	ori	r25, 0x10	; 16
     636:	80 5e       	subi	r24, 0xE0	; 224
     638:	07 c0       	rjmp	.+14     	; 0x648 <vfprintf+0x11a>
     63a:	9b e9       	ldi	r25, 0x9B	; 155
     63c:	98 0f       	add	r25, r24
     63e:	93 30       	cpi	r25, 0x03	; 3
     640:	08 f0       	brcs	.+2      	; 0x644 <vfprintf+0x116>
     642:	66 c1       	rjmp	.+716    	; 0x910 <__stack+0xb1>
     644:	99 2d       	mov	r25, r9
     646:	9f 7e       	andi	r25, 0xEF	; 239
     648:	96 ff       	sbrs	r25, 6
     64a:	16 e0       	ldi	r17, 0x06	; 6
     64c:	9f 73       	andi	r25, 0x3F	; 63
     64e:	99 2e       	mov	r9, r25
     650:	85 36       	cpi	r24, 0x65	; 101
     652:	19 f4       	brne	.+6      	; 0x65a <vfprintf+0x12c>
     654:	90 64       	ori	r25, 0x40	; 64
     656:	99 2e       	mov	r9, r25
     658:	08 c0       	rjmp	.+16     	; 0x66a <vfprintf+0x13c>
     65a:	86 36       	cpi	r24, 0x66	; 102
     65c:	21 f4       	brne	.+8      	; 0x666 <vfprintf+0x138>
     65e:	39 2f       	mov	r19, r25
     660:	30 68       	ori	r19, 0x80	; 128
     662:	93 2e       	mov	r9, r19
     664:	02 c0       	rjmp	.+4      	; 0x66a <vfprintf+0x13c>
     666:	11 11       	cpse	r17, r1
     668:	11 50       	subi	r17, 0x01	; 1
     66a:	97 fe       	sbrs	r9, 7
     66c:	07 c0       	rjmp	.+14     	; 0x67c <vfprintf+0x14e>
     66e:	1c 33       	cpi	r17, 0x3C	; 60
     670:	50 f4       	brcc	.+20     	; 0x686 <vfprintf+0x158>
     672:	44 24       	eor	r4, r4
     674:	43 94       	inc	r4
     676:	41 0e       	add	r4, r17
     678:	27 e0       	ldi	r18, 0x07	; 7
     67a:	0b c0       	rjmp	.+22     	; 0x692 <vfprintf+0x164>
     67c:	18 30       	cpi	r17, 0x08	; 8
     67e:	38 f0       	brcs	.+14     	; 0x68e <vfprintf+0x160>
     680:	27 e0       	ldi	r18, 0x07	; 7
     682:	17 e0       	ldi	r17, 0x07	; 7
     684:	05 c0       	rjmp	.+10     	; 0x690 <vfprintf+0x162>
     686:	27 e0       	ldi	r18, 0x07	; 7
     688:	9c e3       	ldi	r25, 0x3C	; 60
     68a:	49 2e       	mov	r4, r25
     68c:	02 c0       	rjmp	.+4      	; 0x692 <vfprintf+0x164>
     68e:	21 2f       	mov	r18, r17
     690:	41 2c       	mov	r4, r1
     692:	56 01       	movw	r10, r12
     694:	84 e0       	ldi	r24, 0x04	; 4
     696:	a8 0e       	add	r10, r24
     698:	b1 1c       	adc	r11, r1
     69a:	f6 01       	movw	r30, r12
     69c:	60 81       	ld	r22, Z
     69e:	71 81       	ldd	r23, Z+1	; 0x01
     6a0:	82 81       	ldd	r24, Z+2	; 0x02
     6a2:	93 81       	ldd	r25, Z+3	; 0x03
     6a4:	04 2d       	mov	r16, r4
     6a6:	a3 01       	movw	r20, r6
     6a8:	0e 94 4b 06 	call	0xc96	; 0xc96 <__ftoa_engine>
     6ac:	6c 01       	movw	r12, r24
     6ae:	f9 81       	ldd	r31, Y+1	; 0x01
     6b0:	fc 87       	std	Y+12, r31	; 0x0c
     6b2:	f0 ff       	sbrs	r31, 0
     6b4:	02 c0       	rjmp	.+4      	; 0x6ba <vfprintf+0x18c>
     6b6:	f3 ff       	sbrs	r31, 3
     6b8:	06 c0       	rjmp	.+12     	; 0x6c6 <vfprintf+0x198>
     6ba:	91 fc       	sbrc	r9, 1
     6bc:	06 c0       	rjmp	.+12     	; 0x6ca <vfprintf+0x19c>
     6be:	92 fe       	sbrs	r9, 2
     6c0:	06 c0       	rjmp	.+12     	; 0x6ce <vfprintf+0x1a0>
     6c2:	00 e2       	ldi	r16, 0x20	; 32
     6c4:	05 c0       	rjmp	.+10     	; 0x6d0 <vfprintf+0x1a2>
     6c6:	0d e2       	ldi	r16, 0x2D	; 45
     6c8:	03 c0       	rjmp	.+6      	; 0x6d0 <vfprintf+0x1a2>
     6ca:	0b e2       	ldi	r16, 0x2B	; 43
     6cc:	01 c0       	rjmp	.+2      	; 0x6d0 <vfprintf+0x1a2>
     6ce:	00 e0       	ldi	r16, 0x00	; 0
     6d0:	8c 85       	ldd	r24, Y+12	; 0x0c
     6d2:	8c 70       	andi	r24, 0x0C	; 12
     6d4:	19 f0       	breq	.+6      	; 0x6dc <vfprintf+0x1ae>
     6d6:	01 11       	cpse	r16, r1
     6d8:	5a c2       	rjmp	.+1204   	; 0xb8e <__stack+0x32f>
     6da:	9b c2       	rjmp	.+1334   	; 0xc12 <__stack+0x3b3>
     6dc:	97 fe       	sbrs	r9, 7
     6de:	10 c0       	rjmp	.+32     	; 0x700 <vfprintf+0x1d2>
     6e0:	4c 0c       	add	r4, r12
     6e2:	fc 85       	ldd	r31, Y+12	; 0x0c
     6e4:	f4 ff       	sbrs	r31, 4
     6e6:	04 c0       	rjmp	.+8      	; 0x6f0 <vfprintf+0x1c2>
     6e8:	8a 81       	ldd	r24, Y+2	; 0x02
     6ea:	81 33       	cpi	r24, 0x31	; 49
     6ec:	09 f4       	brne	.+2      	; 0x6f0 <vfprintf+0x1c2>
     6ee:	4a 94       	dec	r4
     6f0:	14 14       	cp	r1, r4
     6f2:	74 f5       	brge	.+92     	; 0x750 <vfprintf+0x222>
     6f4:	28 e0       	ldi	r18, 0x08	; 8
     6f6:	24 15       	cp	r18, r4
     6f8:	78 f5       	brcc	.+94     	; 0x758 <vfprintf+0x22a>
     6fa:	88 e0       	ldi	r24, 0x08	; 8
     6fc:	48 2e       	mov	r4, r24
     6fe:	2c c0       	rjmp	.+88     	; 0x758 <vfprintf+0x22a>
     700:	96 fc       	sbrc	r9, 6
     702:	2a c0       	rjmp	.+84     	; 0x758 <vfprintf+0x22a>
     704:	81 2f       	mov	r24, r17
     706:	90 e0       	ldi	r25, 0x00	; 0
     708:	8c 15       	cp	r24, r12
     70a:	9d 05       	cpc	r25, r13
     70c:	9c f0       	brlt	.+38     	; 0x734 <vfprintf+0x206>
     70e:	3c ef       	ldi	r19, 0xFC	; 252
     710:	c3 16       	cp	r12, r19
     712:	3f ef       	ldi	r19, 0xFF	; 255
     714:	d3 06       	cpc	r13, r19
     716:	74 f0       	brlt	.+28     	; 0x734 <vfprintf+0x206>
     718:	89 2d       	mov	r24, r9
     71a:	80 68       	ori	r24, 0x80	; 128
     71c:	98 2e       	mov	r9, r24
     71e:	0a c0       	rjmp	.+20     	; 0x734 <vfprintf+0x206>
     720:	e2 e0       	ldi	r30, 0x02	; 2
     722:	f0 e0       	ldi	r31, 0x00	; 0
     724:	ec 0f       	add	r30, r28
     726:	fd 1f       	adc	r31, r29
     728:	e1 0f       	add	r30, r17
     72a:	f1 1d       	adc	r31, r1
     72c:	80 81       	ld	r24, Z
     72e:	80 33       	cpi	r24, 0x30	; 48
     730:	19 f4       	brne	.+6      	; 0x738 <vfprintf+0x20a>
     732:	11 50       	subi	r17, 0x01	; 1
     734:	11 11       	cpse	r17, r1
     736:	f4 cf       	rjmp	.-24     	; 0x720 <vfprintf+0x1f2>
     738:	97 fe       	sbrs	r9, 7
     73a:	0e c0       	rjmp	.+28     	; 0x758 <vfprintf+0x22a>
     73c:	44 24       	eor	r4, r4
     73e:	43 94       	inc	r4
     740:	41 0e       	add	r4, r17
     742:	81 2f       	mov	r24, r17
     744:	90 e0       	ldi	r25, 0x00	; 0
     746:	c8 16       	cp	r12, r24
     748:	d9 06       	cpc	r13, r25
     74a:	2c f4       	brge	.+10     	; 0x756 <vfprintf+0x228>
     74c:	1c 19       	sub	r17, r12
     74e:	04 c0       	rjmp	.+8      	; 0x758 <vfprintf+0x22a>
     750:	44 24       	eor	r4, r4
     752:	43 94       	inc	r4
     754:	01 c0       	rjmp	.+2      	; 0x758 <vfprintf+0x22a>
     756:	10 e0       	ldi	r17, 0x00	; 0
     758:	97 fe       	sbrs	r9, 7
     75a:	06 c0       	rjmp	.+12     	; 0x768 <vfprintf+0x23a>
     75c:	1c 14       	cp	r1, r12
     75e:	1d 04       	cpc	r1, r13
     760:	34 f4       	brge	.+12     	; 0x76e <vfprintf+0x240>
     762:	c6 01       	movw	r24, r12
     764:	01 96       	adiw	r24, 0x01	; 1
     766:	05 c0       	rjmp	.+10     	; 0x772 <vfprintf+0x244>
     768:	85 e0       	ldi	r24, 0x05	; 5
     76a:	90 e0       	ldi	r25, 0x00	; 0
     76c:	02 c0       	rjmp	.+4      	; 0x772 <vfprintf+0x244>
     76e:	81 e0       	ldi	r24, 0x01	; 1
     770:	90 e0       	ldi	r25, 0x00	; 0
     772:	01 11       	cpse	r16, r1
     774:	01 96       	adiw	r24, 0x01	; 1
     776:	11 23       	and	r17, r17
     778:	31 f0       	breq	.+12     	; 0x786 <vfprintf+0x258>
     77a:	21 2f       	mov	r18, r17
     77c:	30 e0       	ldi	r19, 0x00	; 0
     77e:	2f 5f       	subi	r18, 0xFF	; 255
     780:	3f 4f       	sbci	r19, 0xFF	; 255
     782:	82 0f       	add	r24, r18
     784:	93 1f       	adc	r25, r19
     786:	25 2d       	mov	r18, r5
     788:	30 e0       	ldi	r19, 0x00	; 0
     78a:	82 17       	cp	r24, r18
     78c:	93 07       	cpc	r25, r19
     78e:	14 f4       	brge	.+4      	; 0x794 <vfprintf+0x266>
     790:	58 1a       	sub	r5, r24
     792:	01 c0       	rjmp	.+2      	; 0x796 <vfprintf+0x268>
     794:	51 2c       	mov	r5, r1
     796:	89 2d       	mov	r24, r9
     798:	89 70       	andi	r24, 0x09	; 9
     79a:	49 f4       	brne	.+18     	; 0x7ae <vfprintf+0x280>
     79c:	55 20       	and	r5, r5
     79e:	39 f0       	breq	.+14     	; 0x7ae <vfprintf+0x280>
     7a0:	b7 01       	movw	r22, r14
     7a2:	80 e2       	ldi	r24, 0x20	; 32
     7a4:	90 e0       	ldi	r25, 0x00	; 0
     7a6:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     7aa:	5a 94       	dec	r5
     7ac:	f7 cf       	rjmp	.-18     	; 0x79c <vfprintf+0x26e>
     7ae:	00 23       	and	r16, r16
     7b0:	29 f0       	breq	.+10     	; 0x7bc <vfprintf+0x28e>
     7b2:	b7 01       	movw	r22, r14
     7b4:	80 2f       	mov	r24, r16
     7b6:	90 e0       	ldi	r25, 0x00	; 0
     7b8:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     7bc:	93 fc       	sbrc	r9, 3
     7be:	09 c0       	rjmp	.+18     	; 0x7d2 <vfprintf+0x2a4>
     7c0:	55 20       	and	r5, r5
     7c2:	39 f0       	breq	.+14     	; 0x7d2 <vfprintf+0x2a4>
     7c4:	b7 01       	movw	r22, r14
     7c6:	80 e3       	ldi	r24, 0x30	; 48
     7c8:	90 e0       	ldi	r25, 0x00	; 0
     7ca:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     7ce:	5a 94       	dec	r5
     7d0:	f7 cf       	rjmp	.-18     	; 0x7c0 <vfprintf+0x292>
     7d2:	97 fe       	sbrs	r9, 7
     7d4:	4c c0       	rjmp	.+152    	; 0x86e <__stack+0xf>
     7d6:	46 01       	movw	r8, r12
     7d8:	d7 fe       	sbrs	r13, 7
     7da:	02 c0       	rjmp	.+4      	; 0x7e0 <vfprintf+0x2b2>
     7dc:	81 2c       	mov	r8, r1
     7de:	91 2c       	mov	r9, r1
     7e0:	c6 01       	movw	r24, r12
     7e2:	88 19       	sub	r24, r8
     7e4:	99 09       	sbc	r25, r9
     7e6:	f3 01       	movw	r30, r6
     7e8:	e8 0f       	add	r30, r24
     7ea:	f9 1f       	adc	r31, r25
     7ec:	fe 87       	std	Y+14, r31	; 0x0e
     7ee:	ed 87       	std	Y+13, r30	; 0x0d
     7f0:	96 01       	movw	r18, r12
     7f2:	24 19       	sub	r18, r4
     7f4:	31 09       	sbc	r19, r1
     7f6:	38 8b       	std	Y+16, r19	; 0x10
     7f8:	2f 87       	std	Y+15, r18	; 0x0f
     7fa:	01 2f       	mov	r16, r17
     7fc:	10 e0       	ldi	r17, 0x00	; 0
     7fe:	11 95       	neg	r17
     800:	01 95       	neg	r16
     802:	11 09       	sbc	r17, r1
     804:	3f ef       	ldi	r19, 0xFF	; 255
     806:	83 16       	cp	r8, r19
     808:	93 06       	cpc	r9, r19
     80a:	29 f4       	brne	.+10     	; 0x816 <vfprintf+0x2e8>
     80c:	b7 01       	movw	r22, r14
     80e:	8e e2       	ldi	r24, 0x2E	; 46
     810:	90 e0       	ldi	r25, 0x00	; 0
     812:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     816:	c8 14       	cp	r12, r8
     818:	d9 04       	cpc	r13, r9
     81a:	4c f0       	brlt	.+18     	; 0x82e <vfprintf+0x300>
     81c:	8f 85       	ldd	r24, Y+15	; 0x0f
     81e:	98 89       	ldd	r25, Y+16	; 0x10
     820:	88 15       	cp	r24, r8
     822:	99 05       	cpc	r25, r9
     824:	24 f4       	brge	.+8      	; 0x82e <vfprintf+0x300>
     826:	ed 85       	ldd	r30, Y+13	; 0x0d
     828:	fe 85       	ldd	r31, Y+14	; 0x0e
     82a:	81 81       	ldd	r24, Z+1	; 0x01
     82c:	01 c0       	rjmp	.+2      	; 0x830 <vfprintf+0x302>
     82e:	80 e3       	ldi	r24, 0x30	; 48
     830:	f1 e0       	ldi	r31, 0x01	; 1
     832:	8f 1a       	sub	r8, r31
     834:	91 08       	sbc	r9, r1
     836:	2d 85       	ldd	r18, Y+13	; 0x0d
     838:	3e 85       	ldd	r19, Y+14	; 0x0e
     83a:	2f 5f       	subi	r18, 0xFF	; 255
     83c:	3f 4f       	sbci	r19, 0xFF	; 255
     83e:	3e 87       	std	Y+14, r19	; 0x0e
     840:	2d 87       	std	Y+13, r18	; 0x0d
     842:	80 16       	cp	r8, r16
     844:	91 06       	cpc	r9, r17
     846:	2c f0       	brlt	.+10     	; 0x852 <vfprintf+0x324>
     848:	b7 01       	movw	r22, r14
     84a:	90 e0       	ldi	r25, 0x00	; 0
     84c:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     850:	d9 cf       	rjmp	.-78     	; 0x804 <vfprintf+0x2d6>
     852:	c8 14       	cp	r12, r8
     854:	d9 04       	cpc	r13, r9
     856:	41 f4       	brne	.+16     	; 0x868 <__stack+0x9>
     858:	9a 81       	ldd	r25, Y+2	; 0x02
     85a:	96 33       	cpi	r25, 0x36	; 54
     85c:	20 f4       	brcc	.+8      	; 0x866 <__stack+0x7>
     85e:	95 33       	cpi	r25, 0x35	; 53
     860:	19 f4       	brne	.+6      	; 0x868 <__stack+0x9>
     862:	3c 85       	ldd	r19, Y+12	; 0x0c
     864:	34 ff       	sbrs	r19, 4
     866:	81 e3       	ldi	r24, 0x31	; 49
     868:	b7 01       	movw	r22, r14
     86a:	90 e0       	ldi	r25, 0x00	; 0
     86c:	4e c0       	rjmp	.+156    	; 0x90a <__stack+0xab>
     86e:	8a 81       	ldd	r24, Y+2	; 0x02
     870:	81 33       	cpi	r24, 0x31	; 49
     872:	19 f0       	breq	.+6      	; 0x87a <__stack+0x1b>
     874:	9c 85       	ldd	r25, Y+12	; 0x0c
     876:	9f 7e       	andi	r25, 0xEF	; 239
     878:	9c 87       	std	Y+12, r25	; 0x0c
     87a:	b7 01       	movw	r22, r14
     87c:	90 e0       	ldi	r25, 0x00	; 0
     87e:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     882:	11 11       	cpse	r17, r1
     884:	05 c0       	rjmp	.+10     	; 0x890 <__stack+0x31>
     886:	94 fc       	sbrc	r9, 4
     888:	18 c0       	rjmp	.+48     	; 0x8ba <__stack+0x5b>
     88a:	85 e6       	ldi	r24, 0x65	; 101
     88c:	90 e0       	ldi	r25, 0x00	; 0
     88e:	17 c0       	rjmp	.+46     	; 0x8be <__stack+0x5f>
     890:	b7 01       	movw	r22, r14
     892:	8e e2       	ldi	r24, 0x2E	; 46
     894:	90 e0       	ldi	r25, 0x00	; 0
     896:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     89a:	1e 5f       	subi	r17, 0xFE	; 254
     89c:	82 e0       	ldi	r24, 0x02	; 2
     89e:	01 e0       	ldi	r16, 0x01	; 1
     8a0:	08 0f       	add	r16, r24
     8a2:	f3 01       	movw	r30, r6
     8a4:	e8 0f       	add	r30, r24
     8a6:	f1 1d       	adc	r31, r1
     8a8:	80 81       	ld	r24, Z
     8aa:	b7 01       	movw	r22, r14
     8ac:	90 e0       	ldi	r25, 0x00	; 0
     8ae:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     8b2:	80 2f       	mov	r24, r16
     8b4:	01 13       	cpse	r16, r17
     8b6:	f3 cf       	rjmp	.-26     	; 0x89e <__stack+0x3f>
     8b8:	e6 cf       	rjmp	.-52     	; 0x886 <__stack+0x27>
     8ba:	85 e4       	ldi	r24, 0x45	; 69
     8bc:	90 e0       	ldi	r25, 0x00	; 0
     8be:	b7 01       	movw	r22, r14
     8c0:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     8c4:	d7 fc       	sbrc	r13, 7
     8c6:	06 c0       	rjmp	.+12     	; 0x8d4 <__stack+0x75>
     8c8:	c1 14       	cp	r12, r1
     8ca:	d1 04       	cpc	r13, r1
     8cc:	41 f4       	brne	.+16     	; 0x8de <__stack+0x7f>
     8ce:	ec 85       	ldd	r30, Y+12	; 0x0c
     8d0:	e4 ff       	sbrs	r30, 4
     8d2:	05 c0       	rjmp	.+10     	; 0x8de <__stack+0x7f>
     8d4:	d1 94       	neg	r13
     8d6:	c1 94       	neg	r12
     8d8:	d1 08       	sbc	r13, r1
     8da:	8d e2       	ldi	r24, 0x2D	; 45
     8dc:	01 c0       	rjmp	.+2      	; 0x8e0 <__stack+0x81>
     8de:	8b e2       	ldi	r24, 0x2B	; 43
     8e0:	b7 01       	movw	r22, r14
     8e2:	90 e0       	ldi	r25, 0x00	; 0
     8e4:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     8e8:	80 e3       	ldi	r24, 0x30	; 48
     8ea:	2a e0       	ldi	r18, 0x0A	; 10
     8ec:	c2 16       	cp	r12, r18
     8ee:	d1 04       	cpc	r13, r1
     8f0:	2c f0       	brlt	.+10     	; 0x8fc <__stack+0x9d>
     8f2:	8f 5f       	subi	r24, 0xFF	; 255
     8f4:	fa e0       	ldi	r31, 0x0A	; 10
     8f6:	cf 1a       	sub	r12, r31
     8f8:	d1 08       	sbc	r13, r1
     8fa:	f7 cf       	rjmp	.-18     	; 0x8ea <__stack+0x8b>
     8fc:	b7 01       	movw	r22, r14
     8fe:	90 e0       	ldi	r25, 0x00	; 0
     900:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     904:	b7 01       	movw	r22, r14
     906:	c6 01       	movw	r24, r12
     908:	c0 96       	adiw	r24, 0x30	; 48
     90a:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     90e:	54 c1       	rjmp	.+680    	; 0xbb8 <__stack+0x359>
     910:	83 36       	cpi	r24, 0x63	; 99
     912:	31 f0       	breq	.+12     	; 0x920 <__stack+0xc1>
     914:	83 37       	cpi	r24, 0x73	; 115
     916:	79 f0       	breq	.+30     	; 0x936 <__stack+0xd7>
     918:	83 35       	cpi	r24, 0x53	; 83
     91a:	09 f0       	breq	.+2      	; 0x91e <__stack+0xbf>
     91c:	56 c0       	rjmp	.+172    	; 0x9ca <__stack+0x16b>
     91e:	20 c0       	rjmp	.+64     	; 0x960 <__stack+0x101>
     920:	56 01       	movw	r10, r12
     922:	32 e0       	ldi	r19, 0x02	; 2
     924:	a3 0e       	add	r10, r19
     926:	b1 1c       	adc	r11, r1
     928:	f6 01       	movw	r30, r12
     92a:	80 81       	ld	r24, Z
     92c:	89 83       	std	Y+1, r24	; 0x01
     92e:	01 e0       	ldi	r16, 0x01	; 1
     930:	10 e0       	ldi	r17, 0x00	; 0
     932:	63 01       	movw	r12, r6
     934:	12 c0       	rjmp	.+36     	; 0x95a <__stack+0xfb>
     936:	56 01       	movw	r10, r12
     938:	f2 e0       	ldi	r31, 0x02	; 2
     93a:	af 0e       	add	r10, r31
     93c:	b1 1c       	adc	r11, r1
     93e:	f6 01       	movw	r30, r12
     940:	c0 80       	ld	r12, Z
     942:	d1 80       	ldd	r13, Z+1	; 0x01
     944:	96 fe       	sbrs	r9, 6
     946:	03 c0       	rjmp	.+6      	; 0x94e <__stack+0xef>
     948:	61 2f       	mov	r22, r17
     94a:	70 e0       	ldi	r23, 0x00	; 0
     94c:	02 c0       	rjmp	.+4      	; 0x952 <__stack+0xf3>
     94e:	6f ef       	ldi	r22, 0xFF	; 255
     950:	7f ef       	ldi	r23, 0xFF	; 255
     952:	c6 01       	movw	r24, r12
     954:	0e 94 2e 07 	call	0xe5c	; 0xe5c <strnlen>
     958:	8c 01       	movw	r16, r24
     95a:	f9 2d       	mov	r31, r9
     95c:	ff 77       	andi	r31, 0x7F	; 127
     95e:	14 c0       	rjmp	.+40     	; 0x988 <__stack+0x129>
     960:	56 01       	movw	r10, r12
     962:	22 e0       	ldi	r18, 0x02	; 2
     964:	a2 0e       	add	r10, r18
     966:	b1 1c       	adc	r11, r1
     968:	f6 01       	movw	r30, r12
     96a:	c0 80       	ld	r12, Z
     96c:	d1 80       	ldd	r13, Z+1	; 0x01
     96e:	96 fe       	sbrs	r9, 6
     970:	03 c0       	rjmp	.+6      	; 0x978 <__stack+0x119>
     972:	61 2f       	mov	r22, r17
     974:	70 e0       	ldi	r23, 0x00	; 0
     976:	02 c0       	rjmp	.+4      	; 0x97c <__stack+0x11d>
     978:	6f ef       	ldi	r22, 0xFF	; 255
     97a:	7f ef       	ldi	r23, 0xFF	; 255
     97c:	c6 01       	movw	r24, r12
     97e:	0e 94 23 07 	call	0xe46	; 0xe46 <strnlen_P>
     982:	8c 01       	movw	r16, r24
     984:	f9 2d       	mov	r31, r9
     986:	f0 68       	ori	r31, 0x80	; 128
     988:	9f 2e       	mov	r9, r31
     98a:	f3 fd       	sbrc	r31, 3
     98c:	1a c0       	rjmp	.+52     	; 0x9c2 <__stack+0x163>
     98e:	85 2d       	mov	r24, r5
     990:	90 e0       	ldi	r25, 0x00	; 0
     992:	08 17       	cp	r16, r24
     994:	19 07       	cpc	r17, r25
     996:	a8 f4       	brcc	.+42     	; 0x9c2 <__stack+0x163>
     998:	b7 01       	movw	r22, r14
     99a:	80 e2       	ldi	r24, 0x20	; 32
     99c:	90 e0       	ldi	r25, 0x00	; 0
     99e:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     9a2:	5a 94       	dec	r5
     9a4:	f4 cf       	rjmp	.-24     	; 0x98e <__stack+0x12f>
     9a6:	f6 01       	movw	r30, r12
     9a8:	97 fc       	sbrc	r9, 7
     9aa:	85 91       	lpm	r24, Z+
     9ac:	97 fe       	sbrs	r9, 7
     9ae:	81 91       	ld	r24, Z+
     9b0:	6f 01       	movw	r12, r30
     9b2:	b7 01       	movw	r22, r14
     9b4:	90 e0       	ldi	r25, 0x00	; 0
     9b6:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     9ba:	51 10       	cpse	r5, r1
     9bc:	5a 94       	dec	r5
     9be:	01 50       	subi	r16, 0x01	; 1
     9c0:	11 09       	sbc	r17, r1
     9c2:	01 15       	cp	r16, r1
     9c4:	11 05       	cpc	r17, r1
     9c6:	79 f7       	brne	.-34     	; 0x9a6 <__stack+0x147>
     9c8:	f7 c0       	rjmp	.+494    	; 0xbb8 <__stack+0x359>
     9ca:	84 36       	cpi	r24, 0x64	; 100
     9cc:	11 f0       	breq	.+4      	; 0x9d2 <__stack+0x173>
     9ce:	89 36       	cpi	r24, 0x69	; 105
     9d0:	61 f5       	brne	.+88     	; 0xa2a <__stack+0x1cb>
     9d2:	56 01       	movw	r10, r12
     9d4:	97 fe       	sbrs	r9, 7
     9d6:	09 c0       	rjmp	.+18     	; 0x9ea <__stack+0x18b>
     9d8:	24 e0       	ldi	r18, 0x04	; 4
     9da:	a2 0e       	add	r10, r18
     9dc:	b1 1c       	adc	r11, r1
     9de:	f6 01       	movw	r30, r12
     9e0:	60 81       	ld	r22, Z
     9e2:	71 81       	ldd	r23, Z+1	; 0x01
     9e4:	82 81       	ldd	r24, Z+2	; 0x02
     9e6:	93 81       	ldd	r25, Z+3	; 0x03
     9e8:	0a c0       	rjmp	.+20     	; 0x9fe <__stack+0x19f>
     9ea:	f2 e0       	ldi	r31, 0x02	; 2
     9ec:	af 0e       	add	r10, r31
     9ee:	b1 1c       	adc	r11, r1
     9f0:	f6 01       	movw	r30, r12
     9f2:	60 81       	ld	r22, Z
     9f4:	71 81       	ldd	r23, Z+1	; 0x01
     9f6:	07 2e       	mov	r0, r23
     9f8:	00 0c       	add	r0, r0
     9fa:	88 0b       	sbc	r24, r24
     9fc:	99 0b       	sbc	r25, r25
     9fe:	f9 2d       	mov	r31, r9
     a00:	ff 76       	andi	r31, 0x6F	; 111
     a02:	9f 2e       	mov	r9, r31
     a04:	97 ff       	sbrs	r25, 7
     a06:	09 c0       	rjmp	.+18     	; 0xa1a <__stack+0x1bb>
     a08:	90 95       	com	r25
     a0a:	80 95       	com	r24
     a0c:	70 95       	com	r23
     a0e:	61 95       	neg	r22
     a10:	7f 4f       	sbci	r23, 0xFF	; 255
     a12:	8f 4f       	sbci	r24, 0xFF	; 255
     a14:	9f 4f       	sbci	r25, 0xFF	; 255
     a16:	f0 68       	ori	r31, 0x80	; 128
     a18:	9f 2e       	mov	r9, r31
     a1a:	2a e0       	ldi	r18, 0x0A	; 10
     a1c:	30 e0       	ldi	r19, 0x00	; 0
     a1e:	a3 01       	movw	r20, r6
     a20:	0e 94 bc 07 	call	0xf78	; 0xf78 <__ultoa_invert>
     a24:	c8 2e       	mov	r12, r24
     a26:	c6 18       	sub	r12, r6
     a28:	3f c0       	rjmp	.+126    	; 0xaa8 <__stack+0x249>
     a2a:	09 2d       	mov	r16, r9
     a2c:	85 37       	cpi	r24, 0x75	; 117
     a2e:	21 f4       	brne	.+8      	; 0xa38 <__stack+0x1d9>
     a30:	0f 7e       	andi	r16, 0xEF	; 239
     a32:	2a e0       	ldi	r18, 0x0A	; 10
     a34:	30 e0       	ldi	r19, 0x00	; 0
     a36:	1d c0       	rjmp	.+58     	; 0xa72 <__stack+0x213>
     a38:	09 7f       	andi	r16, 0xF9	; 249
     a3a:	8f 36       	cpi	r24, 0x6F	; 111
     a3c:	91 f0       	breq	.+36     	; 0xa62 <__stack+0x203>
     a3e:	18 f4       	brcc	.+6      	; 0xa46 <__stack+0x1e7>
     a40:	88 35       	cpi	r24, 0x58	; 88
     a42:	59 f0       	breq	.+22     	; 0xa5a <__stack+0x1fb>
     a44:	c3 c0       	rjmp	.+390    	; 0xbcc <__stack+0x36d>
     a46:	80 37       	cpi	r24, 0x70	; 112
     a48:	19 f0       	breq	.+6      	; 0xa50 <__stack+0x1f1>
     a4a:	88 37       	cpi	r24, 0x78	; 120
     a4c:	11 f0       	breq	.+4      	; 0xa52 <__stack+0x1f3>
     a4e:	be c0       	rjmp	.+380    	; 0xbcc <__stack+0x36d>
     a50:	00 61       	ori	r16, 0x10	; 16
     a52:	04 ff       	sbrs	r16, 4
     a54:	09 c0       	rjmp	.+18     	; 0xa68 <__stack+0x209>
     a56:	04 60       	ori	r16, 0x04	; 4
     a58:	07 c0       	rjmp	.+14     	; 0xa68 <__stack+0x209>
     a5a:	94 fe       	sbrs	r9, 4
     a5c:	08 c0       	rjmp	.+16     	; 0xa6e <__stack+0x20f>
     a5e:	06 60       	ori	r16, 0x06	; 6
     a60:	06 c0       	rjmp	.+12     	; 0xa6e <__stack+0x20f>
     a62:	28 e0       	ldi	r18, 0x08	; 8
     a64:	30 e0       	ldi	r19, 0x00	; 0
     a66:	05 c0       	rjmp	.+10     	; 0xa72 <__stack+0x213>
     a68:	20 e1       	ldi	r18, 0x10	; 16
     a6a:	30 e0       	ldi	r19, 0x00	; 0
     a6c:	02 c0       	rjmp	.+4      	; 0xa72 <__stack+0x213>
     a6e:	20 e1       	ldi	r18, 0x10	; 16
     a70:	32 e0       	ldi	r19, 0x02	; 2
     a72:	56 01       	movw	r10, r12
     a74:	07 ff       	sbrs	r16, 7
     a76:	09 c0       	rjmp	.+18     	; 0xa8a <__stack+0x22b>
     a78:	84 e0       	ldi	r24, 0x04	; 4
     a7a:	a8 0e       	add	r10, r24
     a7c:	b1 1c       	adc	r11, r1
     a7e:	f6 01       	movw	r30, r12
     a80:	60 81       	ld	r22, Z
     a82:	71 81       	ldd	r23, Z+1	; 0x01
     a84:	82 81       	ldd	r24, Z+2	; 0x02
     a86:	93 81       	ldd	r25, Z+3	; 0x03
     a88:	08 c0       	rjmp	.+16     	; 0xa9a <__stack+0x23b>
     a8a:	f2 e0       	ldi	r31, 0x02	; 2
     a8c:	af 0e       	add	r10, r31
     a8e:	b1 1c       	adc	r11, r1
     a90:	f6 01       	movw	r30, r12
     a92:	60 81       	ld	r22, Z
     a94:	71 81       	ldd	r23, Z+1	; 0x01
     a96:	80 e0       	ldi	r24, 0x00	; 0
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a3 01       	movw	r20, r6
     a9c:	0e 94 bc 07 	call	0xf78	; 0xf78 <__ultoa_invert>
     aa0:	c8 2e       	mov	r12, r24
     aa2:	c6 18       	sub	r12, r6
     aa4:	0f 77       	andi	r16, 0x7F	; 127
     aa6:	90 2e       	mov	r9, r16
     aa8:	96 fe       	sbrs	r9, 6
     aaa:	0b c0       	rjmp	.+22     	; 0xac2 <__stack+0x263>
     aac:	09 2d       	mov	r16, r9
     aae:	0e 7f       	andi	r16, 0xFE	; 254
     ab0:	c1 16       	cp	r12, r17
     ab2:	50 f4       	brcc	.+20     	; 0xac8 <__stack+0x269>
     ab4:	94 fe       	sbrs	r9, 4
     ab6:	0a c0       	rjmp	.+20     	; 0xacc <__stack+0x26d>
     ab8:	92 fc       	sbrc	r9, 2
     aba:	08 c0       	rjmp	.+16     	; 0xacc <__stack+0x26d>
     abc:	09 2d       	mov	r16, r9
     abe:	0e 7e       	andi	r16, 0xEE	; 238
     ac0:	05 c0       	rjmp	.+10     	; 0xacc <__stack+0x26d>
     ac2:	dc 2c       	mov	r13, r12
     ac4:	09 2d       	mov	r16, r9
     ac6:	03 c0       	rjmp	.+6      	; 0xace <__stack+0x26f>
     ac8:	dc 2c       	mov	r13, r12
     aca:	01 c0       	rjmp	.+2      	; 0xace <__stack+0x26f>
     acc:	d1 2e       	mov	r13, r17
     ace:	04 ff       	sbrs	r16, 4
     ad0:	0d c0       	rjmp	.+26     	; 0xaec <__stack+0x28d>
     ad2:	fe 01       	movw	r30, r28
     ad4:	ec 0d       	add	r30, r12
     ad6:	f1 1d       	adc	r31, r1
     ad8:	80 81       	ld	r24, Z
     ada:	80 33       	cpi	r24, 0x30	; 48
     adc:	11 f4       	brne	.+4      	; 0xae2 <__stack+0x283>
     ade:	09 7e       	andi	r16, 0xE9	; 233
     ae0:	09 c0       	rjmp	.+18     	; 0xaf4 <__stack+0x295>
     ae2:	02 ff       	sbrs	r16, 2
     ae4:	06 c0       	rjmp	.+12     	; 0xaf2 <__stack+0x293>
     ae6:	d3 94       	inc	r13
     ae8:	d3 94       	inc	r13
     aea:	04 c0       	rjmp	.+8      	; 0xaf4 <__stack+0x295>
     aec:	80 2f       	mov	r24, r16
     aee:	86 78       	andi	r24, 0x86	; 134
     af0:	09 f0       	breq	.+2      	; 0xaf4 <__stack+0x295>
     af2:	d3 94       	inc	r13
     af4:	03 fd       	sbrc	r16, 3
     af6:	11 c0       	rjmp	.+34     	; 0xb1a <__stack+0x2bb>
     af8:	00 ff       	sbrs	r16, 0
     afa:	06 c0       	rjmp	.+12     	; 0xb08 <__stack+0x2a9>
     afc:	1c 2d       	mov	r17, r12
     afe:	d5 14       	cp	r13, r5
     b00:	80 f4       	brcc	.+32     	; 0xb22 <__stack+0x2c3>
     b02:	15 0d       	add	r17, r5
     b04:	1d 19       	sub	r17, r13
     b06:	0d c0       	rjmp	.+26     	; 0xb22 <__stack+0x2c3>
     b08:	d5 14       	cp	r13, r5
     b0a:	58 f4       	brcc	.+22     	; 0xb22 <__stack+0x2c3>
     b0c:	b7 01       	movw	r22, r14
     b0e:	80 e2       	ldi	r24, 0x20	; 32
     b10:	90 e0       	ldi	r25, 0x00	; 0
     b12:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     b16:	d3 94       	inc	r13
     b18:	f7 cf       	rjmp	.-18     	; 0xb08 <__stack+0x2a9>
     b1a:	d5 14       	cp	r13, r5
     b1c:	10 f4       	brcc	.+4      	; 0xb22 <__stack+0x2c3>
     b1e:	5d 18       	sub	r5, r13
     b20:	01 c0       	rjmp	.+2      	; 0xb24 <__stack+0x2c5>
     b22:	51 2c       	mov	r5, r1
     b24:	04 ff       	sbrs	r16, 4
     b26:	10 c0       	rjmp	.+32     	; 0xb48 <__stack+0x2e9>
     b28:	b7 01       	movw	r22, r14
     b2a:	80 e3       	ldi	r24, 0x30	; 48
     b2c:	90 e0       	ldi	r25, 0x00	; 0
     b2e:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     b32:	02 ff       	sbrs	r16, 2
     b34:	17 c0       	rjmp	.+46     	; 0xb64 <__stack+0x305>
     b36:	01 fd       	sbrc	r16, 1
     b38:	03 c0       	rjmp	.+6      	; 0xb40 <__stack+0x2e1>
     b3a:	88 e7       	ldi	r24, 0x78	; 120
     b3c:	90 e0       	ldi	r25, 0x00	; 0
     b3e:	02 c0       	rjmp	.+4      	; 0xb44 <__stack+0x2e5>
     b40:	88 e5       	ldi	r24, 0x58	; 88
     b42:	90 e0       	ldi	r25, 0x00	; 0
     b44:	b7 01       	movw	r22, r14
     b46:	0c c0       	rjmp	.+24     	; 0xb60 <__stack+0x301>
     b48:	80 2f       	mov	r24, r16
     b4a:	86 78       	andi	r24, 0x86	; 134
     b4c:	59 f0       	breq	.+22     	; 0xb64 <__stack+0x305>
     b4e:	01 ff       	sbrs	r16, 1
     b50:	02 c0       	rjmp	.+4      	; 0xb56 <__stack+0x2f7>
     b52:	8b e2       	ldi	r24, 0x2B	; 43
     b54:	01 c0       	rjmp	.+2      	; 0xb58 <__stack+0x2f9>
     b56:	80 e2       	ldi	r24, 0x20	; 32
     b58:	07 fd       	sbrc	r16, 7
     b5a:	8d e2       	ldi	r24, 0x2D	; 45
     b5c:	b7 01       	movw	r22, r14
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     b64:	c1 16       	cp	r12, r17
     b66:	38 f4       	brcc	.+14     	; 0xb76 <__stack+0x317>
     b68:	b7 01       	movw	r22, r14
     b6a:	80 e3       	ldi	r24, 0x30	; 48
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     b72:	11 50       	subi	r17, 0x01	; 1
     b74:	f7 cf       	rjmp	.-18     	; 0xb64 <__stack+0x305>
     b76:	ca 94       	dec	r12
     b78:	f3 01       	movw	r30, r6
     b7a:	ec 0d       	add	r30, r12
     b7c:	f1 1d       	adc	r31, r1
     b7e:	80 81       	ld	r24, Z
     b80:	b7 01       	movw	r22, r14
     b82:	90 e0       	ldi	r25, 0x00	; 0
     b84:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     b88:	c1 10       	cpse	r12, r1
     b8a:	f5 cf       	rjmp	.-22     	; 0xb76 <__stack+0x317>
     b8c:	15 c0       	rjmp	.+42     	; 0xbb8 <__stack+0x359>
     b8e:	f4 e0       	ldi	r31, 0x04	; 4
     b90:	f5 15       	cp	r31, r5
     b92:	60 f5       	brcc	.+88     	; 0xbec <__stack+0x38d>
     b94:	84 e0       	ldi	r24, 0x04	; 4
     b96:	58 1a       	sub	r5, r24
     b98:	93 fe       	sbrs	r9, 3
     b9a:	1f c0       	rjmp	.+62     	; 0xbda <__stack+0x37b>
     b9c:	01 11       	cpse	r16, r1
     b9e:	27 c0       	rjmp	.+78     	; 0xbee <__stack+0x38f>
     ba0:	2c 85       	ldd	r18, Y+12	; 0x0c
     ba2:	23 ff       	sbrs	r18, 3
     ba4:	2a c0       	rjmp	.+84     	; 0xbfa <__stack+0x39b>
     ba6:	04 e5       	ldi	r16, 0x54	; 84
     ba8:	10 e0       	ldi	r17, 0x00	; 0
     baa:	39 2d       	mov	r19, r9
     bac:	30 71       	andi	r19, 0x10	; 16
     bae:	93 2e       	mov	r9, r19
     bb0:	f8 01       	movw	r30, r16
     bb2:	84 91       	lpm	r24, Z
     bb4:	81 11       	cpse	r24, r1
     bb6:	24 c0       	rjmp	.+72     	; 0xc00 <__stack+0x3a1>
     bb8:	55 20       	and	r5, r5
     bba:	09 f4       	brne	.+2      	; 0xbbe <__stack+0x35f>
     bbc:	e4 cc       	rjmp	.-1592   	; 0x586 <vfprintf+0x58>
     bbe:	b7 01       	movw	r22, r14
     bc0:	80 e2       	ldi	r24, 0x20	; 32
     bc2:	90 e0       	ldi	r25, 0x00	; 0
     bc4:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     bc8:	5a 94       	dec	r5
     bca:	f6 cf       	rjmp	.-20     	; 0xbb8 <__stack+0x359>
     bcc:	f7 01       	movw	r30, r14
     bce:	86 81       	ldd	r24, Z+6	; 0x06
     bd0:	97 81       	ldd	r25, Z+7	; 0x07
     bd2:	26 c0       	rjmp	.+76     	; 0xc20 <__stack+0x3c1>
     bd4:	8f ef       	ldi	r24, 0xFF	; 255
     bd6:	9f ef       	ldi	r25, 0xFF	; 255
     bd8:	23 c0       	rjmp	.+70     	; 0xc20 <__stack+0x3c1>
     bda:	b7 01       	movw	r22, r14
     bdc:	80 e2       	ldi	r24, 0x20	; 32
     bde:	90 e0       	ldi	r25, 0x00	; 0
     be0:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     be4:	5a 94       	dec	r5
     be6:	51 10       	cpse	r5, r1
     be8:	f8 cf       	rjmp	.-16     	; 0xbda <__stack+0x37b>
     bea:	d8 cf       	rjmp	.-80     	; 0xb9c <__stack+0x33d>
     bec:	51 2c       	mov	r5, r1
     bee:	b7 01       	movw	r22, r14
     bf0:	80 2f       	mov	r24, r16
     bf2:	90 e0       	ldi	r25, 0x00	; 0
     bf4:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     bf8:	d3 cf       	rjmp	.-90     	; 0xba0 <__stack+0x341>
     bfa:	08 e5       	ldi	r16, 0x58	; 88
     bfc:	10 e0       	ldi	r17, 0x00	; 0
     bfe:	d5 cf       	rjmp	.-86     	; 0xbaa <__stack+0x34b>
     c00:	91 10       	cpse	r9, r1
     c02:	80 52       	subi	r24, 0x20	; 32
     c04:	b7 01       	movw	r22, r14
     c06:	90 e0       	ldi	r25, 0x00	; 0
     c08:	0e 94 5e 07 	call	0xebc	; 0xebc <fputc>
     c0c:	0f 5f       	subi	r16, 0xFF	; 255
     c0e:	1f 4f       	sbci	r17, 0xFF	; 255
     c10:	cf cf       	rjmp	.-98     	; 0xbb0 <__stack+0x351>
     c12:	23 e0       	ldi	r18, 0x03	; 3
     c14:	25 15       	cp	r18, r5
     c16:	10 f4       	brcc	.+4      	; 0xc1c <__stack+0x3bd>
     c18:	83 e0       	ldi	r24, 0x03	; 3
     c1a:	bd cf       	rjmp	.-134    	; 0xb96 <__stack+0x337>
     c1c:	51 2c       	mov	r5, r1
     c1e:	c0 cf       	rjmp	.-128    	; 0xba0 <__stack+0x341>
     c20:	60 96       	adiw	r28, 0x10	; 16
     c22:	e2 e1       	ldi	r30, 0x12	; 18
     c24:	0c 94 30 06 	jmp	0xc60	; 0xc60 <__epilogue_restores__>

00000c28 <__prologue_saves__>:
     c28:	2f 92       	push	r2
     c2a:	3f 92       	push	r3
     c2c:	4f 92       	push	r4
     c2e:	5f 92       	push	r5
     c30:	6f 92       	push	r6
     c32:	7f 92       	push	r7
     c34:	8f 92       	push	r8
     c36:	9f 92       	push	r9
     c38:	af 92       	push	r10
     c3a:	bf 92       	push	r11
     c3c:	cf 92       	push	r12
     c3e:	df 92       	push	r13
     c40:	ef 92       	push	r14
     c42:	ff 92       	push	r15
     c44:	0f 93       	push	r16
     c46:	1f 93       	push	r17
     c48:	cf 93       	push	r28
     c4a:	df 93       	push	r29
     c4c:	cd b7       	in	r28, 0x3d	; 61
     c4e:	de b7       	in	r29, 0x3e	; 62
     c50:	ca 1b       	sub	r28, r26
     c52:	db 0b       	sbc	r29, r27
     c54:	0f b6       	in	r0, 0x3f	; 63
     c56:	f8 94       	cli
     c58:	de bf       	out	0x3e, r29	; 62
     c5a:	0f be       	out	0x3f, r0	; 63
     c5c:	cd bf       	out	0x3d, r28	; 61
     c5e:	09 94       	ijmp

00000c60 <__epilogue_restores__>:
     c60:	2a 88       	ldd	r2, Y+18	; 0x12
     c62:	39 88       	ldd	r3, Y+17	; 0x11
     c64:	48 88       	ldd	r4, Y+16	; 0x10
     c66:	5f 84       	ldd	r5, Y+15	; 0x0f
     c68:	6e 84       	ldd	r6, Y+14	; 0x0e
     c6a:	7d 84       	ldd	r7, Y+13	; 0x0d
     c6c:	8c 84       	ldd	r8, Y+12	; 0x0c
     c6e:	9b 84       	ldd	r9, Y+11	; 0x0b
     c70:	aa 84       	ldd	r10, Y+10	; 0x0a
     c72:	b9 84       	ldd	r11, Y+9	; 0x09
     c74:	c8 84       	ldd	r12, Y+8	; 0x08
     c76:	df 80       	ldd	r13, Y+7	; 0x07
     c78:	ee 80       	ldd	r14, Y+6	; 0x06
     c7a:	fd 80       	ldd	r15, Y+5	; 0x05
     c7c:	0c 81       	ldd	r16, Y+4	; 0x04
     c7e:	1b 81       	ldd	r17, Y+3	; 0x03
     c80:	aa 81       	ldd	r26, Y+2	; 0x02
     c82:	b9 81       	ldd	r27, Y+1	; 0x01
     c84:	ce 0f       	add	r28, r30
     c86:	d1 1d       	adc	r29, r1
     c88:	0f b6       	in	r0, 0x3f	; 63
     c8a:	f8 94       	cli
     c8c:	de bf       	out	0x3e, r29	; 62
     c8e:	0f be       	out	0x3f, r0	; 63
     c90:	cd bf       	out	0x3d, r28	; 61
     c92:	ed 01       	movw	r28, r26
     c94:	08 95       	ret

00000c96 <__ftoa_engine>:
     c96:	28 30       	cpi	r18, 0x08	; 8
     c98:	08 f0       	brcs	.+2      	; 0xc9c <__ftoa_engine+0x6>
     c9a:	27 e0       	ldi	r18, 0x07	; 7
     c9c:	33 27       	eor	r19, r19
     c9e:	da 01       	movw	r26, r20
     ca0:	99 0f       	add	r25, r25
     ca2:	31 1d       	adc	r19, r1
     ca4:	87 fd       	sbrc	r24, 7
     ca6:	91 60       	ori	r25, 0x01	; 1
     ca8:	00 96       	adiw	r24, 0x00	; 0
     caa:	61 05       	cpc	r22, r1
     cac:	71 05       	cpc	r23, r1
     cae:	39 f4       	brne	.+14     	; 0xcbe <__ftoa_engine+0x28>
     cb0:	32 60       	ori	r19, 0x02	; 2
     cb2:	2e 5f       	subi	r18, 0xFE	; 254
     cb4:	3d 93       	st	X+, r19
     cb6:	30 e3       	ldi	r19, 0x30	; 48
     cb8:	2a 95       	dec	r18
     cba:	e1 f7       	brne	.-8      	; 0xcb4 <__ftoa_engine+0x1e>
     cbc:	08 95       	ret
     cbe:	9f 3f       	cpi	r25, 0xFF	; 255
     cc0:	30 f0       	brcs	.+12     	; 0xcce <__ftoa_engine+0x38>
     cc2:	80 38       	cpi	r24, 0x80	; 128
     cc4:	71 05       	cpc	r23, r1
     cc6:	61 05       	cpc	r22, r1
     cc8:	09 f0       	breq	.+2      	; 0xccc <__ftoa_engine+0x36>
     cca:	3c 5f       	subi	r19, 0xFC	; 252
     ccc:	3c 5f       	subi	r19, 0xFC	; 252
     cce:	3d 93       	st	X+, r19
     cd0:	91 30       	cpi	r25, 0x01	; 1
     cd2:	08 f0       	brcs	.+2      	; 0xcd6 <__ftoa_engine+0x40>
     cd4:	80 68       	ori	r24, 0x80	; 128
     cd6:	91 1d       	adc	r25, r1
     cd8:	df 93       	push	r29
     cda:	cf 93       	push	r28
     cdc:	1f 93       	push	r17
     cde:	0f 93       	push	r16
     ce0:	ff 92       	push	r15
     ce2:	ef 92       	push	r14
     ce4:	19 2f       	mov	r17, r25
     ce6:	98 7f       	andi	r25, 0xF8	; 248
     ce8:	96 95       	lsr	r25
     cea:	e9 2f       	mov	r30, r25
     cec:	96 95       	lsr	r25
     cee:	96 95       	lsr	r25
     cf0:	e9 0f       	add	r30, r25
     cf2:	ff 27       	eor	r31, r31
     cf4:	ea 54       	subi	r30, 0x4A	; 74
     cf6:	ff 4f       	sbci	r31, 0xFF	; 255
     cf8:	99 27       	eor	r25, r25
     cfa:	33 27       	eor	r19, r19
     cfc:	ee 24       	eor	r14, r14
     cfe:	ff 24       	eor	r15, r15
     d00:	a7 01       	movw	r20, r14
     d02:	e7 01       	movw	r28, r14
     d04:	05 90       	lpm	r0, Z+
     d06:	08 94       	sec
     d08:	07 94       	ror	r0
     d0a:	28 f4       	brcc	.+10     	; 0xd16 <__ftoa_engine+0x80>
     d0c:	36 0f       	add	r19, r22
     d0e:	e7 1e       	adc	r14, r23
     d10:	f8 1e       	adc	r15, r24
     d12:	49 1f       	adc	r20, r25
     d14:	51 1d       	adc	r21, r1
     d16:	66 0f       	add	r22, r22
     d18:	77 1f       	adc	r23, r23
     d1a:	88 1f       	adc	r24, r24
     d1c:	99 1f       	adc	r25, r25
     d1e:	06 94       	lsr	r0
     d20:	a1 f7       	brne	.-24     	; 0xd0a <__ftoa_engine+0x74>
     d22:	05 90       	lpm	r0, Z+
     d24:	07 94       	ror	r0
     d26:	28 f4       	brcc	.+10     	; 0xd32 <__ftoa_engine+0x9c>
     d28:	e7 0e       	add	r14, r23
     d2a:	f8 1e       	adc	r15, r24
     d2c:	49 1f       	adc	r20, r25
     d2e:	56 1f       	adc	r21, r22
     d30:	c1 1d       	adc	r28, r1
     d32:	77 0f       	add	r23, r23
     d34:	88 1f       	adc	r24, r24
     d36:	99 1f       	adc	r25, r25
     d38:	66 1f       	adc	r22, r22
     d3a:	06 94       	lsr	r0
     d3c:	a1 f7       	brne	.-24     	; 0xd26 <__ftoa_engine+0x90>
     d3e:	05 90       	lpm	r0, Z+
     d40:	07 94       	ror	r0
     d42:	28 f4       	brcc	.+10     	; 0xd4e <__ftoa_engine+0xb8>
     d44:	f8 0e       	add	r15, r24
     d46:	49 1f       	adc	r20, r25
     d48:	56 1f       	adc	r21, r22
     d4a:	c7 1f       	adc	r28, r23
     d4c:	d1 1d       	adc	r29, r1
     d4e:	88 0f       	add	r24, r24
     d50:	99 1f       	adc	r25, r25
     d52:	66 1f       	adc	r22, r22
     d54:	77 1f       	adc	r23, r23
     d56:	06 94       	lsr	r0
     d58:	a1 f7       	brne	.-24     	; 0xd42 <__ftoa_engine+0xac>
     d5a:	05 90       	lpm	r0, Z+
     d5c:	07 94       	ror	r0
     d5e:	20 f4       	brcc	.+8      	; 0xd68 <__ftoa_engine+0xd2>
     d60:	49 0f       	add	r20, r25
     d62:	56 1f       	adc	r21, r22
     d64:	c7 1f       	adc	r28, r23
     d66:	d8 1f       	adc	r29, r24
     d68:	99 0f       	add	r25, r25
     d6a:	66 1f       	adc	r22, r22
     d6c:	77 1f       	adc	r23, r23
     d6e:	88 1f       	adc	r24, r24
     d70:	06 94       	lsr	r0
     d72:	a9 f7       	brne	.-22     	; 0xd5e <__ftoa_engine+0xc8>
     d74:	84 91       	lpm	r24, Z
     d76:	10 95       	com	r17
     d78:	17 70       	andi	r17, 0x07	; 7
     d7a:	41 f0       	breq	.+16     	; 0xd8c <__ftoa_engine+0xf6>
     d7c:	d6 95       	lsr	r29
     d7e:	c7 95       	ror	r28
     d80:	57 95       	ror	r21
     d82:	47 95       	ror	r20
     d84:	f7 94       	ror	r15
     d86:	e7 94       	ror	r14
     d88:	1a 95       	dec	r17
     d8a:	c1 f7       	brne	.-16     	; 0xd7c <__ftoa_engine+0xe6>
     d8c:	ec e5       	ldi	r30, 0x5C	; 92
     d8e:	f0 e0       	ldi	r31, 0x00	; 0
     d90:	68 94       	set
     d92:	15 90       	lpm	r1, Z+
     d94:	15 91       	lpm	r17, Z+
     d96:	35 91       	lpm	r19, Z+
     d98:	65 91       	lpm	r22, Z+
     d9a:	95 91       	lpm	r25, Z+
     d9c:	05 90       	lpm	r0, Z+
     d9e:	7f e2       	ldi	r23, 0x2F	; 47
     da0:	73 95       	inc	r23
     da2:	e1 18       	sub	r14, r1
     da4:	f1 0a       	sbc	r15, r17
     da6:	43 0b       	sbc	r20, r19
     da8:	56 0b       	sbc	r21, r22
     daa:	c9 0b       	sbc	r28, r25
     dac:	d0 09       	sbc	r29, r0
     dae:	c0 f7       	brcc	.-16     	; 0xda0 <__ftoa_engine+0x10a>
     db0:	e1 0c       	add	r14, r1
     db2:	f1 1e       	adc	r15, r17
     db4:	43 1f       	adc	r20, r19
     db6:	56 1f       	adc	r21, r22
     db8:	c9 1f       	adc	r28, r25
     dba:	d0 1d       	adc	r29, r0
     dbc:	7e f4       	brtc	.+30     	; 0xddc <__ftoa_engine+0x146>
     dbe:	70 33       	cpi	r23, 0x30	; 48
     dc0:	11 f4       	brne	.+4      	; 0xdc6 <__ftoa_engine+0x130>
     dc2:	8a 95       	dec	r24
     dc4:	e6 cf       	rjmp	.-52     	; 0xd92 <__ftoa_engine+0xfc>
     dc6:	e8 94       	clt
     dc8:	01 50       	subi	r16, 0x01	; 1
     dca:	30 f0       	brcs	.+12     	; 0xdd8 <__ftoa_engine+0x142>
     dcc:	08 0f       	add	r16, r24
     dce:	0a f4       	brpl	.+2      	; 0xdd2 <__ftoa_engine+0x13c>
     dd0:	00 27       	eor	r16, r16
     dd2:	02 17       	cp	r16, r18
     dd4:	08 f4       	brcc	.+2      	; 0xdd8 <__ftoa_engine+0x142>
     dd6:	20 2f       	mov	r18, r16
     dd8:	23 95       	inc	r18
     dda:	02 2f       	mov	r16, r18
     ddc:	7a 33       	cpi	r23, 0x3A	; 58
     dde:	28 f0       	brcs	.+10     	; 0xdea <__ftoa_engine+0x154>
     de0:	79 e3       	ldi	r23, 0x39	; 57
     de2:	7d 93       	st	X+, r23
     de4:	2a 95       	dec	r18
     de6:	e9 f7       	brne	.-6      	; 0xde2 <__ftoa_engine+0x14c>
     de8:	10 c0       	rjmp	.+32     	; 0xe0a <__ftoa_engine+0x174>
     dea:	7d 93       	st	X+, r23
     dec:	2a 95       	dec	r18
     dee:	89 f6       	brne	.-94     	; 0xd92 <__ftoa_engine+0xfc>
     df0:	06 94       	lsr	r0
     df2:	97 95       	ror	r25
     df4:	67 95       	ror	r22
     df6:	37 95       	ror	r19
     df8:	17 95       	ror	r17
     dfa:	17 94       	ror	r1
     dfc:	e1 18       	sub	r14, r1
     dfe:	f1 0a       	sbc	r15, r17
     e00:	43 0b       	sbc	r20, r19
     e02:	56 0b       	sbc	r21, r22
     e04:	c9 0b       	sbc	r28, r25
     e06:	d0 09       	sbc	r29, r0
     e08:	98 f0       	brcs	.+38     	; 0xe30 <__ftoa_engine+0x19a>
     e0a:	23 95       	inc	r18
     e0c:	7e 91       	ld	r23, -X
     e0e:	73 95       	inc	r23
     e10:	7a 33       	cpi	r23, 0x3A	; 58
     e12:	08 f0       	brcs	.+2      	; 0xe16 <__ftoa_engine+0x180>
     e14:	70 e3       	ldi	r23, 0x30	; 48
     e16:	7c 93       	st	X, r23
     e18:	20 13       	cpse	r18, r16
     e1a:	b8 f7       	brcc	.-18     	; 0xe0a <__ftoa_engine+0x174>
     e1c:	7e 91       	ld	r23, -X
     e1e:	70 61       	ori	r23, 0x10	; 16
     e20:	7d 93       	st	X+, r23
     e22:	30 f0       	brcs	.+12     	; 0xe30 <__ftoa_engine+0x19a>
     e24:	83 95       	inc	r24
     e26:	71 e3       	ldi	r23, 0x31	; 49
     e28:	7d 93       	st	X+, r23
     e2a:	70 e3       	ldi	r23, 0x30	; 48
     e2c:	2a 95       	dec	r18
     e2e:	e1 f7       	brne	.-8      	; 0xe28 <__ftoa_engine+0x192>
     e30:	11 24       	eor	r1, r1
     e32:	ef 90       	pop	r14
     e34:	ff 90       	pop	r15
     e36:	0f 91       	pop	r16
     e38:	1f 91       	pop	r17
     e3a:	cf 91       	pop	r28
     e3c:	df 91       	pop	r29
     e3e:	99 27       	eor	r25, r25
     e40:	87 fd       	sbrc	r24, 7
     e42:	90 95       	com	r25
     e44:	08 95       	ret

00000e46 <strnlen_P>:
     e46:	fc 01       	movw	r30, r24
     e48:	05 90       	lpm	r0, Z+
     e4a:	61 50       	subi	r22, 0x01	; 1
     e4c:	70 40       	sbci	r23, 0x00	; 0
     e4e:	01 10       	cpse	r0, r1
     e50:	d8 f7       	brcc	.-10     	; 0xe48 <strnlen_P+0x2>
     e52:	80 95       	com	r24
     e54:	90 95       	com	r25
     e56:	8e 0f       	add	r24, r30
     e58:	9f 1f       	adc	r25, r31
     e5a:	08 95       	ret

00000e5c <strnlen>:
     e5c:	fc 01       	movw	r30, r24
     e5e:	61 50       	subi	r22, 0x01	; 1
     e60:	70 40       	sbci	r23, 0x00	; 0
     e62:	01 90       	ld	r0, Z+
     e64:	01 10       	cpse	r0, r1
     e66:	d8 f7       	brcc	.-10     	; 0xe5e <strnlen+0x2>
     e68:	80 95       	com	r24
     e6a:	90 95       	com	r25
     e6c:	8e 0f       	add	r24, r30
     e6e:	9f 1f       	adc	r25, r31
     e70:	08 95       	ret

00000e72 <__itoa_ncheck>:
     e72:	bb 27       	eor	r27, r27
     e74:	4a 30       	cpi	r20, 0x0A	; 10
     e76:	31 f4       	brne	.+12     	; 0xe84 <__itoa_ncheck+0x12>
     e78:	99 23       	and	r25, r25
     e7a:	22 f4       	brpl	.+8      	; 0xe84 <__itoa_ncheck+0x12>
     e7c:	bd e2       	ldi	r27, 0x2D	; 45
     e7e:	90 95       	com	r25
     e80:	81 95       	neg	r24
     e82:	9f 4f       	sbci	r25, 0xFF	; 255
     e84:	0c 94 45 07 	jmp	0xe8a	; 0xe8a <__utoa_common>

00000e88 <__utoa_ncheck>:
     e88:	bb 27       	eor	r27, r27

00000e8a <__utoa_common>:
     e8a:	fb 01       	movw	r30, r22
     e8c:	55 27       	eor	r21, r21
     e8e:	aa 27       	eor	r26, r26
     e90:	88 0f       	add	r24, r24
     e92:	99 1f       	adc	r25, r25
     e94:	aa 1f       	adc	r26, r26
     e96:	a4 17       	cp	r26, r20
     e98:	10 f0       	brcs	.+4      	; 0xe9e <__utoa_common+0x14>
     e9a:	a4 1b       	sub	r26, r20
     e9c:	83 95       	inc	r24
     e9e:	50 51       	subi	r21, 0x10	; 16
     ea0:	b9 f7       	brne	.-18     	; 0xe90 <__utoa_common+0x6>
     ea2:	a0 5d       	subi	r26, 0xD0	; 208
     ea4:	aa 33       	cpi	r26, 0x3A	; 58
     ea6:	08 f0       	brcs	.+2      	; 0xeaa <__utoa_common+0x20>
     ea8:	a9 5d       	subi	r26, 0xD9	; 217
     eaa:	a1 93       	st	Z+, r26
     eac:	00 97       	sbiw	r24, 0x00	; 0
     eae:	79 f7       	brne	.-34     	; 0xe8e <__utoa_common+0x4>
     eb0:	b1 11       	cpse	r27, r1
     eb2:	b1 93       	st	Z+, r27
     eb4:	11 92       	st	Z+, r1
     eb6:	cb 01       	movw	r24, r22
     eb8:	0c 94 1a 08 	jmp	0x1034	; 0x1034 <strrev>

00000ebc <fputc>:
     ebc:	0f 93       	push	r16
     ebe:	1f 93       	push	r17
     ec0:	cf 93       	push	r28
     ec2:	df 93       	push	r29
     ec4:	fb 01       	movw	r30, r22
     ec6:	23 81       	ldd	r18, Z+3	; 0x03
     ec8:	21 fd       	sbrc	r18, 1
     eca:	03 c0       	rjmp	.+6      	; 0xed2 <fputc+0x16>
     ecc:	8f ef       	ldi	r24, 0xFF	; 255
     ece:	9f ef       	ldi	r25, 0xFF	; 255
     ed0:	2c c0       	rjmp	.+88     	; 0xf2a <fputc+0x6e>
     ed2:	22 ff       	sbrs	r18, 2
     ed4:	16 c0       	rjmp	.+44     	; 0xf02 <fputc+0x46>
     ed6:	46 81       	ldd	r20, Z+6	; 0x06
     ed8:	57 81       	ldd	r21, Z+7	; 0x07
     eda:	24 81       	ldd	r18, Z+4	; 0x04
     edc:	35 81       	ldd	r19, Z+5	; 0x05
     ede:	42 17       	cp	r20, r18
     ee0:	53 07       	cpc	r21, r19
     ee2:	44 f4       	brge	.+16     	; 0xef4 <fputc+0x38>
     ee4:	a0 81       	ld	r26, Z
     ee6:	b1 81       	ldd	r27, Z+1	; 0x01
     ee8:	9d 01       	movw	r18, r26
     eea:	2f 5f       	subi	r18, 0xFF	; 255
     eec:	3f 4f       	sbci	r19, 0xFF	; 255
     eee:	31 83       	std	Z+1, r19	; 0x01
     ef0:	20 83       	st	Z, r18
     ef2:	8c 93       	st	X, r24
     ef4:	26 81       	ldd	r18, Z+6	; 0x06
     ef6:	37 81       	ldd	r19, Z+7	; 0x07
     ef8:	2f 5f       	subi	r18, 0xFF	; 255
     efa:	3f 4f       	sbci	r19, 0xFF	; 255
     efc:	37 83       	std	Z+7, r19	; 0x07
     efe:	26 83       	std	Z+6, r18	; 0x06
     f00:	14 c0       	rjmp	.+40     	; 0xf2a <fputc+0x6e>
     f02:	8b 01       	movw	r16, r22
     f04:	ec 01       	movw	r28, r24
     f06:	fb 01       	movw	r30, r22
     f08:	00 84       	ldd	r0, Z+8	; 0x08
     f0a:	f1 85       	ldd	r31, Z+9	; 0x09
     f0c:	e0 2d       	mov	r30, r0
     f0e:	09 95       	icall
     f10:	89 2b       	or	r24, r25
     f12:	e1 f6       	brne	.-72     	; 0xecc <fputc+0x10>
     f14:	d8 01       	movw	r26, r16
     f16:	16 96       	adiw	r26, 0x06	; 6
     f18:	8d 91       	ld	r24, X+
     f1a:	9c 91       	ld	r25, X
     f1c:	17 97       	sbiw	r26, 0x07	; 7
     f1e:	01 96       	adiw	r24, 0x01	; 1
     f20:	17 96       	adiw	r26, 0x07	; 7
     f22:	9c 93       	st	X, r25
     f24:	8e 93       	st	-X, r24
     f26:	16 97       	sbiw	r26, 0x06	; 6
     f28:	ce 01       	movw	r24, r28
     f2a:	df 91       	pop	r29
     f2c:	cf 91       	pop	r28
     f2e:	1f 91       	pop	r17
     f30:	0f 91       	pop	r16
     f32:	08 95       	ret

00000f34 <sprintf>:
     f34:	ae e0       	ldi	r26, 0x0E	; 14
     f36:	b0 e0       	ldi	r27, 0x00	; 0
     f38:	e0 ea       	ldi	r30, 0xA0	; 160
     f3a:	f7 e0       	ldi	r31, 0x07	; 7
     f3c:	0c 94 22 06 	jmp	0xc44	; 0xc44 <__prologue_saves__+0x1c>
     f40:	0d 89       	ldd	r16, Y+21	; 0x15
     f42:	1e 89       	ldd	r17, Y+22	; 0x16
     f44:	86 e0       	ldi	r24, 0x06	; 6
     f46:	8c 83       	std	Y+4, r24	; 0x04
     f48:	1a 83       	std	Y+2, r17	; 0x02
     f4a:	09 83       	std	Y+1, r16	; 0x01
     f4c:	8f ef       	ldi	r24, 0xFF	; 255
     f4e:	9f e7       	ldi	r25, 0x7F	; 127
     f50:	9e 83       	std	Y+6, r25	; 0x06
     f52:	8d 83       	std	Y+5, r24	; 0x05
     f54:	ae 01       	movw	r20, r28
     f56:	47 5e       	subi	r20, 0xE7	; 231
     f58:	5f 4f       	sbci	r21, 0xFF	; 255
     f5a:	6f 89       	ldd	r22, Y+23	; 0x17
     f5c:	78 8d       	ldd	r23, Y+24	; 0x18
     f5e:	ce 01       	movw	r24, r28
     f60:	01 96       	adiw	r24, 0x01	; 1
     f62:	0e 94 97 02 	call	0x52e	; 0x52e <vfprintf>
     f66:	ef 81       	ldd	r30, Y+7	; 0x07
     f68:	f8 85       	ldd	r31, Y+8	; 0x08
     f6a:	e0 0f       	add	r30, r16
     f6c:	f1 1f       	adc	r31, r17
     f6e:	10 82       	st	Z, r1
     f70:	2e 96       	adiw	r28, 0x0e	; 14
     f72:	e4 e0       	ldi	r30, 0x04	; 4
     f74:	0c 94 3e 06 	jmp	0xc7c	; 0xc7c <__epilogue_restores__+0x1c>

00000f78 <__ultoa_invert>:
     f78:	fa 01       	movw	r30, r20
     f7a:	aa 27       	eor	r26, r26
     f7c:	28 30       	cpi	r18, 0x08	; 8
     f7e:	51 f1       	breq	.+84     	; 0xfd4 <__ultoa_invert+0x5c>
     f80:	20 31       	cpi	r18, 0x10	; 16
     f82:	81 f1       	breq	.+96     	; 0xfe4 <__ultoa_invert+0x6c>
     f84:	e8 94       	clt
     f86:	6f 93       	push	r22
     f88:	6e 7f       	andi	r22, 0xFE	; 254
     f8a:	6e 5f       	subi	r22, 0xFE	; 254
     f8c:	7f 4f       	sbci	r23, 0xFF	; 255
     f8e:	8f 4f       	sbci	r24, 0xFF	; 255
     f90:	9f 4f       	sbci	r25, 0xFF	; 255
     f92:	af 4f       	sbci	r26, 0xFF	; 255
     f94:	b1 e0       	ldi	r27, 0x01	; 1
     f96:	3e d0       	rcall	.+124    	; 0x1014 <__ultoa_invert+0x9c>
     f98:	b4 e0       	ldi	r27, 0x04	; 4
     f9a:	3c d0       	rcall	.+120    	; 0x1014 <__ultoa_invert+0x9c>
     f9c:	67 0f       	add	r22, r23
     f9e:	78 1f       	adc	r23, r24
     fa0:	89 1f       	adc	r24, r25
     fa2:	9a 1f       	adc	r25, r26
     fa4:	a1 1d       	adc	r26, r1
     fa6:	68 0f       	add	r22, r24
     fa8:	79 1f       	adc	r23, r25
     faa:	8a 1f       	adc	r24, r26
     fac:	91 1d       	adc	r25, r1
     fae:	a1 1d       	adc	r26, r1
     fb0:	6a 0f       	add	r22, r26
     fb2:	71 1d       	adc	r23, r1
     fb4:	81 1d       	adc	r24, r1
     fb6:	91 1d       	adc	r25, r1
     fb8:	a1 1d       	adc	r26, r1
     fba:	20 d0       	rcall	.+64     	; 0xffc <__ultoa_invert+0x84>
     fbc:	09 f4       	brne	.+2      	; 0xfc0 <__ultoa_invert+0x48>
     fbe:	68 94       	set
     fc0:	3f 91       	pop	r19
     fc2:	2a e0       	ldi	r18, 0x0A	; 10
     fc4:	26 9f       	mul	r18, r22
     fc6:	11 24       	eor	r1, r1
     fc8:	30 19       	sub	r19, r0
     fca:	30 5d       	subi	r19, 0xD0	; 208
     fcc:	31 93       	st	Z+, r19
     fce:	de f6       	brtc	.-74     	; 0xf86 <__ultoa_invert+0xe>
     fd0:	cf 01       	movw	r24, r30
     fd2:	08 95       	ret
     fd4:	46 2f       	mov	r20, r22
     fd6:	47 70       	andi	r20, 0x07	; 7
     fd8:	40 5d       	subi	r20, 0xD0	; 208
     fda:	41 93       	st	Z+, r20
     fdc:	b3 e0       	ldi	r27, 0x03	; 3
     fde:	0f d0       	rcall	.+30     	; 0xffe <__ultoa_invert+0x86>
     fe0:	c9 f7       	brne	.-14     	; 0xfd4 <__ultoa_invert+0x5c>
     fe2:	f6 cf       	rjmp	.-20     	; 0xfd0 <__ultoa_invert+0x58>
     fe4:	46 2f       	mov	r20, r22
     fe6:	4f 70       	andi	r20, 0x0F	; 15
     fe8:	40 5d       	subi	r20, 0xD0	; 208
     fea:	4a 33       	cpi	r20, 0x3A	; 58
     fec:	18 f0       	brcs	.+6      	; 0xff4 <__ultoa_invert+0x7c>
     fee:	49 5d       	subi	r20, 0xD9	; 217
     ff0:	31 fd       	sbrc	r19, 1
     ff2:	40 52       	subi	r20, 0x20	; 32
     ff4:	41 93       	st	Z+, r20
     ff6:	02 d0       	rcall	.+4      	; 0xffc <__ultoa_invert+0x84>
     ff8:	a9 f7       	brne	.-22     	; 0xfe4 <__ultoa_invert+0x6c>
     ffa:	ea cf       	rjmp	.-44     	; 0xfd0 <__ultoa_invert+0x58>
     ffc:	b4 e0       	ldi	r27, 0x04	; 4
     ffe:	a6 95       	lsr	r26
    1000:	97 95       	ror	r25
    1002:	87 95       	ror	r24
    1004:	77 95       	ror	r23
    1006:	67 95       	ror	r22
    1008:	ba 95       	dec	r27
    100a:	c9 f7       	brne	.-14     	; 0xffe <__ultoa_invert+0x86>
    100c:	00 97       	sbiw	r24, 0x00	; 0
    100e:	61 05       	cpc	r22, r1
    1010:	71 05       	cpc	r23, r1
    1012:	08 95       	ret
    1014:	9b 01       	movw	r18, r22
    1016:	ac 01       	movw	r20, r24
    1018:	0a 2e       	mov	r0, r26
    101a:	06 94       	lsr	r0
    101c:	57 95       	ror	r21
    101e:	47 95       	ror	r20
    1020:	37 95       	ror	r19
    1022:	27 95       	ror	r18
    1024:	ba 95       	dec	r27
    1026:	c9 f7       	brne	.-14     	; 0x101a <__ultoa_invert+0xa2>
    1028:	62 0f       	add	r22, r18
    102a:	73 1f       	adc	r23, r19
    102c:	84 1f       	adc	r24, r20
    102e:	95 1f       	adc	r25, r21
    1030:	a0 1d       	adc	r26, r0
    1032:	08 95       	ret

00001034 <strrev>:
    1034:	dc 01       	movw	r26, r24
    1036:	fc 01       	movw	r30, r24
    1038:	67 2f       	mov	r22, r23
    103a:	71 91       	ld	r23, Z+
    103c:	77 23       	and	r23, r23
    103e:	e1 f7       	brne	.-8      	; 0x1038 <strrev+0x4>
    1040:	32 97       	sbiw	r30, 0x02	; 2
    1042:	04 c0       	rjmp	.+8      	; 0x104c <strrev+0x18>
    1044:	7c 91       	ld	r23, X
    1046:	6d 93       	st	X+, r22
    1048:	70 83       	st	Z, r23
    104a:	62 91       	ld	r22, -Z
    104c:	ae 17       	cp	r26, r30
    104e:	bf 07       	cpc	r27, r31
    1050:	c8 f3       	brcs	.-14     	; 0x1044 <strrev+0x10>
    1052:	08 95       	ret

00001054 <_exit>:
    1054:	f8 94       	cli

00001056 <__stop_program>:
    1056:	ff cf       	rjmp	.-2      	; 0x1056 <__stop_program>
