Analysis & Synthesis report for DE1_SoC
Wed Mar 08 16:35:22 2017
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Wed Mar 08 16:35:22 2017           ;
; Quartus II 64-Bit Version   ; 14.1.0 Build 186 12/03/2014 SJ Full Version ;
; Revision Name               ; DE1_SoC                                     ;
; Top-level Entity Name       ; DE1_SoC                                     ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC            ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Full Version
    Info: Processing started: Wed Mar 08 16:35:01 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC
    Info (12023): Found entity 2: DE1_SoC_testbench
Info (12021): Found 2 design units, including 2 entities, in source file lfsr_10.sv
    Info (12023): Found entity 1: LFSR_10
    Info (12023): Found entity 2: LFSR_10_testbench
Info (12021): Found 2 design units, including 2 entities, in source file cyber_player.sv
    Info (12023): Found entity 1: cyber_player
    Info (12023): Found entity 2: cyber_player_testbench
Info (12021): Found 2 design units, including 2 entities, in source file counter.sv
    Info (12023): Found entity 1: counter
    Info (12023): Found entity 2: counter_testbench
Info (12021): Found 2 design units, including 2 entities, in source file greaterthan.sv
    Info (12023): Found entity 1: greaterThan
    Info (12023): Found entity 2: greaterThan_testbench
Info (12021): Found 2 design units, including 2 entities, in source file fulladder.sv
    Info (12023): Found entity 1: fullAdder
    Info (12023): Found entity 2: fullAdder_testbench
Info (12021): Found 1 design units, including 1 entities, in source file increment.sv
    Info (12023): Found entity 1: increment
Info (12021): Found 1 design units, including 1 entities, in source file adder.sv
    Info (12023): Found entity 1: adder
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider
Info (12021): Found 1 design units, including 1 entities, in source file led_matrix_driver.sv
    Info (12023): Found entity 1: led_matrix_driver
Info (12021): Found 1 design units, including 1 entities, in source file led_driver.sv
    Info (12023): Found entity 1: led_driver
Info (12021): Found 1 design units, including 1 entities, in source file decoder3_8.sv
    Info (12023): Found entity 1: decoder3_8
Info (12021): Found 1 design units, including 1 entities, in source file matrix8x8_vc.sv
    Info (12023): Found entity 1: matrix8x8_vc
Info (12021): Found 1 design units, including 1 entities, in source file tetrimino_manager.sv
    Info (12023): Found entity 1: tetrimino_manager
Info (12021): Found 1 design units, including 1 entities, in source file tetrimino_creator.sv
    Info (12023): Found entity 1: tetrimino_creator
Info (12021): Found 1 design units, including 1 entities, in source file tetrimino_spinner.sv
    Info (12023): Found entity 1: tetrimino_spinner
Info (12021): Found 1 design units, including 1 entities, in source file tetrimino_encoder.sv
    Info (12023): Found entity 1: tetrimino_encoder
Info (12021): Found 1 design units, including 1 entities, in source file matrix8x8_vs.sv
    Info (12023): Found entity 1: matrix8x8_vs
Info (12021): Found 1 design units, including 1 entities, in source file spinplacer.sv
    Info (12023): Found entity 1: spinPlacer
Info (12021): Found 1 design units, including 1 entities, in source file tetris_device.sv
    Info (12023): Found entity 1: tetris_device
Error (10161): Verilog HDL error at tetris_device.sv(1): object "clk" is not declared File: U:/ee271labs/Lab8/tetris_device.sv Line: 1
Error (10897): SystemVerilog error at tetris_device.sv(13): can't implicitly connect port "clk" on instance "tm" of module "tetrimino_manager" - no such object is visible in the present scope File: U:/ee271labs/Lab8/tetris_device.sv Line: 13
Error (10897): SystemVerilog error at tetris_device.sv(14): can't implicitly connect port "fastClk" on instance "tm" of module "tetrimino_manager" - no such object is visible in the present scope File: U:/ee271labs/Lab8/tetris_device.sv Line: 14
Error (10897): SystemVerilog error at tetris_device.sv(28): can't implicitly connect port "gravity" on instance "ld" of module "led_driver" - no such object is visible in the present scope File: U:/ee271labs/Lab8/tetris_device.sv Line: 28
Error (10897): SystemVerilog error at tetris_device.sv(29): can't implicitly connect port "clk" on instance "ld" of module "led_driver" - no such object is visible in the present scope File: U:/ee271labs/Lab8/tetris_device.sv Line: 29
Info (144001): Generated suppressed messages file U:/ee271labs/Lab8/output_files/DE1_SoC.map.smsg
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings
    Error: Peak virtual memory: 673 megabytes
    Error: Processing ended: Wed Mar 08 16:35:23 2017
    Error: Elapsed time: 00:00:22
    Error: Total CPU time (on all processors): 00:00:23


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in U:/ee271labs/Lab8/output_files/DE1_SoC.map.smsg.


