# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2022, SpinalHDL
# This file is distributed under the same license as the SpinalHDL package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: SpinalHDL \n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2023-12-01 11:48+0800\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:3
msgid "VexRiscv (RV32IM CPU)"
msgstr ""

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:5
msgid "VexRiscv is an fpga friendly RISC-V ISA CPU implementation with following features :"
msgstr ""

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:8
msgid "RV32IM instruction set"
msgstr ""

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:9
msgid "Pipelined on 5 stages (Fetch, Decode, Execute, Memory, WriteBack)"
msgstr ""

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:10
msgid "1.44 DMIPS/Mhz when all features are enabled"
msgstr ""

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:11
msgid "Optimized for FPGA"
msgstr ""

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:12
msgid "Optional MUL/DIV extension"
msgstr ""

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:13
msgid "Optional instruction and data caches"
msgstr ""

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:14
msgid "Optional MMU"
msgstr ""

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:15
msgid "Optional debug extension allowing eclipse debugging via an GDB >> openOCD >> JTAG connection"
msgstr ""

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:16
msgid "Optional interrupts and exception handling with the Machine and the User mode from the riscv-privileged-v1.9.1 spec."
msgstr ""

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:17
msgid "Two implementation of shift instructions, Single cycle / shiftNumber cycles"
msgstr ""

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:18
msgid "Each stage could have bypass or interlock hazard logic"
msgstr ""

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:19
msgid "FreeRTOS port https://github.com/Dolu1990/FreeRTOS-RISCV"
msgstr ""

#: ../../source/SpinalHDL/Libraries/vexriscv.rst:21
msgid "Much more information there : `https://github.com/SpinalHDL/VexRiscv <https://github.com/SpinalHDL/VexRiscv>`_"
msgstr ""
