{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557027101440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557027101440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 23:31:41 2019 " "Processing started: Sat May 04 23:31:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557027101440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557027101440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Add_Sub_Mul_Div_Accum_Lab4 -c Add_Sub_Mul_Div_Accum_Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557027101440 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557027102230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg8decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg8decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg8Decoder-Arena_Arch_Seg8Decoder " "Found design unit 1: Arena_Seg8Decoder-Arena_Arch_Seg8Decoder" {  } { { "Arena_Seg8Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102950 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg8Decoder " "Found entity 1: Arena_Seg8Decoder" {  } { { "Arena_Seg8Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg8Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027102950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg7decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg7decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg7Decoder-Arena_Arch_Seg7Decoder " "Found design unit 1: Arena_Seg7Decoder-Arena_Arch_Seg7Decoder" {  } { { "Arena_Seg7Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102950 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg7Decoder " "Found entity 1: Arena_Seg7Decoder" {  } { { "Arena_Seg7Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg7Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027102950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg6decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg6decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg6Decoder-Arena_Arch_Seg6Decoder " "Found design unit 1: Arena_Seg6Decoder-Arena_Arch_Seg6Decoder" {  } { { "Arena_Seg6Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102960 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg6Decoder " "Found entity 1: Arena_Seg6Decoder" {  } { { "Arena_Seg6Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg6Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027102960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg5decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg5decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg5Decoder-Arena_Arch_Seg5Decoder " "Found design unit 1: Arena_Seg5Decoder-Arena_Arch_Seg5Decoder" {  } { { "Arena_Seg5Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102960 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg5Decoder " "Found entity 1: Arena_Seg5Decoder" {  } { { "Arena_Seg5Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg5Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027102960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg4decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg4decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg4Decoder-Arena_Arch_Seg4Decoder " "Found design unit 1: Arena_Seg4Decoder-Arena_Arch_Seg4Decoder" {  } { { "Arena_Seg4Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102970 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg4Decoder " "Found entity 1: Arena_Seg4Decoder" {  } { { "Arena_Seg4Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg4Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027102970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg3decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg3decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg3Decoder-Arena_Arch_Seg3Decoder " "Found design unit 1: Arena_Seg3Decoder-Arena_Arch_Seg3Decoder" {  } { { "Arena_Seg3Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102970 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg3Decoder " "Found entity 1: Arena_Seg3Decoder" {  } { { "Arena_Seg3Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg3Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027102970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg2decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg2decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg2Decoder-Arena_Arch_Seg2Decoder " "Found design unit 1: Arena_Seg2Decoder-Arena_Arch_Seg2Decoder" {  } { { "Arena_Seg2Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102980 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg2Decoder " "Found entity 1: Arena_Seg2Decoder" {  } { { "Arena_Seg2Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg2Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027102980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_seg1decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_seg1decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_Seg1Decoder-Arena_Arch_Seg1Decoder " "Found design unit 1: Arena_Seg1Decoder-Arena_Arch_Seg1Decoder" {  } { { "Arena_Seg1Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102980 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_Seg1Decoder " "Found entity 1: Arena_Seg1Decoder" {  } { { "Arena_Seg1Decoder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_Seg1Decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027102980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bit_arraymultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_4bit_arraymultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_4bit_arrayMultiplier " "Found entity 1: Arena_4bit_arrayMultiplier" {  } { { "Arena_4bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027102990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitRegister-Arena_32bitRegister_arch " "Found design unit 1: Arena_32bitRegister-Arena_32bitRegister_arch" {  } { { "Arena_32bitRegister.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102990 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitRegister " "Found entity 1: Arena_32bitRegister" {  } { { "Arena_32bitRegister.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitRegister.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027102990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027102990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitAdder-Arena_32bitAdder_arch " "Found design unit 1: Arena_32bitAdder-Arena_32bitAdder_arch" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103000 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAdder " "Found entity 1: Arena_32bitAdder" {  } { { "Arena_32bitAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAdder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_fullAdder-Arena_fullAdder_arch " "Found design unit 1: Arena_fullAdder-Arena_fullAdder_arch" {  } { { "Arena_fullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103000 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_fullAdder " "Found entity 1: Arena_fullAdder" {  } { { "Arena_fullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_D_FlipFlop-Arena_D_FlipFlop_arch " "Found design unit 1: Arena_D_FlipFlop-Arena_D_FlipFlop_arch" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103010 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_D_FlipFlop " "Found entity 1: Arena_D_FlipFlop" {  } { { "Arena_D_FlipFlop.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_D_FlipFlop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitaccumulator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bitaccumulator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAccumulator " "Found entity 1: Arena_32bitAccumulator" {  } { { "Arena_32bitAccumulator.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitInput-Arena_32bitInput_arch " "Found design unit 1: Arena_32bitInput-Arena_32bitInput_arch" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103020 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitInput " "Found entity 1: Arena_32bitInput" {  } { { "Arena_32bitInput.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultiplier.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bit_arraymultiplier.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultiplier " "Found entity 1: Arena_32bit_arrayMultiplier" {  } { { "Arena_32bit_arrayMultiplier.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultiplier_with_8bitadders.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bit_arraymultiplier_with_8bitadders.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultiplier_with_8bitAdders " "Found entity 1: Arena_32bit_arrayMultiplier_with_8bitAdders" {  } { { "Arena_32bit_arrayMultiplier_with_8bitAdders.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultiplier_with_8bitAdders.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bitadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bitAdder " "Found entity 1: Arena_16bitAdder" {  } { { "Arena_16bitAdder.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bit_arraymultipler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_4bit_arraymultipler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_4bit_arrayMultipler-Arena_4bit_arrayMultipler_arch " "Found design unit 1: Arena_4bit_arrayMultipler-Arena_4bit_arrayMultipler_arch" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103040 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_4bit_arrayMultipler " "Found entity 1: Arena_4bit_arrayMultipler" {  } { { "Arena_4bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_arrayMultipler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bit_arraymultipler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_16bit_arraymultipler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_16bit_arrayMultipler-Arena_16bit_arrayMultipler_arch " "Found design unit 1: Arena_16bit_arrayMultipler-Arena_16bit_arrayMultipler_arch" {  } { { "Arena_16bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bit_arrayMultipler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103040 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bit_arrayMultipler " "Found entity 1: Arena_16bit_arrayMultipler" {  } { { "Arena_16bit_arrayMultipler.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bit_arrayMultipler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_16bitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_16bitFullAdder-Arena_16bitFullAdder_arch " "Found design unit 1: Arena_16bitFullAdder-Arena_16bitFullAdder_arch" {  } { { "Arena_16bitFullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitFullAdder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103050 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bitFullAdder " "Found entity 1: Arena_16bitFullAdder" {  } { { "Arena_16bitFullAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitFullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_arraymultipler_with_16bitfulladders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bit_arraymultipler_with_16bitfulladders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bit_arrayMultipler_with_16bitFullAdders-Arena_32bit_arrayMultipler_with_16bitFullAdders_arch " "Found design unit 1: Arena_32bit_arrayMultipler_with_16bitFullAdders-Arena_32bit_arrayMultipler_with_16bitFullAdders_arch" {  } { { "Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103050 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_arrayMultipler_with_16bitFullAdders " "Found entity 1: Arena_32bit_arrayMultipler_with_16bitFullAdders" {  } { { "Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_arrayMultipler_with_16bitFullAdders.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-test_arch " "Found design unit 1: test-test_arch" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103060 ""} { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/test.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bitmultiplier_with_wallacetree.vhd 0 0 " "Found 0 design units, including 0 entities, in source file arena_4bitmultiplier_with_wallacetree.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_paralleladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_paralleladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arena_paralleladder-SYN " "Found design unit 1: arena_paralleladder-SYN" {  } { { "Arena_parallelAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_parallelAdder.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103070 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_parallelAdder " "Found entity 1: Arena_parallelAdder" {  } { { "Arena_parallelAdder.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_parallelAdder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitaccumulator_withsegmentdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bitaccumulator_withsegmentdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitAccumulator_withSegmentDisplay " "Found entity 1: Arena_32bitAccumulator_withSegmentDisplay" {  } { { "Arena_32bitAccumulator_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitAccumulator_withSegmentDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bitmultiplier_using_registers_v1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16bitmultiplier_using_registers_v1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bitMultiplier_using_registers_v1 " "Found entity 1: Arena_16bitMultiplier_using_registers_v1" {  } { { "Arena_16bitMultiplier_using_registers_v1.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitMultiplier_using_registers_v1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_16bitmultiplier_withsegmentdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_16bitmultiplier_withsegmentdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_16bitMultiplier_withSegmentDisplay " "Found entity 1: Arena_16bitMultiplier_withSegmentDisplay" {  } { { "Arena_16bitMultiplier_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_16bitMultiplier_withSegmentDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_fullsubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_fullsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_fullSubtractor-Arena_fullSubtractor_arch " "Found design unit 1: Arena_fullSubtractor-Arena_fullSubtractor_arch" {  } { { "Arena_fullSubtractor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullSubtractor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103090 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_fullSubtractor " "Found entity 1: Arena_fullSubtractor" {  } { { "Arena_fullSubtractor.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_fullSubtractor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_1bitdivider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_1bitdivider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_1bitDivider " "Found entity 1: Arena_1bitDivider" {  } { { "Arena_1bitDivider.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_1bitDivider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bit_divider.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_4bit_divider.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_4bit_divider " "Found entity 1: Arena_4bit_divider" {  } { { "Arena_4bit_divider.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_divider.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_4bit_divider_usingvhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_4bit_divider_usingvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_4bit_divider_usingVHDL-Arena_4bit_divider_usingVHDL_arch " "Found design unit 1: Arena_4bit_divider_usingVHDL-Arena_4bit_divider_usingVHDL_arch" {  } { { "Arena_4bit_divider_usingVHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_divider_usingVHDL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103100 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_4bit_divider_usingVHDL " "Found entity 1: Arena_4bit_divider_usingVHDL" {  } { { "Arena_4bit_divider_usingVHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_4bit_divider_usingVHDL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bit_divider_usingvhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bit_divider_usingvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bit_divider_usingVHDL-Arena_32bit_divider_usingVHDL_arch " "Found design unit 1: Arena_32bit_divider_usingVHDL-Arena_32bit_divider_usingVHDL_arch" {  } { { "Arena_32bit_divider_usingVHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_divider_usingVHDL.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103110 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bit_divider_usingVHDL " "Found entity 1: Arena_32bit_divider_usingVHDL" {  } { { "Arena_32bit_divider_usingVHDL.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_divider_usingVHDL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitinput_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arena_32bitinput_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Arena_32bitInput_Divider-Arena_32bitInput_Divider_arch " "Found design unit 1: Arena_32bitInput_Divider-Arena_32bitInput_Divider_arch" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103110 ""} { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitInput_Divider " "Found entity 1: Arena_32bitInput_Divider" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arena_32bitdivider_withsegmentdisplay.bdf 1 1 " "Found 1 design units, including 1 entities, in source file arena_32bitdivider_withsegmentdisplay.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Arena_32bitDivider_withSegmentDisplay " "Found entity 1: Arena_32bitDivider_withSegmentDisplay" {  } { { "Arena_32bitDivider_withSegmentDisplay.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitDivider_withSegmentDisplay.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557027103120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557027103120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Arena_32bitDivider_withSegmentDisplay " "Elaborating entity \"Arena_32bitDivider_withSegmentDisplay\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557027103250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg1Decoder Arena_Seg1Decoder:inst1 " "Elaborating entity \"Arena_Seg1Decoder\" for hierarchy \"Arena_Seg1Decoder:inst1\"" {  } { { "Arena_32bitDivider_withSegmentDisplay.bdf" "inst1" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitDivider_withSegmentDisplay.bdf" { { 152 968 1240 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557027103280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_32bit_divider_usingVHDL Arena_32bit_divider_usingVHDL:inst " "Elaborating entity \"Arena_32bit_divider_usingVHDL\" for hierarchy \"Arena_32bit_divider_usingVHDL:inst\"" {  } { { "Arena_32bitDivider_withSegmentDisplay.bdf" "inst" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitDivider_withSegmentDisplay.bdf" { { 48 264 600 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557027103280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_1bitDivider Arena_32bit_divider_usingVHDL:inst\|Arena_1bitDivider:FS0 " "Elaborating entity \"Arena_1bitDivider\" for hierarchy \"Arena_32bit_divider_usingVHDL:inst\|Arena_1bitDivider:FS0\"" {  } { { "Arena_32bit_divider_usingVHDL.vhd" "FS0" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bit_divider_usingVHDL.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557027103320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_fullSubtractor Arena_32bit_divider_usingVHDL:inst\|Arena_1bitDivider:FS0\|Arena_fullSubtractor:inst " "Elaborating entity \"Arena_fullSubtractor\" for hierarchy \"Arena_32bit_divider_usingVHDL:inst\|Arena_1bitDivider:FS0\|Arena_fullSubtractor:inst\"" {  } { { "Arena_1bitDivider.bdf" "inst" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_1bitDivider.bdf" { { 240 360 608 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557027103330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "21mux Arena_32bit_divider_usingVHDL:inst\|Arena_1bitDivider:FS0\|21mux:inst1 " "Elaborating entity \"21mux\" for hierarchy \"Arena_32bit_divider_usingVHDL:inst\|Arena_1bitDivider:FS0\|21mux:inst1\"" {  } { { "Arena_1bitDivider.bdf" "inst1" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_1bitDivider.bdf" { { 304 664 784 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557027103360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Arena_32bit_divider_usingVHDL:inst\|Arena_1bitDivider:FS0\|21mux:inst1 " "Elaborated megafunction instantiation \"Arena_32bit_divider_usingVHDL:inst\|Arena_1bitDivider:FS0\|21mux:inst1\"" {  } { { "Arena_1bitDivider.bdf" "" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_1bitDivider.bdf" { { 304 664 784 384 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557027103360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_32bitInput_Divider Arena_32bitInput_Divider:inst2 " "Elaborating entity \"Arena_32bitInput_Divider\" for hierarchy \"Arena_32bitInput_Divider:inst2\"" {  } { { "Arena_32bitDivider_withSegmentDisplay.bdf" "inst2" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitDivider_withSegmentDisplay.bdf" { { 56 -528 -216 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557027112180 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_octet0 Arena_32bitInput_Divider.vhd(108) " "VHDL Process Statement warning at Arena_32bitInput_Divider.vhd(108): signal \"Arena_octet0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_octet1 Arena_32bitInput_Divider.vhd(109) " "VHDL Process Statement warning at Arena_32bitInput_Divider.vhd(109): signal \"Arena_octet1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_octet2 Arena_32bitInput_Divider.vhd(110) " "VHDL Process Statement warning at Arena_32bitInput_Divider.vhd(110): signal \"Arena_octet2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Arena_octet3 Arena_32bitInput_Divider.vhd(111) " "VHDL Process Statement warning at Arena_32bitInput_Divider.vhd(111): signal \"Arena_octet3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet0 Arena_32bitInput_Divider.vhd(23) " "VHDL Process Statement warning at Arena_32bitInput_Divider.vhd(23): inferring latch(es) for signal or variable \"Arena_octet0\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet1 Arena_32bitInput_Divider.vhd(23) " "VHDL Process Statement warning at Arena_32bitInput_Divider.vhd(23): inferring latch(es) for signal or variable \"Arena_octet1\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet2 Arena_32bitInput_Divider.vhd(23) " "VHDL Process Statement warning at Arena_32bitInput_Divider.vhd(23): inferring latch(es) for signal or variable \"Arena_octet2\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Arena_octet3 Arena_32bitInput_Divider.vhd(23) " "VHDL Process Statement warning at Arena_32bitInput_Divider.vhd(23): inferring latch(es) for signal or variable \"Arena_octet3\", which holds its previous value in one or more paths through the process" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[0\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[0\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[1\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[1\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[2\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[2\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[3\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[3\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[4\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[4\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[5\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[5\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[6\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[6\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[7\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[7\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[8\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[8\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[9\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[9\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[10\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[10\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[11\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[11\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[12\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[12\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[13\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[13\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[14\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[14\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet3\[15\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet3\[15\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[0\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[0\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[1\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[1\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[2\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[2\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[3\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[3\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[4\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[4\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[5\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[5\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[6\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[6\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[7\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[7\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[8\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[8\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[9\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[9\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[10\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[10\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[11\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[11\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[12\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[12\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[13\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[13\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[14\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[14\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet2\[15\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet2\[15\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[0\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[0\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[1\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[1\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[2\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[2\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[3\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[3\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[4\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[4\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[5\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[5\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[6\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[6\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[7\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[7\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[8\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[8\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[9\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[9\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[10\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[10\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[11\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[11\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[12\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[12\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[13\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[13\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[14\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[14\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet1\[15\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet1\[15\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[0\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[0\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[1\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[1\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[2\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[2\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[3\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[3\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[4\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[4\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[5\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[5\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[6\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[6\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[7\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[7\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[8\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[8\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[9\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[9\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[10\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[10\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[11\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[11\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[12\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[12\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[13\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[13\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[14\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[14\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Arena_octet0\[15\] Arena_32bitInput_Divider.vhd(23) " "Inferred latch for \"Arena_octet0\[15\]\" at Arena_32bitInput_Divider.vhd(23)" {  } { { "Arena_32bitInput_Divider.vhd" "" { Text "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitInput_Divider.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1557027112180 "|Arena_32bitInput_Divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg2Decoder Arena_Seg2Decoder:inst3 " "Elaborating entity \"Arena_Seg2Decoder\" for hierarchy \"Arena_Seg2Decoder:inst3\"" {  } { { "Arena_32bitDivider_withSegmentDisplay.bdf" "inst3" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitDivider_withSegmentDisplay.bdf" { { 152 1520 1792 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557027112190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg3Decoder Arena_Seg3Decoder:inst4 " "Elaborating entity \"Arena_Seg3Decoder\" for hierarchy \"Arena_Seg3Decoder:inst4\"" {  } { { "Arena_32bitDivider_withSegmentDisplay.bdf" "inst4" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitDivider_withSegmentDisplay.bdf" { { 152 2136 2408 328 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557027112190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg4Decoder Arena_Seg4Decoder:inst5 " "Elaborating entity \"Arena_Seg4Decoder\" for hierarchy \"Arena_Seg4Decoder:inst5\"" {  } { { "Arena_32bitDivider_withSegmentDisplay.bdf" "inst5" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitDivider_withSegmentDisplay.bdf" { { 152 2728 3008 328 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557027112190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg5Decoder Arena_Seg5Decoder:inst19 " "Elaborating entity \"Arena_Seg5Decoder\" for hierarchy \"Arena_Seg5Decoder:inst19\"" {  } { { "Arena_32bitDivider_withSegmentDisplay.bdf" "inst19" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitDivider_withSegmentDisplay.bdf" { { 440 960 1232 616 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557027112200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg6Decoder Arena_Seg6Decoder:inst22 " "Elaborating entity \"Arena_Seg6Decoder\" for hierarchy \"Arena_Seg6Decoder:inst22\"" {  } { { "Arena_32bitDivider_withSegmentDisplay.bdf" "inst22" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitDivider_withSegmentDisplay.bdf" { { 432 1520 1792 608 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557027112200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg7Decoder Arena_Seg7Decoder:inst30 " "Elaborating entity \"Arena_Seg7Decoder\" for hierarchy \"Arena_Seg7Decoder:inst30\"" {  } { { "Arena_32bitDivider_withSegmentDisplay.bdf" "inst30" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitDivider_withSegmentDisplay.bdf" { { 440 2128 2400 616 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557027112210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Arena_Seg8Decoder Arena_Seg8Decoder:inst38 " "Elaborating entity \"Arena_Seg8Decoder\" for hierarchy \"Arena_Seg8Decoder:inst38\"" {  } { { "Arena_32bitDivider_withSegmentDisplay.bdf" "inst38" { Schematic "C:/Users/John/Documents/College/Spring 2019/CSC 342 - Organization/Labs/Arena_John/Lab 4/Quartus Files/Arena_32bitDivider_withSegmentDisplay.bdf" { { 440 2728 3000 616 "inst38" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557027112210 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557027184026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557027184026 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3254 " "Implemented 3254 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557027184506 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557027184506 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3113 " "Implemented 3113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557027184506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557027184506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "780 " "Peak virtual memory: 780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557027184596 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 04 23:33:04 2019 " "Processing ended: Sat May 04 23:33:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557027184596 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557027184596 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557027184596 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557027184596 ""}
