*$
* LM53602 5p0
*****************************************************************************
* (C) Copyright 2020 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: LM53602 5.0V
* Date: 30JUL2020
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 17.4-2019 S007
* EVM Order Number: LM536025EVM
* EVM Users Guide: SNVU470A–June 2015–Revised May 2016
* Datasheet: SNVSA42B–JUNE 2015–REVISED MAY 2016
* Topologies Supported: Buck
*
* Model Version: Final 1.10
*
*****************************************************************************
*
* Updates:
*
* Final 1.10
* Corrected OVP/UVP/PREBIAS comparator inputs.
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
* A. Features modelled
*	1. RESET_N output
*   2. Mode selection - FPWM/Auto mode
*   3. Soft Start
*   4. Current Limit
*   5. External Frequency Synchronization
*   6. UVLO
*
* B. Features not modelled
*   1. Temperature dependent characteristics.
*	2. Operating Quiescent Current.
*   3. Shutdown Current.
*   4. Ground Pins have been tied to 0V internally and hence model does not support Inverting 
*      topologies.
*
* C. Application Notes
*	1. The parameter MODE has been used to reach the steady state faster. 
*      Keep MODE = 0 to observe startup behaviour. 
*      Keep MODE = 1 and appropriate IC on Inductor and capacitor to observe for faster Steady state. 
*
*****************************************************************************
.SUBCKT LM53602_5P0_TRANS  SYNC RESET_N PGND_0 PGND_1 BIAS FB NC FPWM AGND VCC
+ VIN_0 VIN_1 SW_0 SW_1 ENABLE PAD CBOOT PARAMS: MODE=0
X_U5_U611         U5_N16864724 U5_H_END INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5u
X_U5_S4    U5_H_END 0 U5_N16778000 0 HICCUP1_U5_S4 
X_U5_U607         U5_N16777841 U5_N16777837 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10u
V_U5_V2         U5_N16777884 0 32
X_U5_S3    U5_N16777933 0 U5_N16777880 0 HICCUP1_U5_S3 
X_U5_U608         U5_N16777841 U5_N16777837 U5_N16777926 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U5_C6         0 U5_N16777880  14.8n IC=0 
R_U5_R5         U5_N16777952 U5_N16777947  1  
X_U5_U2_U621         U5_U2_N00140 U5_U2_N00220 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U5_U2_R1         U5_N16793743 U5_U2_N00780  144.3001443  
X_U5_U2_U607         U5_U2_N00140 U5_U2_N03610 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
C_U5_U2_C1         0 U5_U2_N00780  1n  
X_U5_U2_U608         U5_U2_N03610 U5_U2_N02470 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U5_U2_U620         U5_N16793743 U5_U2_N00780 U5_U2_N00140 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U2_U618         U5_U2_N00220 U5_U2_N02470 U5_N16792752 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U2_D1         U5_N16793743 U5_U2_N00780 d_d1 
V_U5_V4         U5_N16778004 0 1
C_U5_C7         0 U5_N16778000  5.5u IC=0 
G_U5_G3         0 U5_N16777880 U5_N16815454 0 1
X_U5_U30         U5_N16777867 U5_H_END HICCUP U5_HICCUP_N srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U5_R8         U5_N16777841 HICCUP  1  
E_U5_ABM9         U5_N16793743 0 VALUE { {IF(V(COMP) > 1,1,0)}    }
C_U5_C8         0 U5_N16777952  1n  
X_U5_U615         U5_N16792752 U5_N16777926 U5_N16777933 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U609         U5_N16777880 U5_N16777884 U5_N16777867 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U5_C5         0 U5_N16777841  1n  
X_U5_U610         U5_N16777952 U5_N16864724 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5u
X_U5_U612         U5_N16778000 U5_N16778004 U5_N16777947 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U5_ABM8         U5_N16777803 0 VALUE { IF(V(COMP) > 1.32,1,0)    }
G_U5_G4         0 U5_N16778000 HICCUP 0 1m
X_U5_U626         U5_N16777803 CLK U5_HICCUP_N PGOOD_EN U5_N16815454
+  AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_R4         N16784867 COMP  460k  
V_U7_V6         U7_N16735008 0 1.2
X_U7_U620         BIAS U7_N16735430 U7_N16735502 U7_BIAS_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V7         U7_N16735086 0 2
X_U7_U618         U7_VCC_OK U7_VCCOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U613         VIN_1 U7_N16734846 U7_N16734802 U7_VIN_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U7_U621         VIN_1 BIAS U7_BIAS_OK U7_N16735566 MUX2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U7_U622         VINOK_B U7_ENOK_B U7_VCCOK_B U7_N16735188 SDWN OR4_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U7_V9         U7_N16735320 0 2.81
X_U7_U617         U7_EN_OK U7_ENOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U7_ABM3         VCC 0 VALUE { IF(V(U7_N16735566)>3.15,3.15,V(U7_N16735566))  
+   }
V_U7_V10         U7_N16735430 0 3.2
X_U7_U614         ENABLE U7_N16735086 U7_N16735008 U7_N16735212
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V8         U7_N16735276 0 0.2
V_U7_V12         U7_N16735188 0  
+PULSE {1-MODE} 0 1u 1n 1n 1 2
V_U7_V4         U7_N16734846 0 3.499
X_U7_U623         U7_N16735212 U7_EN_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=0.7m
V_U7_V11         U7_N16735502 0 0.1
X_U7_U616         U7_VIN_OK VINOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U615         VCC U7_N16735320 U7_N16735276 U7_VCC_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V5         U7_N16734802 0 0.36
R_R8         0 PGND_0  1m  
R_R11         0 NC  1m  
R_R10         0 AGND  1m  
R_R6         VIN_1 VIN_0  1m  
C_C6         0 COMP  .5p  
X_U6_U629         CLK U6_N16734815 U6_PH1_1 U6_N16734471 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U6_R1         U6_N16734915 U6_N16734279  1   
E_U6_ABM2         U6_N16734331 0 VALUE { (V(U6_ISWF)+V(ISLOPE))    }
R_U6_R276         U6_N16734139 U6_N16734133  72.2  
X_U6_U834         SDWN U6_N16734995 U6_N16734257 U6_PREBIAS
+  srlatchrhp_basic_gen PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U6_C146         0 U6_N16734279  1n  
X_U6_U630         U6_N16734187 H_BLNCK U6_N16734815 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U826         U6_PH1_1 U6_N16734677 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
E_U6_ABM1         U6_ICMD 0 VALUE { LIMIT ( ((
+  V(COMP)-0.25)*(3.4/(1.325-0.25))), 3.4, 0.25)    }
R_U6_R3         0 U6_N16734471  1Meg   
X_U6_U827         U6_N16734677 U6_PH1_1 U6_N16734139 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U612         VREF U1_N16744999 U6_N16734995 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U6_U829         U6_PH2_1 U6_PREBIAS PH2 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U6_R4         U6_N16734257 0  1Meg   
X_U6_D10         U6_N16734139 U6_N16734133 d_d1
C_U6_C177         0 U6_N16734133  1n  
E_U6_ABM151         U6_N16734915 0 VALUE { {IF(V(HDRV) > 0.5, 1,0)}    }
X_U6_U5         U6_N16734331 U6_ICMD U6_N16734145 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U6_R277         U6_N16734145 U6_N16734187  1  
X_U6_U825         U6_N16734139 U6_N16734133 U6_PH1_1 PH1 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_D12         U6_N16734279 U6_N16734915 d_d1
E_U6_ABM152         U6_ISWF 0 VALUE { {IF(V(U6_N16734279) > 0.5,  
+ V(ISWH),0)}   }
X_U6_U828         PH1 U6_PH2_1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U6_C178         0 U6_N16734187  1n  
X_U4_D65         U4_N08121 SW_0 d_d1
X_U4_U652         U4_LDRV_INT U4_N08737 U4_N09129 LDRV AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U611         U4_N09947 PH2 L_BLNCK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_H2    U4_N08121 0 U4_N08957 0 Driver_mod_U4_H2 
C_U4_C8         0 U4_N09947  1n    
X_U4_D64         SW_0 U4_N08719 d_d1
X_U4_U671         U4_FPWMFORCE U4_N08115 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U612         U4_N08357 PH1 H_BLNCK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C178         0 U4_N07895  1n  
C_U4_C12         0 U4_L_ISWH  1n  
X_U4_U644         U4_N10443 U4_N10395 U4_ZCDLRES OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U4_R12         PH1 U4_N08357  28.86   
X_U4_S2    LDRV 0 SW_0 U4_N08121 Driver_mod_U4_S2 
R_U4_R15         PH1 U4_N09637  21.65   
X_U4_U662         U4_N10885 U4_N10847 U4_N07831 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_S4    U4_HDRV_INT 0 CBOOT HDRV Driver_mod_U4_S4 
C_U4_C13         0 U4_BOOT_UVLO  1n    
X_U4_U676         FPWM U4_N08003 U4_N080650 U4_FPWMFORCE COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U4_V8         U4_VLOWER 0 .02
X_U4_D70         U4_N09085 CBOOT d_d1
X_U4_U665         U4_FPWMFORCE PH1 U4_N10985 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U651         SDWN U4_N09129 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U650         HICCUP U4_N08737 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U4_R277         U4_N07895 U4_N09951  180.38  
G_U4_ABMII1         U4_N11109 U4_ZCDTHRESH VALUE { if(V(U4_N07825) >0.5,
+  350n,0)    }
X_U4_S5    U4_N08485 0 HDRV 0 Driver_mod_U4_S5 
C_U4_C1         0 U4_ZCDTHRESH  2p  
R_U4_R14         U4_N08239 U4_BOOT_UVLO  1   
R_U4_R246         ISWH U4_N08977  1  
X_U4_D73         U4_N09637 PH1 d_d1
X_U4_U643         U4_LDRV_INT U4_LDRV_INTB PH2 U4_N10277 U4_ZCDLRES 0
+  dffsr_rhpbasic_gen PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U4_V10         U4_N08003 0 1.5
R_U4_R280         0 U4_ZCDTHRESH  1e9  
X_U4_U663         U4_N10847 U4_N10885 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=40n
D_U4_D9         U4_VLOWER U4_ZCDTHRESH D_D 
G_U4_ABMII2         U4_ZCDTHRESH 0 VALUE { if(V(U4_N07831) >0.5, 350n,0)    }
X_U4_U621         U4_N09205 U4_L_ISWH U4_N10473 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U4_R247         U4_L_ISWH U4_N08957  1  
V_U4_V7         U4_VUPPER 0 1.2
V_U4_V5         U4_N10277 0 1
X_U4_U675         U4_N08115 PH1 U4_N10847 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_D69         U4_N08357 PH1 d_d1
X_U4_U666         U4_N11023 U4_N10985 U4_N07825 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_U617         U4_N07871 U4_L_ISWH U4_ZCD COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U4_S35    U4_BOOT_SW_ON 0 U4_N09085 VCC Driver_mod_U4_S35 
X_U4_U656         L_BLNCK U4_N10473 U4_N09951 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_D68         U4_N09947 PH2 d_d1
V_U4_V9         U4_N11109 0 1.2
X_U4_U646         U4_BOOT_UVLO LDRV U4_BOOT_SW_ON OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_H1    VIN_1 U4_N08719 U4_N08977 0 Driver_mod_U4_H1 
R_U4_R11         PH2 U4_N09947  72.15   
C_U4_C11         0 ISWH  1n  
E_U4_E1         U4_N07871 0 U4_ZCDTHRESH 0 -1
X_U4_U648         U4_HDRV_INT U4_N08485 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U645         PH2 U4_N10443 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U4_D10         U4_ZCDTHRESH U4_VUPPER D_D 
V_U4_V11         U4_N080650 0 1
E_U4_ABM172         U4_N08239 0 VALUE { IF(((V(SDWN) < 0.5) &((V(CBOOT) -
+  V(SW_0)) > 2.8)), 0 , 1)    }
X_U4_U610         U4_N09637 PH1 U4_HDRV_INT AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U667         U4_N10985 U4_N11023 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=40n
C_U4_C9         0 U4_N08357  1n    
R_U4_R245         0 CBOOT  100MEG  
X_U4_S1    HDRV SW_0 U4_N08719 SW_0 Driver_mod_U4_S1 
V_U4_V4         U4_N09205 0 2.4
C_U4_C14         0 U4_N09637  1n    
X_U4_D72         U4_N09951 U4_N07895 d_d1
X_U4_U658         U4_N07895 LOK BUF_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U4_U615         U4_ZCD L_BLNCK U4_N10395 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_C4         0 N16784867  50p  
X_U10_S19    PGOOD_EN 0 RESET_N 0 PGOOD_U10_S19 
X_U10_S21    U10_N16803363 0 U10_TDELAY U10_N16805765 PGOOD_U10_S21 
X_U10_U614         U10_N16627165 U1_N16744999 U10_N16626981 U10_OVP_N COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U10_U613         U10_N16787180 U1_N16744999 U10_N16625533 UVP COMPHYS_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U10_V3         U10_N16627165 0 1.055
C_U10_C161         0 U10_TDELAY  1n  
X_U10_U1_U828         U10_U1_N02680 U10_TONMIN BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U10_U1_U825         U10_U1_PULSEHI U10_U1_N00242 0 N00452 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U10_U1_R286         U10_PG U10_U1_N02680  36k  
X_U10_U1_U826         0 U10_U1_N00420 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=50n
X_U10_U1_U827         U10_U1_N00420 0 U10_U1_PULSEHI AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
C_U10_U1_C178         0 U10_U1_N02680  1n  
R_U10_U1_R285         U10_U1_PULSEHI U10_U1_N00242  28.86002886k  
X_U10_U1_D10         U10_U1_PULSEHI U10_U1_N00242 d_d1  
C_U10_U1_C177         0 U10_U1_N00242  1n  
R_U10_R286         U10_N16812663 U10_TDELAY  10k  
V_U10_V4         U10_N16626981 0 15m
X_U10_U3_U618         PGOOD_EN U10_U3_N04955 U10_N16803363 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U3_U607         PGOOD_EN U10_U3_N04955 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=50n
X_U10_U618         UVP OVP U10_GLITCH OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U10_R285         U10_TONMIN U10_TDELAY  4329k  
V_U10_V2         U10_N16787180 0 925m
V_U10_V5         U10_N16805765 0 1
X_U10_U616         UVP U10_UVP_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U10_S20    U10_N16799779 0 U10_TDELAY 0 PGOOD_U10_S20 
X_U10_D10         U10_TONMIN U10_N16812663 d_d1  
V_U10_V1         U10_N16625533 0 15m
E_U10_ABM6         PGOOD_EN 0 VALUE { if ( V(U10_TDELAY) > 0.5 , 1, 0)    }
E_U10_ABM3         U10_PG 0 VALUE { IF( V(VREF) > 0.901 | {MODE}>0.5,  
+ V(U10_GLITCH),1 )   }
X_U10_U2_U621         U10_U2_N00140 U10_U2_N00220 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U10_U2_R1         PGOOD_EN U10_U2_N00780  144.3001443  
X_U10_U2_U607         U10_U2_N00140 U10_U2_N03610 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
C_U10_U2_C1         0 U10_U2_N00780  1n  
X_U10_U2_U608         U10_U2_N03610 U10_U2_N02470 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U10_U2_U620         PGOOD_EN U10_U2_N00780 U10_U2_N00140 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U2_U618         U10_U2_N00220 U10_U2_N02470 U10_N16799779 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U10_U2_D1         PGOOD_EN U10_U2_N00780 d_d1
X_U10_U617         U10_OVP_N OVP INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U1_C11         U1_N16744999 FB  1.2p  
V_U1_V8         U1_N167434093 0 1
X_U1_H1    U1_N16743473 COMP U1_N16743381 0 ERROR_AMPLIFIER_mod_U1_H1 
E_U1_ABM3         U1_N16743819 0 VALUE { if(V(U1_PWMFORCE) >0.5, 180m, 400m)   
+  }
D_U1_D9         U1_N16743799 U1_N16743473 D_D 
E_U1_ABM1         U1_N16743639 0 VALUE { MAX ( V(U1_N16743381) , 0 )    }
R_U1_R9         0 U1_N16744999  250k  
C_U1_C3         0 U1_N16744999  100f  
E_U1_ABM2         I_FOLDBACK 0 VALUE { if( V(U1_PWMFORCE)< 0.5,   
+ V(U1_N16743639) ,0)   }
G_U1_ABM2I1         0 COMP VALUE { LIMIT((V(VREF) - V(U1_N16743905))*44u,
+  -3u,3u)    }
X_U1_U676         FPWM U1_N16743657 U1_N167434093 U1_PWMFORCE COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_S1    HICCUP 0 COMP 0 ERROR_AMPLIFIER_mod_U1_S1 
R_U1_R8         U1_N16744999 U1_N16745297  1Meg  
V_U1_V6         U1_N16743331 0 1.325
C_U1_C1         0 COMP  1p  
E_U1_E1         U1_N16743799 0 U1_N16743819 0 1
R_U1_R7         U1_N16745297 FB  1  
V_U1_V7         U1_N16743657 0 1.5
R_U1_R1         U1_N16744999 U1_N16743905  5k  
D_U1_D10         COMP U1_N16743331 D_D 
C_U1_C2         0 U1_N16743905  5p  
R_R7         0 PGND_1  1m  
R_R9         0 PAD  1m  
E_U2_E1         VREF U2_N16716744 U2_VREF_INT 0 1
C_U2_C2         U2_VREF_FEED U2_N16716806  0.1n  
X_U2_U3         SDWN HICCUP U2_DISCH OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_ABM6         U2_N16661770 0 VALUE { IF( V(U2_DISCH) < 0.5,1, 0)    }
V_U2_V3         U2_N16716946 0 0.075
C_U2_C1         0 U2_SS_INT  3500p  
V_U2_V1         U2_N16645820 0 1.01
X_U2_F1    U2_N16661770 U2_N16659780 U2_SS_INT 0 SOFT_START_U2_F1 
G_U2_ABMII1         U2_N16645820 U2_SS_INT VALUE { IF(V(U2_DISCH) > 0.5,0, 3u) 
+    }
X_U2_D64         U2_N16716832 U2_VREF_FEED d_d1 
R_U2_R2         U2_N16659780 U2_N16659029  1000k  
C_U2_C3         0 U2_N16659029  0.4n  
E_U2_ABM5         U2_N16716744 0 VALUE { IF(V(U2_VREF_INT)
+  >0.9,V(U2_VREF_FEED),0)    }
V_U2_V4         U2_N16716832 0 0.025
E_U2_E2         U2_N16716806 0 VIN_1 0 0.5
R_U2_R1         0 U2_VREF_FEED  1k  
X_U2_S1    U2_DISCH 0 U2_SS_INT 0 SOFT_START_U2_S1 
E_U2_ABM1         U2_VREF_INT 0 VALUE { MIN( V(U2_SS_INT) , 1)    }
X_U2_D62         U2_SS_INT U2_N16645820 d_d1  
X_U2_D65         U2_VREF_FEED U2_N16716946 d_d1  
E_U3_ABM11         U3_CLK_CURRENT 0 VALUE { IF(V(U3_SLOPE_CH) >0.5,(2.095u*
+  V(U3_TIME_PERIOD) - 11*V(I_FOLDBACK))/30,  
+  (2.095u*V(U3_TIME_PERIOD) - 11*V(I_FOLDBACK)))   }
V_U3_V8         U3_N004973 0 1
X_U3_S26    U3_DISCHARGE 0 U3_RAMP 0 Oscillator_mod_U3_S26 
E_U3_ABM12         U3_SYNC_ISLOPE 0 VALUE { if ( V(U3_N16870601)<0.5,  
+ 0, V(U3_RAMP)*3.4*0.35/(1m+V(U3_RAMPMUL)) )  }
V_U3_V45         U3_N16845028 0 10
R_U3_R1         U3_N16845030 CLK  15   
X_U3_S27    U3_CLK_SAM 0 U3_N16870068 U3_N16869766 Oscillator_mod_U3_S27 
E_U3_E1         U3_N16845328 0 U3_CLK_SYNC 0 1
G_U3_ABM2I1         U3_N16845028 U3_N16845134 VALUE { if(V(U3_CLK_SYNC_EN)
+  <0.5, V(U3_CLK_CURRENT), 4u)    }
E_U3_ABM7         U3_INT_ISLOPE 0 VALUE { (V(U3_RAMP) * 3.4*0.35)    }
X_U3_U142         U3_N16845113 U3_CLK_SYNC U3_CLK_SYNC_EN U3_N16845235
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U138         LOK HDRV U3_N16845062 U3_N16845571 srlatchrhp_basic_gen
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U3_R6         U3_N16869766 U3_RAMPMUL  1m  
X_U3_U157         I_FOLDBACK U3_N16874354 U3_ADDRAMP COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U3_R5         U3_N16845328 U3_CLK_INT_DISABLE  1k   
V_U3_V7         U3_N16868915 0 21
X_U3_U153         U3_SYNC_INT U3_CLK_SAM one_shot PARAMS:  T=10  
V_U3_V10         U3_N21509 0 1.5
X_U3_D14         0 U3_N16845134 d_d1 
R_U3_R7         I_FOLDBACK U3_FOLD_FILT  100k   
C_U3_C79         U3_RAMP 0  2e-12 IC=0 
X_U3_U143         U3_SYNC_INT U3_CLK_SYNC one_shot PARAMS:  T=30  
C_U3_C149         U3_CLK_INT_DISABLE 0  1.825n    
C_U3_C148         0 U3_N16845030  1n    
X_U3_U156         PH2 U3_RESCLK one_shot PARAMS:  T=30  
E_U3_ABM10         U3_TIME_PERIOD 0 VALUE { ( V(U3_N16866529) + V(U3_N16866526)
+  )    }
X_U3_U154         U3_CLK_SYNC_EN U3_N16870601 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=2u
C_U3_C151         U3_FOLD_FILT 0  1n    
C_U3_C150         U3_RAMPMUL 0  10u  
X_U3_U145         U3_N16845235 U3_N16845117 CLK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U3_V11         U3_N214670 0 1
E_U3_E2         U3_N16870068 0 U3_RAMP 0 1
X_U3_U676         FPWM U3_N21509 U3_N214670 U3_FPWMFORCE COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM9         U3_N16866529 0 VALUE { if( V(VIN_1) >= 21, (0.0051*
+  V(VIN_1)*V(VIN_1) - 0.3413* V(VIN_1) + 6.8233),0)    }
X_U3_U152         U3_SYNC_VINB U3_CLK_INT_DISABLE U3_SYNC_SDWNB U3_FPWMFORCE
+  U3_CLK_SYNC_EN AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_D61         U3_N16845328 U3_CLK_INT_DISABLE d_d1
V_U3_V47         U3_N16845023 0 1
X_U3_U131         U3_RAMP U3_N16845023 U3_SLOPE_CH COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U3_ABM6         U3_SYNC_INT 0 VALUE { If(V(U3_SYNC_INT) <0.5, If(V(SYNC)>2,
+  1, 0), If(V(SYNC)>0.4, 1, 0))     }
X_U3_U155         U3_INT_ISLOPE U3_SYNC_ISLOPE U3_CLK_SYNC_EN ISLOPE
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U3_ABM2I2         U3_N16845028 U3_RAMP VALUE { if(V(U3_ADDRAMP) >0.5 &
+  V(PH2)<0.5, 4u,0)    }
X_U3_U146         HICCUP SDWN U3_N16845117 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U137         VINOK_B U3_N16845030 U3_DISCHARGE OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM13         U3_N16874354 0 VALUE { if(V(U3_FOLD_FILT)> 0.05u,
+  V(U3_FOLD_FILT)*1.9,1)    }
D_U3_D12         U3_N16845134 U3_RAMP D_D2 
X_U3_U140         U3_N16845062 U3_SLOPE_CH U3_N16845113 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM8         U3_N16866526 0 VALUE { IF(V(VIN_1) <= 6,
+  (-0.3275*V(VIN_1)*V(VIN_1)+ 3.8616*V(VIN_1) - 9.3062), if(V(VIN_1) <21,
+  2.1,0))    }
X_U3_D11         U3_N16845134 U3_N16845028 d_d1
X_U3_U148         SDWN U3_SYNC_SDWNB INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY={660u *( 1- MODE* 0.9)}
X_U3_U1         U3_N16868915 VIN_1 U3_N004973 U3_SYNC_VINB COMPHYS2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 T=10
R_U3_R4         0 U3_N16845571  1Meg   
.ends LM53602_5P0_TRANS
*$
.subckt HICCUP1_U5_S4 1 2 3 4  
S_U5_S4         3 4 1 2 _U5_S4
RS_U5_S4         1 2 1G
.MODEL         _U5_S4 VSWITCH Roff=1e6 Ron=1m Voff=0.25 Von=0.8
.ends HICCUP1_U5_S4
*$
.subckt HICCUP1_U5_S3 1 2 3 4  
S_U5_S3         3 4 1 2 _U5_S3
RS_U5_S3         1 2 1G
.MODEL         _U5_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25 Von=0.75
.ends HICCUP1_U5_S3
*$
.subckt Driver_mod_U4_H2 1 2 3 4  
H_U4_H2         3 4 VH_U4_H2 -1
VH_U4_H2         1 2 0V
.ends Driver_mod_U4_H2
*$
.subckt Driver_mod_U4_S2 1 2 3 4  
S_U4_S2         3 4 1 2 _U4_S2
RS_U4_S2         1 2 1G
.MODEL         _U4_S2 VSWITCH Roff=1e9 Ron=63m Voff=0.2 Von=0.5
.ends Driver_mod_U4_S2
*$
.subckt Driver_mod_U4_S4 1 2 3 4  
S_U4_S4         3 4 1 2 _U4_S4
RS_U4_S4         1 2 1G
.MODEL         _U4_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_mod_U4_S4
*$
.subckt Driver_mod_U4_S5 1 2 3 4  
S_U4_S5         3 4 1 2 _U4_S5
RS_U4_S5         1 2 1G
.MODEL         _U4_S5 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_mod_U4_S5
*$
.subckt Driver_mod_U4_S35 1 2 3 4  
S_U4_S35         3 4 1 2 _U4_S35
RS_U4_S35         1 2 1G
.MODEL         _U4_S35 VSWITCH Roff=10e6 Ron=1 Voff=0.2 Von=0.8
.ends Driver_mod_U4_S35
*$
.subckt Driver_mod_U4_H1 1 2 3 4  
H_U4_H1         3 4 VH_U4_H1 1
VH_U4_H1         1 2 0V
.ends Driver_mod_U4_H1
*$
.subckt Driver_mod_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=1e9 Ron=130m Voff=0.2 Von=0.5
.ends Driver_mod_U4_S1
*$
.subckt PGOOD_U10_S19 1 2 3 4  
S_U10_S19         3 4 1 2 _U10_S19
RS_U10_S19         1 2 1G
.MODEL         _U10_S19 VSWITCH Roff=100e6 Ron=80 Voff=0.2 Von=0.8
.ends PGOOD_U10_S19
*$
.subckt PGOOD_U10_S21 1 2 3 4  
S_U10_S21         3 4 1 2 _U10_S21
RS_U10_S21         1 2 1G
.MODEL         _U10_S21 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends PGOOD_U10_S21
*$
.subckt PGOOD_U10_S20 1 2 3 4  
S_U10_S20         3 4 1 2 _U10_S20
RS_U10_S20         1 2 1G
.MODEL         _U10_S20 VSWITCH Roff=100e6 Ron=1m Voff=0.2 Von=0.8
.ends PGOOD_U10_S20
*$
.subckt ERROR_AMPLIFIER_mod_U1_H1 1 2 3 4  
H_U1_H1         3 4 VH_U1_H1 1
VH_U1_H1         1 2 0V
.ends ERROR_AMPLIFIER_mod_U1_H1
*$
.subckt ERROR_AMPLIFIER_mod_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1000e6 Ron=3k Voff=0.25V Von=0.75V
.ends ERROR_AMPLIFIER_mod_U1_S1
*$
.subckt SOFT_START_U2_F1 1 2 3 4  
F_U2_F1         3 4 VF_U2_F1 1.2
VF_U2_F1         1 2 0V
.ends SOFT_START_U2_F1
*$
.subckt SOFT_START_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.5
.ends SOFT_START_U2_S1
*$
.subckt Oscillator_mod_U3_S26 1 2 3 4  
S_U3_S26         3 4 1 2 _U3_S26
RS_U3_S26         1 2 1G
.MODEL         _U3_S26 VSWITCH Roff=1e9 Ron=1m Voff=0.2 Von=0.8
.ends Oscillator_mod_U3_S26
*$
.subckt Oscillator_mod_U3_S27 1 2 3 4  
S_U3_S27         3 4 1 2 _U3_S27
RS_U3_S27         1 2 1G
.MODEL         _U3_S27 VSWITCH Roff=1e9 Ron=1m Voff=0.25V Von=0.75V
.ends Oscillator_mod_U3_S27
*$
.model D_D1 d
+ is=1e-015
+ n=0.001
+ rs=0.05
+ tt=1e-011
*$
.model D_D2 d
+ is=1e-015
+ n=0.001
+ rs=0.05
+ tt=1e-011
*$
.model D_D d
+ is=1e-015
+ n=0.001
+ rs=0.05
+ tt=1e-011
*$
.subckt d_d1 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends d_d1
*$
.subckt d_d2 1 2
d1 1 2 dd1
.model dd1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=1
.ends d_d2
*$
.SUBCKT DFFSR_RHPBASIC_GEN Q QB CLK D R S PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
X1 CLK CLKdel1 INV_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
R_CLK CLKdel1 CLKdel 21.64502165
C_CLK CLKdel 0 1n
X2 CLK CLKdel CLKint AND2_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}  
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S) > {VTHRESH},5, IF(V(CLKint)> {VTHRESH}, 
+ IF(V(D)> {VTHRESH},5,-5),0)))}
CQint Qint 0 1n
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_DELAY_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH} DELAY = 1n
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr Qb 1 
Cdummy1 Q 0 1nF 
Cdummy2 QB 0 1nF 
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS DFFSR_RHPBASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.MODEL D_D1 D( IS=1e-15 TT=10p Rs=0.05 N=.1 )
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT ONE_SHOT IN OUT
+ PARAMs:  T=100
S_S1         MEAS 0 RESET2 0 S1
E_ABM1         CH 0 VALUE { if( V(IN)>0.5 | V(OUT)>0.5,1,0)    }
R_R2         RESET2 RESET  0.1  
E_ABM3         OUT 0 VALUE { if( V(MEAS)<0.5 & V(CH)>0.5,1,0)    }
R_R1         MEAS CH  {T} 
C_C2         0 RESET2  1.4427n  
C_C1         0 MEAS  1.4427n  
E_ABM2         RESET 0 VALUE { if(V(CH)<0.5,1,0)    }
.MODEL         S1 VSWITCH Roff=1e9 Ron=1.0 Voff=0.25V Von=0.75V
.ENDS ONE_SHOT
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
