#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Oct  3 14:24:05 2023
# Process ID: 89527
# Current directory: /home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/impl_1/vivado.jou
# Running On: ubuntu2004, OS: Linux, CPU Frequency: 2496.004 MHz, CPU Physical cores: 2, Host memory: 10425 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/course-lab_2/hls_FIR_stream'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_in_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.dcp' for cell 'design_1_i/axi_dma_out_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_fir_n11_strm_0_0/design_1_fir_n11_strm_0_0.dcp' for cell 'design_1_i/fir_n11_strm_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2903.078 ; gain = 0.000 ; free physical = 3922 ; free virtual = 5723
INFO: [Netlist 29-17] Analyzing 258 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_in_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_in_0/U0'
Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_out_1/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc:61]
Finished Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0.xdc] for cell 'design_1_i/axi_dma_out_1/U0'
Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_in_0/U0'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_in_0/U0'
Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_out_1/U0'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_axi_dma_1_0/design_1_axi_dma_1_0_clocks.xdc] for cell 'design_1_i/axi_dma_out_1/U0'
Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2911.094 ; gain = 0.000 ; free physical = 3783 ; free virtual = 5592
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 37 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

22 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2911.094 ; gain = 8.016 ; free physical = 3783 ; free virtual = 5592
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2927.090 ; gain = 15.996 ; free physical = 3776 ; free virtual = 5585

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 10b5000d3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2962.902 ; gain = 35.812 ; free physical = 3378 ; free virtual = 5202

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_dma_out_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance design_1_i/axi_dma_out_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[24]_i_2, which resulted in an inversion of 19 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_2__0 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_4__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_ongoing_i_1__0 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_3__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/split_ongoing_i_1 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_1 into driver instance design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_3__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_1 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[0]_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[2]_INST_0_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e930611a

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3224.949 ; gain = 0.000 ; free physical = 3145 ; free virtual = 4969
INFO: [Opt 31-389] Phase Retarget created 15 cells and removed 96 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
Phase 2 Constant propagation | Checksum: d49a5f49

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3224.949 ; gain = 0.000 ; free physical = 3145 ; free virtual = 4969
INFO: [Opt 31-389] Phase Constant propagation created 247 cells and removed 666 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 10fb9d921

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3224.949 ; gain = 0.000 ; free physical = 3145 ; free virtual = 4969
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 272 cells
INFO: [Opt 31-1021] In phase Sweep, 98 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 10fb9d921

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.62 . Memory (MB): peak = 3256.965 ; gain = 32.016 ; free physical = 3145 ; free virtual = 4969
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 10fb9d921

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.63 . Memory (MB): peak = 3256.965 ; gain = 32.016 ; free physical = 3145 ; free virtual = 4969
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 10fb9d921

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.65 . Memory (MB): peak = 3256.965 ; gain = 32.016 ; free physical = 3145 ; free virtual = 4969
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              15  |              96  |                                             27  |
|  Constant propagation         |             247  |             666  |                                             27  |
|  Sweep                        |               0  |             272  |                                             98  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3256.965 ; gain = 0.000 ; free physical = 3145 ; free virtual = 4969
Ending Logic Optimization Task | Checksum: 11ec9b540

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.78 . Memory (MB): peak = 3256.965 ; gain = 32.016 ; free physical = 3145 ; free virtual = 4969

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1e7becbb2

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3388.789 ; gain = 0.000 ; free physical = 3097 ; free virtual = 4925
Ending Power Optimization Task | Checksum: 1e7becbb2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3388.789 ; gain = 131.824 ; free physical = 3105 ; free virtual = 4932

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e7becbb2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3388.789 ; gain = 0.000 ; free physical = 3105 ; free virtual = 4932

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3388.789 ; gain = 0.000 ; free physical = 3105 ; free virtual = 4932
Ending Netlist Obfuscation Task | Checksum: 1c103d072

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3388.789 ; gain = 0.000 ; free physical = 3105 ; free virtual = 4932
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3388.789 ; gain = 477.695 ; free physical = 3105 ; free virtual = 4932
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3420.805 ; gain = 32.016 ; free physical = 3104 ; free virtual = 4934
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3052 ; free virtual = 4885
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 10740cb49

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3052 ; free virtual = 4885
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3052 ; free virtual = 4885

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 4a1873b4

Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3073 ; free virtual = 4906

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1275de85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3063 ; free virtual = 4897

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1275de85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3063 ; free virtual = 4897
Phase 1 Placer Initialization | Checksum: 1275de85

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3063 ; free virtual = 4897

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f8615ade

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3063 ; free virtual = 4898

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 6148a216

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3063 ; free virtual = 4898

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 6148a216

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3063 ; free virtual = 4898

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 487 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 194 nets or LUTs. Breaked 0 LUT, combined 194 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3044 ; free virtual = 4881

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            194  |                   194  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            194  |                   194  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: faabf003

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3043 ; free virtual = 4881
Phase 2.4 Global Placement Core | Checksum: 1244791a8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3042 ; free virtual = 4880
Phase 2 Global Placement | Checksum: 1244791a8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3042 ; free virtual = 4880

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10b9041e8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3043 ; free virtual = 4881

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f33522c0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3044 ; free virtual = 4881

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1cd80b46d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3044 ; free virtual = 4881

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d65075cd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3044 ; free virtual = 4881

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 20dbc9a9d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3042 ; free virtual = 4880

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d21f88b5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3042 ; free virtual = 4880

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 146021654

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3042 ; free virtual = 4880
Phase 3 Detail Placement | Checksum: 146021654

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3042 ; free virtual = 4880

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: e4648d1b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.347 | TNS=-2.535 |
Phase 1 Physical Synthesis Initialization | Checksum: 179aefa01

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3041 ; free virtual = 4879
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 16044b4b0

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3041 ; free virtual = 4879
Phase 4.1.1.1 BUFG Insertion | Checksum: e4648d1b

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3041 ; free virtual = 4879

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.866. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 15c7ce53f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3040 ; free virtual = 4878

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3040 ; free virtual = 4878
Phase 4.1 Post Commit Optimization | Checksum: 15c7ce53f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3040 ; free virtual = 4878

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15c7ce53f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3040 ; free virtual = 4878

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 15c7ce53f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3040 ; free virtual = 4878
Phase 4.3 Placer Reporting | Checksum: 15c7ce53f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3040 ; free virtual = 4878

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3040 ; free virtual = 4878

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3040 ; free virtual = 4878
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 11418f1cc

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3040 ; free virtual = 4878
Ending Placer Task | Checksum: 59d91b28

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3040 ; free virtual = 4878
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3040 ; free virtual = 4878
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.7 ; elapsed = 00:00:00.43 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3034 ; free virtual = 4888
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3020 ; free virtual = 4863
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3020 ; free virtual = 4863
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3444.816 ; gain = 0.000 ; free physical = 3000 ; free virtual = 4859
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2033f757 ConstDB: 0 ShapeSum: 39a523d1 RouteDB: 0
Post Restoration Checksum: NetGraph: e12cf360 NumContArr: d3162ebc Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1b443221c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3474.477 ; gain = 29.660 ; free physical = 2887 ; free virtual = 4753

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1b443221c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3474.477 ; gain = 29.660 ; free physical = 2882 ; free virtual = 4748

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1b443221c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3474.477 ; gain = 29.660 ; free physical = 2882 ; free virtual = 4748
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1dcc147ca

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2845 ; free virtual = 4711
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.105  | TNS=0.000  | WHS=-0.347 | THS=-132.595|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8910
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8910
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1e96609b3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2849 ; free virtual = 4716

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e96609b3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2848 ; free virtual = 4715
Phase 3 Initial Routing | Checksum: 10c854a0a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2847 ; free virtual = 4715

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 541
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.393  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: ec8cc86a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2846 ; free virtual = 4713

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.444  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 25225a5e7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2846 ; free virtual = 4713
Phase 4 Rip-up And Reroute | Checksum: 25225a5e7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2846 ; free virtual = 4713

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2621612aa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2846 ; free virtual = 4713
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.457  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 2621612aa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2846 ; free virtual = 4713

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2621612aa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2846 ; free virtual = 4713
Phase 5 Delay and Skew Optimization | Checksum: 2621612aa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2846 ; free virtual = 4713

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1737cfeb5

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2846 ; free virtual = 4713
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.457  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b6fbeb99

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2846 ; free virtual = 4713
Phase 6 Post Hold Fix | Checksum: 1b6fbeb99

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2846 ; free virtual = 4713

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.82904 %
  Global Horizontal Routing Utilization  = 1.97143 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19548523d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2846 ; free virtual = 4713

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19548523d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2844 ; free virtual = 4712

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1355add89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2844 ; free virtual = 4712

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.457  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1355add89

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2844 ; free virtual = 4712
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2844 ; free virtual = 4712

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3503.355 ; gain = 58.539 ; free physical = 2844 ; free virtual = 4712
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3534.207 ; gain = 8.004 ; free physical = 2844 ; free virtual = 4729
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/ubuntu/course-lab_2/vivado_FIR_stream/vivado_FIR_stream.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
133 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_out_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_out_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_out_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_out_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_in_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_in_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U3/dout_reg input design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U3/dout_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U3/tmp_product input design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U3/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U3/tmp_product__0 input design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U3/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U1/tmp_product__0 output design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U1/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U10/tmp_product__0 output design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U10/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U11/tmp_product__0 output design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U11/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U2/tmp_product__0 output design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U2/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U3/tmp_product__0 output design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U3/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U4/tmp_product__0 output design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U4/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U5/tmp_product__0 output design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U5/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U6/tmp_product__0 output design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U6/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U7/tmp_product__0 output design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U7/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U8/tmp_product__0 output design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U8/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U9/tmp_product__0 output design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U9/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U1/dout_reg multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U1/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U1/tmp_product multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U1/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U1/tmp_product__0 multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U1/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U10/dout_reg multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U10/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U10/tmp_product multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U10/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U10/tmp_product__0 multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U10/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U11/dout_reg multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U11/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U11/tmp_product multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U11/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U11/tmp_product__0 multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U11/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U2/dout_reg multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U2/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U2/tmp_product multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U2/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U2/tmp_product__0 multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U2/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U3/dout_reg multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U3/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U3/tmp_product multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U3/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U3/tmp_product__0 multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U3/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U4/dout_reg multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U4/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U4/tmp_product multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U4/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U4/tmp_product__0 multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U4/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U5/dout_reg multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U5/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U5/tmp_product multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U5/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U5/tmp_product__0 multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U5/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U6/dout_reg multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U6/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U6/tmp_product multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U6/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U6/tmp_product__0 multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U6/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U7/dout_reg multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U7/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U7/tmp_product multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U7/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U7/tmp_product__0 multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U7/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U8/dout_reg multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U8/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U8/tmp_product multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U8/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U8/tmp_product__0 multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U8/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U9/dout_reg multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U9/dout_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U9/tmp_product multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U9/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U9/tmp_product__0 multiplier stage design_1_i/fir_n11_strm_0/inst/grp_fir_n11_strm_Pipeline_XFER_LOOP_fu_112/mul_32s_32s_32_2_1_U9/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A1)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A3)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_in_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (design_1_i/axi_dma_out_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 51 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3907.051 ; gain = 372.844 ; free physical = 2725 ; free virtual = 4639
INFO: [Common 17-206] Exiting Vivado at Tue Oct  3 14:25:17 2023...
