
Control_Robot_v6_IntAStar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fa34  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a98  0800fbd8  0800fbd8  0001fbd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010670  08010670  000301f0  2**0
                  CONTENTS
  4 .ARM          00000008  08010670  08010670  00020670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010678  08010678  000301f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010678  08010678  00020678  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801067c  0801067c  0002067c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08010680  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009b20  200001f0  08010870  000301f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20009d10  08010870  00039d10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008465  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b27  00000000  00000000  00038685  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c8  00000000  00000000  0003a1b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005c0  00000000  00000000  0003a878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00011ce5  00000000  00000000  0003ae38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a47b  00000000  00000000  0004cb1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000599ed  00000000  00000000  00056f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b0985  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003820  00000000  00000000  000b09d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f0 	.word	0x200001f0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800fbbc 	.word	0x0800fbbc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f4 	.word	0x200001f4
 80001dc:	0800fbbc 	.word	0x0800fbbc

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_d2uiz>:
 8000bd8:	004a      	lsls	r2, r1, #1
 8000bda:	d211      	bcs.n	8000c00 <__aeabi_d2uiz+0x28>
 8000bdc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000be0:	d211      	bcs.n	8000c06 <__aeabi_d2uiz+0x2e>
 8000be2:	d50d      	bpl.n	8000c00 <__aeabi_d2uiz+0x28>
 8000be4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000be8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bec:	d40e      	bmi.n	8000c0c <__aeabi_d2uiz+0x34>
 8000bee:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bf2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bf6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bfa:	fa23 f002 	lsr.w	r0, r3, r2
 8000bfe:	4770      	bx	lr
 8000c00:	f04f 0000 	mov.w	r0, #0
 8000c04:	4770      	bx	lr
 8000c06:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c0a:	d102      	bne.n	8000c12 <__aeabi_d2uiz+0x3a>
 8000c0c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c10:	4770      	bx	lr
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	4770      	bx	lr

08000c18 <__aeabi_d2f>:
 8000c18:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c1c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c20:	bf24      	itt	cs
 8000c22:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c26:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2a:	d90d      	bls.n	8000c48 <__aeabi_d2f+0x30>
 8000c2c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c30:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c34:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c38:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c3c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c4c:	d121      	bne.n	8000c92 <__aeabi_d2f+0x7a>
 8000c4e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c52:	bfbc      	itt	lt
 8000c54:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c58:	4770      	bxlt	lr
 8000c5a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c5e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c62:	f1c2 0218 	rsb	r2, r2, #24
 8000c66:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c6e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c72:	bf18      	it	ne
 8000c74:	f040 0001 	orrne.w	r0, r0, #1
 8000c78:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c7c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c80:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c84:	ea40 000c 	orr.w	r0, r0, ip
 8000c88:	fa23 f302 	lsr.w	r3, r3, r2
 8000c8c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c90:	e7cc      	b.n	8000c2c <__aeabi_d2f+0x14>
 8000c92:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c96:	d107      	bne.n	8000ca8 <__aeabi_d2f+0x90>
 8000c98:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c9c:	bf1e      	ittt	ne
 8000c9e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000ca6:	4770      	bxne	lr
 8000ca8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cac:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb4:	4770      	bx	lr
 8000cb6:	bf00      	nop

08000cb8 <__aeabi_ldivmod>:
 8000cb8:	b97b      	cbnz	r3, 8000cda <__aeabi_ldivmod+0x22>
 8000cba:	b972      	cbnz	r2, 8000cda <__aeabi_ldivmod+0x22>
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	bfbe      	ittt	lt
 8000cc0:	2000      	movlt	r0, #0
 8000cc2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cc6:	e006      	blt.n	8000cd6 <__aeabi_ldivmod+0x1e>
 8000cc8:	bf08      	it	eq
 8000cca:	2800      	cmpeq	r0, #0
 8000ccc:	bf1c      	itt	ne
 8000cce:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000cd2:	f04f 30ff 	movne.w	r0, #4294967295
 8000cd6:	f000 b9dd 	b.w	8001094 <__aeabi_idiv0>
 8000cda:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cde:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	db09      	blt.n	8000cfa <__aeabi_ldivmod+0x42>
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	db1a      	blt.n	8000d20 <__aeabi_ldivmod+0x68>
 8000cea:	f000 f86b 	bl	8000dc4 <__udivmoddi4>
 8000cee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf6:	b004      	add	sp, #16
 8000cf8:	4770      	bx	lr
 8000cfa:	4240      	negs	r0, r0
 8000cfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	db1b      	blt.n	8000d3c <__aeabi_ldivmod+0x84>
 8000d04:	f000 f85e 	bl	8000dc4 <__udivmoddi4>
 8000d08:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d10:	b004      	add	sp, #16
 8000d12:	4240      	negs	r0, r0
 8000d14:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d18:	4252      	negs	r2, r2
 8000d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d1e:	4770      	bx	lr
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	f000 f84d 	bl	8000dc4 <__udivmoddi4>
 8000d2a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d2e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d32:	b004      	add	sp, #16
 8000d34:	4240      	negs	r0, r0
 8000d36:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d3a:	4770      	bx	lr
 8000d3c:	4252      	negs	r2, r2
 8000d3e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d42:	f000 f83f 	bl	8000dc4 <__udivmoddi4>
 8000d46:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d4e:	b004      	add	sp, #16
 8000d50:	4252      	negs	r2, r2
 8000d52:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_d2lz>:
 8000d58:	b538      	push	{r3, r4, r5, lr}
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	4604      	mov	r4, r0
 8000d60:	460d      	mov	r5, r1
 8000d62:	f7ff fed3 	bl	8000b0c <__aeabi_dcmplt>
 8000d66:	b928      	cbnz	r0, 8000d74 <__aeabi_d2lz+0x1c>
 8000d68:	4620      	mov	r0, r4
 8000d6a:	4629      	mov	r1, r5
 8000d6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d70:	f000 b80a 	b.w	8000d88 <__aeabi_d2ulz>
 8000d74:	4620      	mov	r0, r4
 8000d76:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d7a:	f000 f805 	bl	8000d88 <__aeabi_d2ulz>
 8000d7e:	4240      	negs	r0, r0
 8000d80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d84:	bd38      	pop	{r3, r4, r5, pc}
 8000d86:	bf00      	nop

08000d88 <__aeabi_d2ulz>:
 8000d88:	b5d0      	push	{r4, r6, r7, lr}
 8000d8a:	4b0c      	ldr	r3, [pc, #48]	; (8000dbc <__aeabi_d2ulz+0x34>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	4606      	mov	r6, r0
 8000d90:	460f      	mov	r7, r1
 8000d92:	f7ff fc49 	bl	8000628 <__aeabi_dmul>
 8000d96:	f7ff ff1f 	bl	8000bd8 <__aeabi_d2uiz>
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	f7ff fbca 	bl	8000534 <__aeabi_ui2d>
 8000da0:	4b07      	ldr	r3, [pc, #28]	; (8000dc0 <__aeabi_d2ulz+0x38>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	f7ff fc40 	bl	8000628 <__aeabi_dmul>
 8000da8:	4602      	mov	r2, r0
 8000daa:	460b      	mov	r3, r1
 8000dac:	4630      	mov	r0, r6
 8000dae:	4639      	mov	r1, r7
 8000db0:	f7ff fa82 	bl	80002b8 <__aeabi_dsub>
 8000db4:	f7ff ff10 	bl	8000bd8 <__aeabi_d2uiz>
 8000db8:	4621      	mov	r1, r4
 8000dba:	bdd0      	pop	{r4, r6, r7, pc}
 8000dbc:	3df00000 	.word	0x3df00000
 8000dc0:	41f00000 	.word	0x41f00000

08000dc4 <__udivmoddi4>:
 8000dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dc8:	9d08      	ldr	r5, [sp, #32]
 8000dca:	4604      	mov	r4, r0
 8000dcc:	468e      	mov	lr, r1
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d14d      	bne.n	8000e6e <__udivmoddi4+0xaa>
 8000dd2:	428a      	cmp	r2, r1
 8000dd4:	4694      	mov	ip, r2
 8000dd6:	d969      	bls.n	8000eac <__udivmoddi4+0xe8>
 8000dd8:	fab2 f282 	clz	r2, r2
 8000ddc:	b152      	cbz	r2, 8000df4 <__udivmoddi4+0x30>
 8000dde:	fa01 f302 	lsl.w	r3, r1, r2
 8000de2:	f1c2 0120 	rsb	r1, r2, #32
 8000de6:	fa20 f101 	lsr.w	r1, r0, r1
 8000dea:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dee:	ea41 0e03 	orr.w	lr, r1, r3
 8000df2:	4094      	lsls	r4, r2
 8000df4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df8:	0c21      	lsrs	r1, r4, #16
 8000dfa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dfe:	fa1f f78c 	uxth.w	r7, ip
 8000e02:	fb08 e316 	mls	r3, r8, r6, lr
 8000e06:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e0a:	fb06 f107 	mul.w	r1, r6, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x64>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e1a:	f080 811f 	bcs.w	800105c <__udivmoddi4+0x298>
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	f240 811c 	bls.w	800105c <__udivmoddi4+0x298>
 8000e24:	3e02      	subs	r6, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1a5b      	subs	r3, r3, r1
 8000e2a:	b2a4      	uxth	r4, r4
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e38:	fb00 f707 	mul.w	r7, r0, r7
 8000e3c:	42a7      	cmp	r7, r4
 8000e3e:	d90a      	bls.n	8000e56 <__udivmoddi4+0x92>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e48:	f080 810a 	bcs.w	8001060 <__udivmoddi4+0x29c>
 8000e4c:	42a7      	cmp	r7, r4
 8000e4e:	f240 8107 	bls.w	8001060 <__udivmoddi4+0x29c>
 8000e52:	4464      	add	r4, ip
 8000e54:	3802      	subs	r0, #2
 8000e56:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e5a:	1be4      	subs	r4, r4, r7
 8000e5c:	2600      	movs	r6, #0
 8000e5e:	b11d      	cbz	r5, 8000e68 <__udivmoddi4+0xa4>
 8000e60:	40d4      	lsrs	r4, r2
 8000e62:	2300      	movs	r3, #0
 8000e64:	e9c5 4300 	strd	r4, r3, [r5]
 8000e68:	4631      	mov	r1, r6
 8000e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d909      	bls.n	8000e86 <__udivmoddi4+0xc2>
 8000e72:	2d00      	cmp	r5, #0
 8000e74:	f000 80ef 	beq.w	8001056 <__udivmoddi4+0x292>
 8000e78:	2600      	movs	r6, #0
 8000e7a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e7e:	4630      	mov	r0, r6
 8000e80:	4631      	mov	r1, r6
 8000e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e86:	fab3 f683 	clz	r6, r3
 8000e8a:	2e00      	cmp	r6, #0
 8000e8c:	d14a      	bne.n	8000f24 <__udivmoddi4+0x160>
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d302      	bcc.n	8000e98 <__udivmoddi4+0xd4>
 8000e92:	4282      	cmp	r2, r0
 8000e94:	f200 80f9 	bhi.w	800108a <__udivmoddi4+0x2c6>
 8000e98:	1a84      	subs	r4, r0, r2
 8000e9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	469e      	mov	lr, r3
 8000ea2:	2d00      	cmp	r5, #0
 8000ea4:	d0e0      	beq.n	8000e68 <__udivmoddi4+0xa4>
 8000ea6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000eaa:	e7dd      	b.n	8000e68 <__udivmoddi4+0xa4>
 8000eac:	b902      	cbnz	r2, 8000eb0 <__udivmoddi4+0xec>
 8000eae:	deff      	udf	#255	; 0xff
 8000eb0:	fab2 f282 	clz	r2, r2
 8000eb4:	2a00      	cmp	r2, #0
 8000eb6:	f040 8092 	bne.w	8000fde <__udivmoddi4+0x21a>
 8000eba:	eba1 010c 	sub.w	r1, r1, ip
 8000ebe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec2:	fa1f fe8c 	uxth.w	lr, ip
 8000ec6:	2601      	movs	r6, #1
 8000ec8:	0c20      	lsrs	r0, r4, #16
 8000eca:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ece:	fb07 1113 	mls	r1, r7, r3, r1
 8000ed2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed6:	fb0e f003 	mul.w	r0, lr, r3
 8000eda:	4288      	cmp	r0, r1
 8000edc:	d908      	bls.n	8000ef0 <__udivmoddi4+0x12c>
 8000ede:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000ee6:	d202      	bcs.n	8000eee <__udivmoddi4+0x12a>
 8000ee8:	4288      	cmp	r0, r1
 8000eea:	f200 80cb 	bhi.w	8001084 <__udivmoddi4+0x2c0>
 8000eee:	4643      	mov	r3, r8
 8000ef0:	1a09      	subs	r1, r1, r0
 8000ef2:	b2a4      	uxth	r4, r4
 8000ef4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ef8:	fb07 1110 	mls	r1, r7, r0, r1
 8000efc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f00:	fb0e fe00 	mul.w	lr, lr, r0
 8000f04:	45a6      	cmp	lr, r4
 8000f06:	d908      	bls.n	8000f1a <__udivmoddi4+0x156>
 8000f08:	eb1c 0404 	adds.w	r4, ip, r4
 8000f0c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f10:	d202      	bcs.n	8000f18 <__udivmoddi4+0x154>
 8000f12:	45a6      	cmp	lr, r4
 8000f14:	f200 80bb 	bhi.w	800108e <__udivmoddi4+0x2ca>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	eba4 040e 	sub.w	r4, r4, lr
 8000f1e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f22:	e79c      	b.n	8000e5e <__udivmoddi4+0x9a>
 8000f24:	f1c6 0720 	rsb	r7, r6, #32
 8000f28:	40b3      	lsls	r3, r6
 8000f2a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f2e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f32:	fa20 f407 	lsr.w	r4, r0, r7
 8000f36:	fa01 f306 	lsl.w	r3, r1, r6
 8000f3a:	431c      	orrs	r4, r3
 8000f3c:	40f9      	lsrs	r1, r7
 8000f3e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f42:	fa00 f306 	lsl.w	r3, r0, r6
 8000f46:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f4a:	0c20      	lsrs	r0, r4, #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fb09 1118 	mls	r1, r9, r8, r1
 8000f54:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f58:	fb08 f00e 	mul.w	r0, r8, lr
 8000f5c:	4288      	cmp	r0, r1
 8000f5e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f62:	d90b      	bls.n	8000f7c <__udivmoddi4+0x1b8>
 8000f64:	eb1c 0101 	adds.w	r1, ip, r1
 8000f68:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f6c:	f080 8088 	bcs.w	8001080 <__udivmoddi4+0x2bc>
 8000f70:	4288      	cmp	r0, r1
 8000f72:	f240 8085 	bls.w	8001080 <__udivmoddi4+0x2bc>
 8000f76:	f1a8 0802 	sub.w	r8, r8, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1a09      	subs	r1, r1, r0
 8000f7e:	b2a4      	uxth	r4, r4
 8000f80:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f84:	fb09 1110 	mls	r1, r9, r0, r1
 8000f88:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f8c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f90:	458e      	cmp	lr, r1
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x1e2>
 8000f94:	eb1c 0101 	adds.w	r1, ip, r1
 8000f98:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f9c:	d26c      	bcs.n	8001078 <__udivmoddi4+0x2b4>
 8000f9e:	458e      	cmp	lr, r1
 8000fa0:	d96a      	bls.n	8001078 <__udivmoddi4+0x2b4>
 8000fa2:	3802      	subs	r0, #2
 8000fa4:	4461      	add	r1, ip
 8000fa6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000faa:	fba0 9402 	umull	r9, r4, r0, r2
 8000fae:	eba1 010e 	sub.w	r1, r1, lr
 8000fb2:	42a1      	cmp	r1, r4
 8000fb4:	46c8      	mov	r8, r9
 8000fb6:	46a6      	mov	lr, r4
 8000fb8:	d356      	bcc.n	8001068 <__udivmoddi4+0x2a4>
 8000fba:	d053      	beq.n	8001064 <__udivmoddi4+0x2a0>
 8000fbc:	b15d      	cbz	r5, 8000fd6 <__udivmoddi4+0x212>
 8000fbe:	ebb3 0208 	subs.w	r2, r3, r8
 8000fc2:	eb61 010e 	sbc.w	r1, r1, lr
 8000fc6:	fa01 f707 	lsl.w	r7, r1, r7
 8000fca:	fa22 f306 	lsr.w	r3, r2, r6
 8000fce:	40f1      	lsrs	r1, r6
 8000fd0:	431f      	orrs	r7, r3
 8000fd2:	e9c5 7100 	strd	r7, r1, [r5]
 8000fd6:	2600      	movs	r6, #0
 8000fd8:	4631      	mov	r1, r6
 8000fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fde:	f1c2 0320 	rsb	r3, r2, #32
 8000fe2:	40d8      	lsrs	r0, r3
 8000fe4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fe8:	fa21 f303 	lsr.w	r3, r1, r3
 8000fec:	4091      	lsls	r1, r2
 8000fee:	4301      	orrs	r1, r0
 8000ff0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ff4:	fa1f fe8c 	uxth.w	lr, ip
 8000ff8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ffc:	fb07 3610 	mls	r6, r7, r0, r3
 8001000:	0c0b      	lsrs	r3, r1, #16
 8001002:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001006:	fb00 f60e 	mul.w	r6, r0, lr
 800100a:	429e      	cmp	r6, r3
 800100c:	fa04 f402 	lsl.w	r4, r4, r2
 8001010:	d908      	bls.n	8001024 <__udivmoddi4+0x260>
 8001012:	eb1c 0303 	adds.w	r3, ip, r3
 8001016:	f100 38ff 	add.w	r8, r0, #4294967295
 800101a:	d22f      	bcs.n	800107c <__udivmoddi4+0x2b8>
 800101c:	429e      	cmp	r6, r3
 800101e:	d92d      	bls.n	800107c <__udivmoddi4+0x2b8>
 8001020:	3802      	subs	r0, #2
 8001022:	4463      	add	r3, ip
 8001024:	1b9b      	subs	r3, r3, r6
 8001026:	b289      	uxth	r1, r1
 8001028:	fbb3 f6f7 	udiv	r6, r3, r7
 800102c:	fb07 3316 	mls	r3, r7, r6, r3
 8001030:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001034:	fb06 f30e 	mul.w	r3, r6, lr
 8001038:	428b      	cmp	r3, r1
 800103a:	d908      	bls.n	800104e <__udivmoddi4+0x28a>
 800103c:	eb1c 0101 	adds.w	r1, ip, r1
 8001040:	f106 38ff 	add.w	r8, r6, #4294967295
 8001044:	d216      	bcs.n	8001074 <__udivmoddi4+0x2b0>
 8001046:	428b      	cmp	r3, r1
 8001048:	d914      	bls.n	8001074 <__udivmoddi4+0x2b0>
 800104a:	3e02      	subs	r6, #2
 800104c:	4461      	add	r1, ip
 800104e:	1ac9      	subs	r1, r1, r3
 8001050:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001054:	e738      	b.n	8000ec8 <__udivmoddi4+0x104>
 8001056:	462e      	mov	r6, r5
 8001058:	4628      	mov	r0, r5
 800105a:	e705      	b.n	8000e68 <__udivmoddi4+0xa4>
 800105c:	4606      	mov	r6, r0
 800105e:	e6e3      	b.n	8000e28 <__udivmoddi4+0x64>
 8001060:	4618      	mov	r0, r3
 8001062:	e6f8      	b.n	8000e56 <__udivmoddi4+0x92>
 8001064:	454b      	cmp	r3, r9
 8001066:	d2a9      	bcs.n	8000fbc <__udivmoddi4+0x1f8>
 8001068:	ebb9 0802 	subs.w	r8, r9, r2
 800106c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001070:	3801      	subs	r0, #1
 8001072:	e7a3      	b.n	8000fbc <__udivmoddi4+0x1f8>
 8001074:	4646      	mov	r6, r8
 8001076:	e7ea      	b.n	800104e <__udivmoddi4+0x28a>
 8001078:	4620      	mov	r0, r4
 800107a:	e794      	b.n	8000fa6 <__udivmoddi4+0x1e2>
 800107c:	4640      	mov	r0, r8
 800107e:	e7d1      	b.n	8001024 <__udivmoddi4+0x260>
 8001080:	46d0      	mov	r8, sl
 8001082:	e77b      	b.n	8000f7c <__udivmoddi4+0x1b8>
 8001084:	3b02      	subs	r3, #2
 8001086:	4461      	add	r1, ip
 8001088:	e732      	b.n	8000ef0 <__udivmoddi4+0x12c>
 800108a:	4630      	mov	r0, r6
 800108c:	e709      	b.n	8000ea2 <__udivmoddi4+0xde>
 800108e:	4464      	add	r4, ip
 8001090:	3802      	subs	r0, #2
 8001092:	e742      	b.n	8000f1a <__udivmoddi4+0x156>

08001094 <__aeabi_idiv0>:
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <aplicattion_A_Star>:
#include "A_Star.h"
#include <float.h>
#include <math.h>

//-----------------------------------------------Funciones para la implementacion de A Star------------------------------------------------------------------
file_cell_t* aplicattion_A_Star(Cell_map_t grid[20][20], uint8_t row, uint8_t colum, float start_x, float start_y, float goal_x, float goal_y) {
 8001098:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800109c:	f5ad 4dd5 	sub.w	sp, sp, #27264	; 0x6a80
 80010a0:	b087      	sub	sp, #28
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80010a8:	f6a3 2374 	subw	r3, r3, #2676	; 0xa74
 80010ac:	6018      	str	r0, [r3, #0]
 80010ae:	4608      	mov	r0, r1
 80010b0:	4611      	mov	r1, r2
 80010b2:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80010b6:	f6a3 237c 	subw	r3, r3, #2684	; 0xa7c
 80010ba:	ed83 0a00 	vstr	s0, [r3]
 80010be:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80010c2:	f5a3 6328 	sub.w	r3, r3, #2688	; 0xa80
 80010c6:	edc3 0a00 	vstr	s1, [r3]
 80010ca:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80010ce:	f6a3 2384 	subw	r3, r3, #2692	; 0xa84
 80010d2:	ed83 1a00 	vstr	s2, [r3]
 80010d6:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80010da:	f6a3 2388 	subw	r3, r3, #2696	; 0xa88
 80010de:	edc3 1a00 	vstr	s3, [r3]
 80010e2:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80010e6:	f6a3 2375 	subw	r3, r3, #2677	; 0xa75
 80010ea:	4602      	mov	r2, r0
 80010ec:	701a      	strb	r2, [r3, #0]
 80010ee:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80010f2:	f6a3 2376 	subw	r3, r3, #2678	; 0xa76
 80010f6:	460a      	mov	r2, r1
 80010f8:	701a      	strb	r2, [r3, #0]
  //Variables
  file_cell_t *ptrFile;                           //Puntero a la ficha de la secuencia actual de A Star
  file_cell_t file_Open[100] = {0};               //Arreglo de fichas abiertas
 80010fa:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80010fe:	f6a3 236c 	subw	r3, r3, #2668	; 0xa6c
 8001102:	4618      	mov	r0, r3
 8001104:	f646 2340 	movw	r3, #27200	; 0x6a40
 8001108:	461a      	mov	r2, r3
 800110a:	2100      	movs	r1, #0
 800110c:	f006 ffca 	bl	80080a4 <memset>
  uint64_t file_Open_Availability = 0b1;          //Conjunto de bits que indica que fichas abiertas estan disponibles para la comparacion
 8001110:	f04f 0201 	mov.w	r2, #1
 8001114:	f04f 0300 	mov.w	r3, #0
 8001118:	f507 41d5 	add.w	r1, r7, #27264	; 0x6a80
 800111c:	f101 0108 	add.w	r1, r1, #8
 8001120:	e9c1 2300 	strd	r2, r3, [r1]
  uint8_t bit_file_cell = 0;                      //bit de una ficha que indica su disponibilidad
 8001124:	2300      	movs	r3, #0
 8001126:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 800112a:	f102 0270 	add.w	r2, r2, #112	; 0x70
 800112e:	7013      	strb	r3, [r2, #0]
  uint8_t index_ptr = 0;                          //Indice de la ficha de la secuencia actual de A Star
 8001130:	2300      	movs	r3, #0
 8001132:	f507 42d5 	add.w	r2, r7, #27264	; 0x6a80
 8001136:	f102 0207 	add.w	r2, r2, #7
 800113a:	7013      	strb	r3, [r2, #0]
  float min_h;                                    //Valor minimo de la heuristica H
  uint8_t index_file_Open;                        //Indice de la ficha de la ficha abierta a crear

  //----------------Se crea la ficha inicial----------------
  //Se crea la ficha inicial
  file_Open[0].num_parent = 0;
 800113c:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 8001140:	f6a3 236c 	subw	r3, r3, #2668	; 0xa6c
 8001144:	2200      	movs	r2, #0
 8001146:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
  file_Open[0].cost_g = 0.0f;
 800114a:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 800114e:	f6a3 236c 	subw	r3, r3, #2668	; 0xa6c
 8001152:	f04f 0200 	mov.w	r2, #0
 8001156:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  //Por medio de un puntero se asigna la ficha inicial
  ptrFile = &file_Open[0];
 800115a:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800115e:	3b6c      	subs	r3, #108	; 0x6c
 8001160:	f507 42d5 	add.w	r2, r7, #27264	; 0x6a80
 8001164:	f102 0214 	add.w	r2, r2, #20
 8001168:	6013      	str	r3, [r2, #0]
  
  // ------------- Se identifica la celda inicial -----------
  for (int i = 0; i < row; i++) 
 800116a:	2300      	movs	r3, #0
 800116c:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 8001170:	f102 0278 	add.w	r2, r2, #120	; 0x78
 8001174:	6013      	str	r3, [r2, #0]
 8001176:	e09d      	b.n	80012b4 <aplicattion_A_Star+0x21c>
  {
    for (int j = 0; j < colum; j++) 
 8001178:	2300      	movs	r3, #0
 800117a:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 800117e:	f102 0274 	add.w	r2, r2, #116	; 0x74
 8001182:	6013      	str	r3, [r2, #0]
 8001184:	e07e      	b.n	8001284 <aplicattion_A_Star+0x1ec>
    {
      if (grid[i][j].coor_x == start_x && grid[i][j].coor_y == start_y) 
 8001186:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 800118a:	f103 0378 	add.w	r3, r3, #120	; 0x78
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8001194:	fb02 f303 	mul.w	r3, r2, r3
 8001198:	f607 2298 	addw	r2, r7, #2712	; 0xa98
 800119c:	f6a2 2274 	subw	r2, r2, #2676	; 0xa74
 80011a0:	6812      	ldr	r2, [r2, #0]
 80011a2:	441a      	add	r2, r3
 80011a4:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 80011a8:	f103 0374 	add.w	r3, r3, #116	; 0x74
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	2158      	movs	r1, #88	; 0x58
 80011b0:	fb01 f303 	mul.w	r3, r1, r3
 80011b4:	4413      	add	r3, r2
 80011b6:	3304      	adds	r3, #4
 80011b8:	edd3 7a00 	vldr	s15, [r3]
 80011bc:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80011c0:	f6a3 237c 	subw	r3, r3, #2684	; 0xa7c
 80011c4:	ed93 7a00 	vldr	s14, [r3]
 80011c8:	eeb4 7a67 	vcmp.f32	s14, s15
 80011cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d0:	d14d      	bne.n	800126e <aplicattion_A_Star+0x1d6>
 80011d2:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 80011d6:	f103 0378 	add.w	r3, r3, #120	; 0x78
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 80011e0:	fb02 f303 	mul.w	r3, r2, r3
 80011e4:	f607 2298 	addw	r2, r7, #2712	; 0xa98
 80011e8:	f6a2 2274 	subw	r2, r2, #2676	; 0xa74
 80011ec:	6812      	ldr	r2, [r2, #0]
 80011ee:	441a      	add	r2, r3
 80011f0:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 80011f4:	f103 0374 	add.w	r3, r3, #116	; 0x74
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	2158      	movs	r1, #88	; 0x58
 80011fc:	fb01 f303 	mul.w	r3, r1, r3
 8001200:	4413      	add	r3, r2
 8001202:	3308      	adds	r3, #8
 8001204:	edd3 7a00 	vldr	s15, [r3]
 8001208:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 800120c:	f5a3 6328 	sub.w	r3, r3, #2688	; 0xa80
 8001210:	ed93 7a00 	vldr	s14, [r3]
 8001214:	eeb4 7a67 	vcmp.f32	s14, s15
 8001218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800121c:	d127      	bne.n	800126e <aplicattion_A_Star+0x1d6>
      {
        ptrFile->ptrCell_file = &grid[i][j];  
 800121e:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001222:	f103 0378 	add.w	r3, r3, #120	; 0x78
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 800122c:	fb02 f303 	mul.w	r3, r2, r3
 8001230:	f607 2298 	addw	r2, r7, #2712	; 0xa98
 8001234:	f6a2 2274 	subw	r2, r2, #2676	; 0xa74
 8001238:	6812      	ldr	r2, [r2, #0]
 800123a:	441a      	add	r2, r3
 800123c:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001240:	f103 0374 	add.w	r3, r3, #116	; 0x74
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2158      	movs	r1, #88	; 0x58
 8001248:	fb01 f303 	mul.w	r3, r1, r3
 800124c:	441a      	add	r2, r3
 800124e:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 8001252:	f103 0314 	add.w	r3, r3, #20
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	601a      	str	r2, [r3, #0]
        ptrFile->ptrCell_file->status  = OPEN;
 800125a:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 800125e:	f103 0314 	add.w	r3, r3, #20
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2201      	movs	r2, #1
 8001268:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        break;
 800126c:	e017      	b.n	800129e <aplicattion_A_Star+0x206>
    for (int j = 0; j < colum; j++) 
 800126e:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001272:	f103 0374 	add.w	r3, r3, #116	; 0x74
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	3301      	adds	r3, #1
 800127a:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 800127e:	f102 0274 	add.w	r2, r2, #116	; 0x74
 8001282:	6013      	str	r3, [r2, #0]
 8001284:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 8001288:	f6a3 2376 	subw	r3, r3, #2678	; 0xa76
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 8001292:	f102 0274 	add.w	r2, r2, #116	; 0x74
 8001296:	6812      	ldr	r2, [r2, #0]
 8001298:	429a      	cmp	r2, r3
 800129a:	f6ff af74 	blt.w	8001186 <aplicattion_A_Star+0xee>
  for (int i = 0; i < row; i++) 
 800129e:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 80012a2:	f103 0378 	add.w	r3, r3, #120	; 0x78
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	3301      	adds	r3, #1
 80012aa:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 80012ae:	f102 0278 	add.w	r2, r2, #120	; 0x78
 80012b2:	6013      	str	r3, [r2, #0]
 80012b4:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80012b8:	f6a3 2375 	subw	r3, r3, #2677	; 0xa75
 80012bc:	781b      	ldrb	r3, [r3, #0]
 80012be:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 80012c2:	f102 0278 	add.w	r2, r2, #120	; 0x78
 80012c6:	6812      	ldr	r2, [r2, #0]
 80012c8:	429a      	cmp	r2, r3
 80012ca:	f6ff af55 	blt.w	8001178 <aplicattion_A_Star+0xe0>
    }
  }

  while (1) {
    // Inicializamos variables
    min_f = DBL_MAX;
 80012ce:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 80012d2:	f507 42d5 	add.w	r2, r7, #27264	; 0x6a80
 80012d6:	6013      	str	r3, [r2, #0]
    min_h = DBL_MAX;
 80012d8:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 80012dc:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 80012e0:	f102 027c 	add.w	r2, r2, #124	; 0x7c
 80012e4:	6013      	str	r3, [r2, #0]

    //---------------------Creacion de las diferentes fichas de las celdas vecinas-----------------
    for(uint8_t k = 0; k < 8; k++) 
 80012e6:	2300      	movs	r3, #0
 80012e8:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 80012ec:	f102 0273 	add.w	r2, r2, #115	; 0x73
 80012f0:	7013      	strb	r3, [r2, #0]
 80012f2:	e1a4      	b.n	800163e <aplicattion_A_Star+0x5a6>
    {
      if(ptrFile->ptrCell_file->neighbors.ptrCellMap[k] != NULL) 
 80012f4:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 80012f8:	f103 0314 	add.w	r3, r3, #20
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	681a      	ldr	r2, [r3, #0]
 8001300:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001304:	f103 0373 	add.w	r3, r3, #115	; 0x73
 8001308:	781b      	ldrb	r3, [r3, #0]
 800130a:	3302      	adds	r3, #2
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	4413      	add	r3, r2
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	f000 8188 	beq.w	8001628 <aplicattion_A_Star+0x590>
      {
        if(ptrFile->ptrCell_file->neighbors.ptrCellMap[k]->h != -1.0f && ptrFile->ptrCell_file->neighbors.ptrCellMap[k]->status < OPEN)
 8001318:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 800131c:	f103 0314 	add.w	r3, r3, #20
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	681a      	ldr	r2, [r3, #0]
 8001324:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001328:	f103 0373 	add.w	r3, r3, #115	; 0x73
 800132c:	781b      	ldrb	r3, [r3, #0]
 800132e:	3302      	adds	r3, #2
 8001330:	009b      	lsls	r3, r3, #2
 8001332:	4413      	add	r3, r2
 8001334:	685b      	ldr	r3, [r3, #4]
 8001336:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800133a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800133e:	eef4 7a47 	vcmp.f32	s15, s14
 8001342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001346:	f000 816f 	beq.w	8001628 <aplicattion_A_Star+0x590>
 800134a:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 800134e:	f103 0314 	add.w	r3, r3, #20
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	681a      	ldr	r2, [r3, #0]
 8001356:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 800135a:	f103 0373 	add.w	r3, r3, #115	; 0x73
 800135e:	781b      	ldrb	r3, [r3, #0]
 8001360:	3302      	adds	r3, #2
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	4413      	add	r3, r2
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800136c:	2b00      	cmp	r3, #0
 800136e:	f040 815b 	bne.w	8001628 <aplicattion_A_Star+0x590>
        {
          //Se busca la posicion que ocupada la nueva ficha en la lista de fichas abiertas
          index_file_Open = search_position_file_Open(file_Open, file_Open_Availability);
 8001372:	f107 0198 	add.w	r1, r7, #152	; 0x98
 8001376:	396c      	subs	r1, #108	; 0x6c
 8001378:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 800137c:	f103 0308 	add.w	r3, r3, #8
 8001380:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001384:	4608      	mov	r0, r1
 8001386:	f000 fae2 	bl	800194e <search_position_file_Open>
 800138a:	4603      	mov	r3, r0
 800138c:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 8001390:	f102 026f 	add.w	r2, r2, #111	; 0x6f
 8001394:	7013      	strb	r3, [r2, #0]
          //Se abre la celda
          ptrFile->ptrCell_file->neighbors.ptrCellMap[k]->status = OPEN;
 8001396:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 800139a:	f103 0314 	add.w	r3, r3, #20
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 80013a6:	f103 0373 	add.w	r3, r3, #115	; 0x73
 80013aa:	781b      	ldrb	r3, [r3, #0]
 80013ac:	3302      	adds	r3, #2
 80013ae:	009b      	lsls	r3, r3, #2
 80013b0:	4413      	add	r3, r2
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	2201      	movs	r2, #1
 80013b6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
          //Se crea la ficha
          file_Open[index_file_Open].ptrCell_file = ptrFile->ptrCell_file->neighbors.ptrCellMap[k];
 80013ba:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 80013be:	f103 0314 	add.w	r3, r3, #20
 80013c2:	681b      	ldr	r3, [r3, #0]
 80013c4:	681a      	ldr	r2, [r3, #0]
 80013c6:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 80013ca:	f103 0373 	add.w	r3, r3, #115	; 0x73
 80013ce:	781b      	ldrb	r3, [r3, #0]
 80013d0:	f507 41d4 	add.w	r1, r7, #27136	; 0x6a00
 80013d4:	f101 016f 	add.w	r1, r1, #111	; 0x6f
 80013d8:	7809      	ldrb	r1, [r1, #0]
 80013da:	3302      	adds	r3, #2
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	4413      	add	r3, r2
 80013e0:	685a      	ldr	r2, [r3, #4]
 80013e2:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80013e6:	f6a3 206c 	subw	r0, r3, #2668	; 0xa6c
 80013ea:	460b      	mov	r3, r1
 80013ec:	011b      	lsls	r3, r3, #4
 80013ee:	440b      	add	r3, r1
 80013f0:	011b      	lsls	r3, r3, #4
 80013f2:	4403      	add	r3, r0
 80013f4:	601a      	str	r2, [r3, #0]
          for(uint8_t u = 0; u < ptrFile->num_parent; u++)
 80013f6:	2300      	movs	r3, #0
 80013f8:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 80013fc:	f102 0272 	add.w	r2, r2, #114	; 0x72
 8001400:	7013      	strb	r3, [r2, #0]
 8001402:	e02d      	b.n	8001460 <aplicattion_A_Star+0x3c8>
          {
            file_Open[index_file_Open].ptrCell_parent[u] = ptrFile->ptrCell_parent[u];
 8001404:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001408:	f103 0372 	add.w	r3, r3, #114	; 0x72
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 8001412:	f102 026f 	add.w	r2, r2, #111	; 0x6f
 8001416:	7811      	ldrb	r1, [r2, #0]
 8001418:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 800141c:	f102 0272 	add.w	r2, r2, #114	; 0x72
 8001420:	7814      	ldrb	r4, [r2, #0]
 8001422:	f507 42d5 	add.w	r2, r7, #27264	; 0x6a80
 8001426:	f102 0214 	add.w	r2, r2, #20
 800142a:	6812      	ldr	r2, [r2, #0]
 800142c:	009b      	lsls	r3, r3, #2
 800142e:	4413      	add	r3, r2
 8001430:	6858      	ldr	r0, [r3, #4]
 8001432:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 8001436:	f6a3 226c 	subw	r2, r3, #2668	; 0xa6c
 800143a:	460b      	mov	r3, r1
 800143c:	011b      	lsls	r3, r3, #4
 800143e:	440b      	add	r3, r1
 8001440:	009b      	lsls	r3, r3, #2
 8001442:	4423      	add	r3, r4
 8001444:	009b      	lsls	r3, r3, #2
 8001446:	4413      	add	r3, r2
 8001448:	6058      	str	r0, [r3, #4]
          for(uint8_t u = 0; u < ptrFile->num_parent; u++)
 800144a:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 800144e:	f103 0372 	add.w	r3, r3, #114	; 0x72
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	3301      	adds	r3, #1
 8001456:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 800145a:	f102 0272 	add.w	r2, r2, #114	; 0x72
 800145e:	7013      	strb	r3, [r2, #0]
 8001460:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 8001464:	f103 0314 	add.w	r3, r3, #20
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800146e:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 8001472:	f102 0272 	add.w	r2, r2, #114	; 0x72
 8001476:	7812      	ldrb	r2, [r2, #0]
 8001478:	429a      	cmp	r2, r3
 800147a:	d3c3      	bcc.n	8001404 <aplicattion_A_Star+0x36c>
          }
          file_Open[index_file_Open].ptrCell_parent[ptrFile->num_parent] = ptrFile->ptrCell_file;
 800147c:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001480:	f103 036f 	add.w	r3, r3, #111	; 0x6f
 8001484:	781a      	ldrb	r2, [r3, #0]
 8001486:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 800148a:	f103 0314 	add.w	r3, r3, #20
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8001494:	461c      	mov	r4, r3
 8001496:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 800149a:	f103 0314 	add.w	r3, r3, #20
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	6818      	ldr	r0, [r3, #0]
 80014a2:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80014a6:	f6a3 216c 	subw	r1, r3, #2668	; 0xa6c
 80014aa:	4613      	mov	r3, r2
 80014ac:	011b      	lsls	r3, r3, #4
 80014ae:	4413      	add	r3, r2
 80014b0:	009b      	lsls	r3, r3, #2
 80014b2:	4423      	add	r3, r4
 80014b4:	009b      	lsls	r3, r3, #2
 80014b6:	440b      	add	r3, r1
 80014b8:	6058      	str	r0, [r3, #4]
          file_Open[index_file_Open].ptrCell_parent[(ptrFile->num_parent+1)] = NULL;
 80014ba:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 80014be:	f103 036f 	add.w	r3, r3, #111	; 0x6f
 80014c2:	781a      	ldrb	r2, [r3, #0]
 80014c4:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 80014c8:	f103 0314 	add.w	r3, r3, #20
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80014d2:	1c58      	adds	r0, r3, #1
 80014d4:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80014d8:	f6a3 216c 	subw	r1, r3, #2668	; 0xa6c
 80014dc:	4613      	mov	r3, r2
 80014de:	011b      	lsls	r3, r3, #4
 80014e0:	4413      	add	r3, r2
 80014e2:	009b      	lsls	r3, r3, #2
 80014e4:	4403      	add	r3, r0
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	440b      	add	r3, r1
 80014ea:	2200      	movs	r2, #0
 80014ec:	605a      	str	r2, [r3, #4]
          file_Open[index_file_Open].num_parent = ptrFile->num_parent+1;
 80014ee:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 80014f2:	f103 0314 	add.w	r3, r3, #20
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80014fc:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 8001500:	f102 026f 	add.w	r2, r2, #111	; 0x6f
 8001504:	7812      	ldrb	r2, [r2, #0]
 8001506:	3301      	adds	r3, #1
 8001508:	b2d8      	uxtb	r0, r3
 800150a:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 800150e:	f6a3 216c 	subw	r1, r3, #2668	; 0xa6c
 8001512:	4613      	mov	r3, r2
 8001514:	011b      	lsls	r3, r3, #4
 8001516:	4413      	add	r3, r2
 8001518:	011b      	lsls	r3, r3, #4
 800151a:	440b      	add	r3, r1
 800151c:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8001520:	4602      	mov	r2, r0
 8001522:	701a      	strb	r2, [r3, #0]
          file_Open[index_file_Open].cost_g = ptrFile->ptrCell_file->neighbors.distance_neigh[k]+ptrFile->cost_g;
 8001524:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 8001528:	f103 0314 	add.w	r3, r3, #20
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001534:	f103 0373 	add.w	r3, r3, #115	; 0x73
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	330a      	adds	r3, #10
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	4413      	add	r3, r2
 8001540:	3304      	adds	r3, #4
 8001542:	ed93 7a00 	vldr	s14, [r3]
 8001546:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 800154a:	f103 0314 	add.w	r3, r3, #20
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	edd3 7a42 	vldr	s15, [r3, #264]	; 0x108
 8001554:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001558:	f103 036f 	add.w	r3, r3, #111	; 0x6f
 800155c:	781a      	ldrb	r2, [r3, #0]
 800155e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001562:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 8001566:	f6a3 216c 	subw	r1, r3, #2668	; 0xa6c
 800156a:	4613      	mov	r3, r2
 800156c:	011b      	lsls	r3, r3, #4
 800156e:	4413      	add	r3, r2
 8001570:	011b      	lsls	r3, r3, #4
 8001572:	440b      	add	r3, r1
 8001574:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8001578:	edc3 7a00 	vstr	s15, [r3]
          file_Open[index_file_Open].function_F = file_Open[index_file_Open].cost_g + ptrFile->ptrCell_file->neighbors.ptrCellMap[k]->h;
 800157c:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001580:	f103 036f 	add.w	r3, r3, #111	; 0x6f
 8001584:	781a      	ldrb	r2, [r3, #0]
 8001586:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 800158a:	f6a3 216c 	subw	r1, r3, #2668	; 0xa6c
 800158e:	4613      	mov	r3, r2
 8001590:	011b      	lsls	r3, r3, #4
 8001592:	4413      	add	r3, r2
 8001594:	011b      	lsls	r3, r3, #4
 8001596:	440b      	add	r3, r1
 8001598:	f503 7384 	add.w	r3, r3, #264	; 0x108
 800159c:	ed93 7a00 	vldr	s14, [r3]
 80015a0:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 80015a4:	f103 0314 	add.w	r3, r3, #20
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	681a      	ldr	r2, [r3, #0]
 80015ac:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 80015b0:	f103 0373 	add.w	r3, r3, #115	; 0x73
 80015b4:	781b      	ldrb	r3, [r3, #0]
 80015b6:	3302      	adds	r3, #2
 80015b8:	009b      	lsls	r3, r3, #2
 80015ba:	4413      	add	r3, r2
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 80015c2:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 80015c6:	f103 036f 	add.w	r3, r3, #111	; 0x6f
 80015ca:	781a      	ldrb	r2, [r3, #0]
 80015cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015d0:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80015d4:	f6a3 216c 	subw	r1, r3, #2668	; 0xa6c
 80015d8:	4613      	mov	r3, r2
 80015da:	011b      	lsls	r3, r3, #4
 80015dc:	4413      	add	r3, r2
 80015de:	011b      	lsls	r3, r3, #4
 80015e0:	440b      	add	r3, r1
 80015e2:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 80015e6:	edc3 7a00 	vstr	s15, [r3]
          //Indicacion de la disponibilidad de la ficha
          file_Open_Availability |= (0b1 << index_file_Open);
 80015ea:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 80015ee:	f103 036f 	add.w	r3, r3, #111	; 0x6f
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2201      	movs	r2, #1
 80015f6:	fa02 f303 	lsl.w	r3, r2, r3
 80015fa:	17da      	asrs	r2, r3, #31
 80015fc:	469a      	mov	sl, r3
 80015fe:	4693      	mov	fp, r2
 8001600:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 8001604:	f103 0308 	add.w	r3, r3, #8
 8001608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800160c:	ea42 010a 	orr.w	r1, r2, sl
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	ea43 030b 	orr.w	r3, r3, fp
 8001616:	60fb      	str	r3, [r7, #12]
 8001618:	f507 42d5 	add.w	r2, r7, #27264	; 0x6a80
 800161c:	f102 0208 	add.w	r2, r2, #8
 8001620:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001624:	e9c2 3400 	strd	r3, r4, [r2]
    for(uint8_t k = 0; k < 8; k++) 
 8001628:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 800162c:	f103 0373 	add.w	r3, r3, #115	; 0x73
 8001630:	781b      	ldrb	r3, [r3, #0]
 8001632:	3301      	adds	r3, #1
 8001634:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 8001638:	f102 0273 	add.w	r2, r2, #115	; 0x73
 800163c:	7013      	strb	r3, [r2, #0]
 800163e:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001642:	f103 0373 	add.w	r3, r3, #115	; 0x73
 8001646:	781b      	ldrb	r3, [r3, #0]
 8001648:	2b07      	cmp	r3, #7
 800164a:	f67f ae53 	bls.w	80012f4 <aplicattion_A_Star+0x25c>
      }
    }
    
    //-----------------Cerramos la ficha actual del puntero----------------------
    //indicamos el nuevo estado de la celda
    ptrFile->ptrCell_file->status = CLOSED;
 800164e:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 8001652:	f103 0314 	add.w	r3, r3, #20
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2202      	movs	r2, #2
 800165c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
    //Indicacion de la no disponibilidad de la ficha
    file_Open_Availability &=  ~(0b1 << index_ptr);
 8001660:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 8001664:	f103 0307 	add.w	r3, r3, #7
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	2201      	movs	r2, #1
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	43db      	mvns	r3, r3
 8001672:	17da      	asrs	r2, r3, #31
 8001674:	461d      	mov	r5, r3
 8001676:	4616      	mov	r6, r2
 8001678:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 800167c:	f103 0308 	add.w	r3, r3, #8
 8001680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001684:	ea02 0105 	and.w	r1, r2, r5
 8001688:	6039      	str	r1, [r7, #0]
 800168a:	4033      	ands	r3, r6
 800168c:	607b      	str	r3, [r7, #4]
 800168e:	f507 42d5 	add.w	r2, r7, #27264	; 0x6a80
 8001692:	f102 0208 	add.w	r2, r2, #8
 8001696:	e9d7 3400 	ldrd	r3, r4, [r7]
 800169a:	e9c2 3400 	strd	r3, r4, [r2]
     
    //---------------- Comparacin funcin F ---------------------
    for (uint8_t k = 0; k < 64; k++) {
 800169e:	2300      	movs	r3, #0
 80016a0:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 80016a4:	f102 0271 	add.w	r2, r2, #113	; 0x71
 80016a8:	7013      	strb	r3, [r2, #0]
 80016aa:	e101      	b.n	80018b0 <aplicattion_A_Star+0x818>
      //Recorrido
      bit_file_cell = (file_Open_Availability >> k) & 0b1;
 80016ac:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 80016b0:	f103 0371 	add.w	r3, r3, #113	; 0x71
 80016b4:	7818      	ldrb	r0, [r3, #0]
 80016b6:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 80016ba:	f103 0308 	add.w	r3, r3, #8
 80016be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c2:	f1c0 0420 	rsb	r4, r0, #32
 80016c6:	f1a0 0120 	sub.w	r1, r0, #32
 80016ca:	fa22 f800 	lsr.w	r8, r2, r0
 80016ce:	fa03 f404 	lsl.w	r4, r3, r4
 80016d2:	ea48 0804 	orr.w	r8, r8, r4
 80016d6:	fa23 f101 	lsr.w	r1, r3, r1
 80016da:	ea48 0801 	orr.w	r8, r8, r1
 80016de:	fa23 f900 	lsr.w	r9, r3, r0
 80016e2:	fa5f f388 	uxtb.w	r3, r8
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 80016ee:	f102 0270 	add.w	r2, r2, #112	; 0x70
 80016f2:	7013      	strb	r3, [r2, #0]
      //Se el bit es un valor logico de 1 entonces la ficha esta disponible para su comparacion con las demas
      if(bit_file_cell==1 && file_Open[k].ptrCell_file != NULL)
 80016f4:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 80016f8:	f103 0370 	add.w	r3, r3, #112	; 0x70
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	2b01      	cmp	r3, #1
 8001700:	f040 80cb 	bne.w	800189a <aplicattion_A_Star+0x802>
 8001704:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001708:	f103 0371 	add.w	r3, r3, #113	; 0x71
 800170c:	781a      	ldrb	r2, [r3, #0]
 800170e:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 8001712:	f6a3 216c 	subw	r1, r3, #2668	; 0xa6c
 8001716:	4613      	mov	r3, r2
 8001718:	011b      	lsls	r3, r3, #4
 800171a:	4413      	add	r3, r2
 800171c:	011b      	lsls	r3, r3, #4
 800171e:	440b      	add	r3, r1
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2b00      	cmp	r3, #0
 8001724:	f000 80b9 	beq.w	800189a <aplicattion_A_Star+0x802>
      {
        // Verificar que la funcin F sea menor al valor anterior
        if (file_Open[k].function_F < min_f) {
 8001728:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 800172c:	f103 0371 	add.w	r3, r3, #113	; 0x71
 8001730:	781a      	ldrb	r2, [r3, #0]
 8001732:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 8001736:	f6a3 216c 	subw	r1, r3, #2668	; 0xa6c
 800173a:	4613      	mov	r3, r2
 800173c:	011b      	lsls	r3, r3, #4
 800173e:	4413      	add	r3, r2
 8001740:	011b      	lsls	r3, r3, #4
 8001742:	440b      	add	r3, r1
 8001744:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8001748:	edd3 7a00 	vldr	s15, [r3]
 800174c:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 8001750:	ed93 7a00 	vldr	s14, [r3]
 8001754:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800175c:	dd33      	ble.n	80017c6 <aplicattion_A_Star+0x72e>
          // Reemplazamos valores
          min_f = file_Open[k].function_F;
 800175e:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001762:	f103 0371 	add.w	r3, r3, #113	; 0x71
 8001766:	781a      	ldrb	r2, [r3, #0]
 8001768:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 800176c:	f6a3 216c 	subw	r1, r3, #2668	; 0xa6c
 8001770:	4613      	mov	r3, r2
 8001772:	011b      	lsls	r3, r3, #4
 8001774:	4413      	add	r3, r2
 8001776:	011b      	lsls	r3, r3, #4
 8001778:	440b      	add	r3, r1
 800177a:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	f507 42d5 	add.w	r2, r7, #27264	; 0x6a80
 8001784:	6013      	str	r3, [r2, #0]
          min_h = file_Open[k].ptrCell_file->h;
 8001786:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 800178a:	f103 0371 	add.w	r3, r3, #113	; 0x71
 800178e:	781a      	ldrb	r2, [r3, #0]
 8001790:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 8001794:	f6a3 216c 	subw	r1, r3, #2668	; 0xa6c
 8001798:	4613      	mov	r3, r2
 800179a:	011b      	lsls	r3, r3, #4
 800179c:	4413      	add	r3, r2
 800179e:	011b      	lsls	r3, r3, #4
 80017a0:	440b      	add	r3, r1
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017a6:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 80017aa:	f102 027c 	add.w	r2, r2, #124	; 0x7c
 80017ae:	6013      	str	r3, [r2, #0]
          index_ptr = k;
 80017b0:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 80017b4:	f103 0371 	add.w	r3, r3, #113	; 0x71
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	f507 42d5 	add.w	r2, r7, #27264	; 0x6a80
 80017be:	f102 0207 	add.w	r2, r2, #7
 80017c2:	7013      	strb	r3, [r2, #0]
 80017c4:	e069      	b.n	800189a <aplicattion_A_Star+0x802>
        }
        // Verificar que la funcin F sea igual al valor anterior, si es as se desempata con el valor h
        else if (file_Open[k].function_F == min_f) {
 80017c6:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 80017ca:	f103 0371 	add.w	r3, r3, #113	; 0x71
 80017ce:	781a      	ldrb	r2, [r3, #0]
 80017d0:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80017d4:	f6a3 216c 	subw	r1, r3, #2668	; 0xa6c
 80017d8:	4613      	mov	r3, r2
 80017da:	011b      	lsls	r3, r3, #4
 80017dc:	4413      	add	r3, r2
 80017de:	011b      	lsls	r3, r3, #4
 80017e0:	440b      	add	r3, r1
 80017e2:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 80017e6:	edd3 7a00 	vldr	s15, [r3]
 80017ea:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 80017ee:	ed93 7a00 	vldr	s14, [r3]
 80017f2:	eeb4 7a67 	vcmp.f32	s14, s15
 80017f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fa:	d14e      	bne.n	800189a <aplicattion_A_Star+0x802>
          if (file_Open[k].ptrCell_file->h < min_h) {
 80017fc:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001800:	f103 0371 	add.w	r3, r3, #113	; 0x71
 8001804:	781a      	ldrb	r2, [r3, #0]
 8001806:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 800180a:	f6a3 216c 	subw	r1, r3, #2668	; 0xa6c
 800180e:	4613      	mov	r3, r2
 8001810:	011b      	lsls	r3, r3, #4
 8001812:	4413      	add	r3, r2
 8001814:	011b      	lsls	r3, r3, #4
 8001816:	440b      	add	r3, r1
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800181e:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001822:	f103 037c 	add.w	r3, r3, #124	; 0x7c
 8001826:	ed93 7a00 	vldr	s14, [r3]
 800182a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800182e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001832:	dd32      	ble.n	800189a <aplicattion_A_Star+0x802>
              // Reemplazamos valores
              min_f = file_Open[k].function_F;
 8001834:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001838:	f103 0371 	add.w	r3, r3, #113	; 0x71
 800183c:	781a      	ldrb	r2, [r3, #0]
 800183e:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 8001842:	f6a3 216c 	subw	r1, r3, #2668	; 0xa6c
 8001846:	4613      	mov	r3, r2
 8001848:	011b      	lsls	r3, r3, #4
 800184a:	4413      	add	r3, r2
 800184c:	011b      	lsls	r3, r3, #4
 800184e:	440b      	add	r3, r1
 8001850:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f507 42d5 	add.w	r2, r7, #27264	; 0x6a80
 800185a:	6013      	str	r3, [r2, #0]
              min_h = file_Open[k].ptrCell_file->h;
 800185c:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 8001860:	f103 0371 	add.w	r3, r3, #113	; 0x71
 8001864:	781a      	ldrb	r2, [r3, #0]
 8001866:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 800186a:	f6a3 216c 	subw	r1, r3, #2668	; 0xa6c
 800186e:	4613      	mov	r3, r2
 8001870:	011b      	lsls	r3, r3, #4
 8001872:	4413      	add	r3, r2
 8001874:	011b      	lsls	r3, r3, #4
 8001876:	440b      	add	r3, r1
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800187c:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 8001880:	f102 027c 	add.w	r2, r2, #124	; 0x7c
 8001884:	6013      	str	r3, [r2, #0]
              index_ptr = k;         
 8001886:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 800188a:	f103 0371 	add.w	r3, r3, #113	; 0x71
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	f507 42d5 	add.w	r2, r7, #27264	; 0x6a80
 8001894:	f102 0207 	add.w	r2, r2, #7
 8001898:	7013      	strb	r3, [r2, #0]
    for (uint8_t k = 0; k < 64; k++) {
 800189a:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 800189e:	f103 0371 	add.w	r3, r3, #113	; 0x71
 80018a2:	781b      	ldrb	r3, [r3, #0]
 80018a4:	3301      	adds	r3, #1
 80018a6:	f507 42d4 	add.w	r2, r7, #27136	; 0x6a00
 80018aa:	f102 0271 	add.w	r2, r2, #113	; 0x71
 80018ae:	7013      	strb	r3, [r2, #0]
 80018b0:	f507 43d4 	add.w	r3, r7, #27136	; 0x6a00
 80018b4:	f103 0371 	add.w	r3, r3, #113	; 0x71
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	2b3f      	cmp	r3, #63	; 0x3f
 80018bc:	f67f aef6 	bls.w	80016ac <aplicattion_A_Star+0x614>
        }
      }
    }
    
    //--------------- Seleccionamos nueva ficha para el puntero--------------------
    ptrFile = &file_Open[index_ptr];
 80018c0:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 80018c4:	f103 0307 	add.w	r3, r3, #7
 80018c8:	7819      	ldrb	r1, [r3, #0]
 80018ca:	f107 0298 	add.w	r2, r7, #152	; 0x98
 80018ce:	3a6c      	subs	r2, #108	; 0x6c
 80018d0:	460b      	mov	r3, r1
 80018d2:	011b      	lsls	r3, r3, #4
 80018d4:	440b      	add	r3, r1
 80018d6:	011b      	lsls	r3, r3, #4
 80018d8:	4413      	add	r3, r2
 80018da:	f507 42d5 	add.w	r2, r7, #27264	; 0x6a80
 80018de:	f102 0214 	add.w	r2, r2, #20
 80018e2:	6013      	str	r3, [r2, #0]
    
    //-----------------Verificacion si se llego al gol----------------------
    if (ptrFile->ptrCell_file->coor_x == goal_x && ptrFile->ptrCell_file->coor_y == goal_y) {
 80018e4:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 80018e8:	f103 0314 	add.w	r3, r3, #20
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	edd3 7a01 	vldr	s15, [r3, #4]
 80018f4:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 80018f8:	f6a3 2384 	subw	r3, r3, #2692	; 0xa84
 80018fc:	ed93 7a00 	vldr	s14, [r3]
 8001900:	eeb4 7a67 	vcmp.f32	s14, s15
 8001904:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001908:	f47f ace1 	bne.w	80012ce <aplicattion_A_Star+0x236>
 800190c:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 8001910:	f103 0314 	add.w	r3, r3, #20
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	edd3 7a02 	vldr	s15, [r3, #8]
 800191c:	f607 2398 	addw	r3, r7, #2712	; 0xa98
 8001920:	f6a3 2388 	subw	r3, r3, #2696	; 0xa88
 8001924:	ed93 7a00 	vldr	s14, [r3]
 8001928:	eeb4 7a67 	vcmp.f32	s14, s15
 800192c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001930:	d000      	beq.n	8001934 <aplicattion_A_Star+0x89c>
    min_f = DBL_MAX;
 8001932:	e4cc      	b.n	80012ce <aplicattion_A_Star+0x236>
        break;
 8001934:	bf00      	nop
    }
  }
  return ptrFile;
 8001936:	f507 43d5 	add.w	r3, r7, #27264	; 0x6a80
 800193a:	f103 0314 	add.w	r3, r3, #20
 800193e:	681b      	ldr	r3, [r3, #0]
}
 8001940:	4618      	mov	r0, r3
 8001942:	f507 47d5 	add.w	r7, r7, #27264	; 0x6a80
 8001946:	371c      	adds	r7, #28
 8001948:	46bd      	mov	sp, r7
 800194a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800194e <search_position_file_Open>:


uint8_t search_position_file_Open(file_cell_t list_file[64], uint64_t avan_file)
{
 800194e:	b4f0      	push	{r4, r5, r6, r7}
 8001950:	b08a      	sub	sp, #40	; 0x28
 8001952:	af00      	add	r7, sp, #0
 8001954:	60f8      	str	r0, [r7, #12]
 8001956:	e9c7 2300 	strd	r2, r3, [r7]
  //Variables
  uint8_t bit_list = 0;
 800195a:	2300      	movs	r3, #0
 800195c:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 110;
 800195e:	236e      	movs	r3, #110	; 0x6e
 8001960:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  float value_f = 0;
 8001964:	f04f 0300 	mov.w	r3, #0
 8001968:	623b      	str	r3, [r7, #32]
  //bucle para recorrer la lista de bits
  for(int i = 0; i<110; i++)
 800196a:	2300      	movs	r3, #0
 800196c:	61fb      	str	r3, [r7, #28]
 800196e:	e01e      	b.n	80019ae <search_position_file_Open+0x60>
  {
    //Recorrido
    bit_list = (avan_file >> i) & 0b1;
 8001970:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001974:	69f9      	ldr	r1, [r7, #28]
 8001976:	f1c1 0620 	rsb	r6, r1, #32
 800197a:	f1a1 0020 	sub.w	r0, r1, #32
 800197e:	fa22 f401 	lsr.w	r4, r2, r1
 8001982:	fa03 f606 	lsl.w	r6, r3, r6
 8001986:	4334      	orrs	r4, r6
 8001988:	fa23 f000 	lsr.w	r0, r3, r0
 800198c:	4304      	orrs	r4, r0
 800198e:	fa23 f501 	lsr.w	r5, r3, r1
 8001992:	b2e3      	uxtb	r3, r4
 8001994:	f003 0301 	and.w	r3, r3, #1
 8001998:	75fb      	strb	r3, [r7, #23]
    //Se comprueba el bit de correspondiente a la disponibilidad de la ficha
    if(bit_list  == 0)
 800199a:	7dfb      	ldrb	r3, [r7, #23]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d103      	bne.n	80019a8 <search_position_file_Open+0x5a>
    {
      index = i;
 80019a0:	69fb      	ldr	r3, [r7, #28]
 80019a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      break;
 80019a6:	e005      	b.n	80019b4 <search_position_file_Open+0x66>
  for(int i = 0; i<110; i++)
 80019a8:	69fb      	ldr	r3, [r7, #28]
 80019aa:	3301      	adds	r3, #1
 80019ac:	61fb      	str	r3, [r7, #28]
 80019ae:	69fb      	ldr	r3, [r7, #28]
 80019b0:	2b6d      	cmp	r3, #109	; 0x6d
 80019b2:	dddd      	ble.n	8001970 <search_position_file_Open+0x22>
    }
  }
  /*En caso que no se indico un valor diferente a 100 para el indice, se busca una ubicacion dentro 
  de la lista de fichas abiertas, seleccionando aquella ubicacion donde el valor de la funcion f
  sea la mayor*/
  if (index == 110)
 80019b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80019b8:	2b6e      	cmp	r3, #110	; 0x6e
 80019ba:	d132      	bne.n	8001a22 <search_position_file_Open+0xd4>
  {  
    //Recorrido del arreglo de fichas abiertas
    for(int k = 0; k<64; k++)
 80019bc:	2300      	movs	r3, #0
 80019be:	61bb      	str	r3, [r7, #24]
 80019c0:	e02c      	b.n	8001a1c <search_position_file_Open+0xce>
    {  
      //Se busca el mayor valor de la funcion f
      if(list_file[k].ptrCell_file != NULL && list_file[k].function_F > value_f)
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4613      	mov	r3, r2
 80019c6:	011b      	lsls	r3, r3, #4
 80019c8:	4413      	add	r3, r2
 80019ca:	011b      	lsls	r3, r3, #4
 80019cc:	461a      	mov	r2, r3
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	4413      	add	r3, r2
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d01e      	beq.n	8001a16 <search_position_file_Open+0xc8>
 80019d8:	69ba      	ldr	r2, [r7, #24]
 80019da:	4613      	mov	r3, r2
 80019dc:	011b      	lsls	r3, r3, #4
 80019de:	4413      	add	r3, r2
 80019e0:	011b      	lsls	r3, r3, #4
 80019e2:	461a      	mov	r2, r3
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	4413      	add	r3, r2
 80019e8:	edd3 7a43 	vldr	s15, [r3, #268]	; 0x10c
 80019ec:	ed97 7a08 	vldr	s14, [r7, #32]
 80019f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80019f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019f8:	d50d      	bpl.n	8001a16 <search_position_file_Open+0xc8>
      {
        value_f = list_file[k].function_F;
 80019fa:	69ba      	ldr	r2, [r7, #24]
 80019fc:	4613      	mov	r3, r2
 80019fe:	011b      	lsls	r3, r3, #4
 8001a00:	4413      	add	r3, r2
 8001a02:	011b      	lsls	r3, r3, #4
 8001a04:	461a      	mov	r2, r3
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	4413      	add	r3, r2
 8001a0a:	f8d3 310c 	ldr.w	r3, [r3, #268]	; 0x10c
 8001a0e:	623b      	str	r3, [r7, #32]
        index = k;
 8001a10:	69bb      	ldr	r3, [r7, #24]
 8001a12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    for(int k = 0; k<64; k++)
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	3301      	adds	r3, #1
 8001a1a:	61bb      	str	r3, [r7, #24]
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	2b3f      	cmp	r3, #63	; 0x3f
 8001a20:	ddcf      	ble.n	80019c2 <search_position_file_Open+0x74>
      }
    }
  }
  
  return index;
 8001a22:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8001a26:	4618      	mov	r0, r3
 8001a28:	3728      	adds	r7, #40	; 0x28
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bcf0      	pop	{r4, r5, r6, r7}
 8001a2e:	4770      	bx	lr

08001a30 <heuristic_cell_map>:



//-----------------------------------------------Funciones calculo heuristica----------------------------------------------------------------
void heuristic_cell_map(Cell_map_t grid[20][20], uint8_t row, uint8_t colum, float goal_x, float goal_y){
 8001a30:	b590      	push	{r4, r7, lr}
 8001a32:	b087      	sub	sp, #28
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	60f8      	str	r0, [r7, #12]
 8001a38:	460b      	mov	r3, r1
 8001a3a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001a3e:	edc7 0a00 	vstr	s1, [r7]
 8001a42:	72fb      	strb	r3, [r7, #11]
 8001a44:	4613      	mov	r3, r2
 8001a46:	72bb      	strb	r3, [r7, #10]
  //Recorrido por cada una de las celdas
  for (int i = 0; i < row; i++)
 8001a48:	2300      	movs	r3, #0
 8001a4a:	617b      	str	r3, [r7, #20]
 8001a4c:	e071      	b.n	8001b32 <heuristic_cell_map+0x102>
  {
    for (int j = 0; j < colum; j++) 
 8001a4e:	2300      	movs	r3, #0
 8001a50:	613b      	str	r3, [r7, #16]
 8001a52:	e067      	b.n	8001b24 <heuristic_cell_map+0xf4>
    {
      //Calculo heuristica
      if(grid[i][j].feature =='G')
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8001a5a:	fb02 f303 	mul.w	r3, r2, r3
 8001a5e:	68fa      	ldr	r2, [r7, #12]
 8001a60:	441a      	add	r2, r3
 8001a62:	693b      	ldr	r3, [r7, #16]
 8001a64:	2158      	movs	r1, #88	; 0x58
 8001a66:	fb01 f303 	mul.w	r3, r1, r3
 8001a6a:	4413      	add	r3, r2
 8001a6c:	334c      	adds	r3, #76	; 0x4c
 8001a6e:	781b      	ldrb	r3, [r3, #0]
 8001a70:	2b47      	cmp	r3, #71	; 0x47
 8001a72:	d110      	bne.n	8001a96 <heuristic_cell_map+0x66>
      {
        grid[i][j].h = 0.0f;
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8001a7a:	fb02 f303 	mul.w	r3, r2, r3
 8001a7e:	68fa      	ldr	r2, [r7, #12]
 8001a80:	441a      	add	r2, r3
 8001a82:	693b      	ldr	r3, [r7, #16]
 8001a84:	2158      	movs	r1, #88	; 0x58
 8001a86:	fb01 f303 	mul.w	r3, r1, r3
 8001a8a:	4413      	add	r3, r2
 8001a8c:	3350      	adds	r3, #80	; 0x50
 8001a8e:	f04f 0200 	mov.w	r2, #0
 8001a92:	601a      	str	r2, [r3, #0]
 8001a94:	e043      	b.n	8001b1e <heuristic_cell_map+0xee>
      }
      else if(grid[i][j].feature=='#')
 8001a96:	697b      	ldr	r3, [r7, #20]
 8001a98:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8001a9c:	fb02 f303 	mul.w	r3, r2, r3
 8001aa0:	68fa      	ldr	r2, [r7, #12]
 8001aa2:	441a      	add	r2, r3
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	2158      	movs	r1, #88	; 0x58
 8001aa8:	fb01 f303 	mul.w	r3, r1, r3
 8001aac:	4413      	add	r3, r2
 8001aae:	334c      	adds	r3, #76	; 0x4c
 8001ab0:	781b      	ldrb	r3, [r3, #0]
 8001ab2:	2b23      	cmp	r3, #35	; 0x23
 8001ab4:	d10f      	bne.n	8001ad6 <heuristic_cell_map+0xa6>
      {
        grid[i][j].h = -1.0f;
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8001abc:	fb02 f303 	mul.w	r3, r2, r3
 8001ac0:	68fa      	ldr	r2, [r7, #12]
 8001ac2:	441a      	add	r2, r3
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	2158      	movs	r1, #88	; 0x58
 8001ac8:	fb01 f303 	mul.w	r3, r1, r3
 8001acc:	4413      	add	r3, r2
 8001ace:	3350      	adds	r3, #80	; 0x50
 8001ad0:	4a1c      	ldr	r2, [pc, #112]	; (8001b44 <heuristic_cell_map+0x114>)
 8001ad2:	601a      	str	r2, [r3, #0]
 8001ad4:	e023      	b.n	8001b1e <heuristic_cell_map+0xee>
      }
      else
      {
        grid[i][j].h = heuristic_single_cell(&grid[i][j], goal_x, goal_y); 
 8001ad6:	697b      	ldr	r3, [r7, #20]
 8001ad8:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8001adc:	fb02 f303 	mul.w	r3, r2, r3
 8001ae0:	68fa      	ldr	r2, [r7, #12]
 8001ae2:	441a      	add	r2, r3
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	2158      	movs	r1, #88	; 0x58
 8001ae8:	fb01 f303 	mul.w	r3, r1, r3
 8001aec:	18d1      	adds	r1, r2, r3
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8001af4:	fb02 f303 	mul.w	r3, r2, r3
 8001af8:	68fa      	ldr	r2, [r7, #12]
 8001afa:	18d4      	adds	r4, r2, r3
 8001afc:	edd7 0a00 	vldr	s1, [r7]
 8001b00:	ed97 0a01 	vldr	s0, [r7, #4]
 8001b04:	4608      	mov	r0, r1
 8001b06:	f000 f81f 	bl	8001b48 <heuristic_single_cell>
 8001b0a:	eef0 7a40 	vmov.f32	s15, s0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	2258      	movs	r2, #88	; 0x58
 8001b12:	fb02 f303 	mul.w	r3, r2, r3
 8001b16:	4423      	add	r3, r4
 8001b18:	3350      	adds	r3, #80	; 0x50
 8001b1a:	edc3 7a00 	vstr	s15, [r3]
    for (int j = 0; j < colum; j++) 
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	3301      	adds	r3, #1
 8001b22:	613b      	str	r3, [r7, #16]
 8001b24:	7abb      	ldrb	r3, [r7, #10]
 8001b26:	693a      	ldr	r2, [r7, #16]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	db93      	blt.n	8001a54 <heuristic_cell_map+0x24>
  for (int i = 0; i < row; i++)
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	3301      	adds	r3, #1
 8001b30:	617b      	str	r3, [r7, #20]
 8001b32:	7afb      	ldrb	r3, [r7, #11]
 8001b34:	697a      	ldr	r2, [r7, #20]
 8001b36:	429a      	cmp	r2, r3
 8001b38:	db89      	blt.n	8001a4e <heuristic_cell_map+0x1e>
      }   
    }
  }  
}
 8001b3a:	bf00      	nop
 8001b3c:	bf00      	nop
 8001b3e:	371c      	adds	r7, #28
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bd90      	pop	{r4, r7, pc}
 8001b44:	bf800000 	.word	0xbf800000

08001b48 <heuristic_single_cell>:


float heuristic_single_cell(Cell_map_t *cell, float  goal_x, float goal_y)
{
 8001b48:	b590      	push	{r4, r7, lr}
 8001b4a:	ed2d 8b02 	vpush	{d8}
 8001b4e:	b0a3      	sub	sp, #140	; 0x8c
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	60f8      	str	r0, [r7, #12]
 8001b54:	ed87 0a02 	vstr	s0, [r7, #8]
 8001b58:	edc7 0a01 	vstr	s1, [r7, #4]
  //---------Definicion de variables--------
  //Variables del calculo heuristica
  Cell_map_t *ptrCell = cell;                 //Puntero a la celda actual
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  float total_distante = 0;                   //Distancia total entre la celda actual y la celda del gol
 8001b62:	f04f 0300 	mov.w	r3, #0
 8001b66:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  float dis[8];                               //Distancia entre la celda vecina y la recta
  uint8_t best_index;                         //Mejor indice de las celdas vecinas
  float min_distance;                         //Distancia minima entre la celda vecina y la recta
  //Variables Recta
  float A_recta;                              //Parametros de la recta
  float B_recta = -1.0f;
 8001b6a:	4be3      	ldr	r3, [pc, #908]	; (8001ef8 <heuristic_single_cell+0x3b0>)
 8001b6c:	673b      	str	r3, [r7, #112]	; 0x70
  float delta_x;                              //Diferencia la coordenada x entre la celda inicial y la final
  float mag_delta;                            //Magnitud del vector resultante de la diferencia de las coordenadas

  
   //---------------Calculos parametros de la recta-----------------
  delta_y = goal_y - cell->coor_y;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b74:	ed97 7a01 	vldr	s14, [r7, #4]
 8001b78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b7c:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
  delta_x = goal_x - cell->coor_x;
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b86:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b8e:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
  mag_delta = sqrtf(delta_x * delta_x + delta_y * delta_y);
 8001b92:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001b96:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001b9a:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001b9e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001ba2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ba6:	eeb0 0a67 	vmov.f32	s0, s15
 8001baa:	f00b fd07 	bl	800d5bc <sqrtf>
 8001bae:	ed87 0a19 	vstr	s0, [r7, #100]	; 0x64
  A_recta =  delta_y / delta_x;
 8001bb2:	edd7 6a1b 	vldr	s13, [r7, #108]	; 0x6c
 8001bb6:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 8001bba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bbe:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
  C_recta = cell->coor_y - A_recta * cell->coor_x;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	ed93 7a02 	vldr	s14, [r3, #8]
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	edd3 6a01 	vldr	s13, [r3, #4]
 8001bce:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001bd2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001bd6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001bda:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c

  while (1)
  { 
    //Inicializamos variables
    best_index = 0;
 8001bde:	2300      	movs	r3, #0
 8001be0:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    min_distance = DBL_MAX;
 8001be4:	f04f 43ff 	mov.w	r3, #2139095040	; 0x7f800000
 8001be8:	67bb      	str	r3, [r7, #120]	; 0x78

    //------------------Calculo parametros de cada una de las celdas vecinas--------------------
    for (uint8_t k = 0; k < 8; k++)
 8001bea:	2300      	movs	r3, #0
 8001bec:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8001bf0:	e0fc      	b.n	8001dec <heuristic_single_cell+0x2a4>
    {
      //Verificamos que el puntero al vecino no es nulo
      if (ptrCell->neighbors.ptrCellMap[k] == NULL)
 8001bf2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001bf6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001bfa:	3302      	adds	r3, #2
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	4413      	add	r3, r2
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d110      	bne.n	8001c28 <heuristic_single_cell+0xe0>
      {
        ang_between_vector[k] = -1.0f;
 8001c06:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	3388      	adds	r3, #136	; 0x88
 8001c0e:	443b      	add	r3, r7
 8001c10:	3b58      	subs	r3, #88	; 0x58
 8001c12:	4ab9      	ldr	r2, [pc, #740]	; (8001ef8 <heuristic_single_cell+0x3b0>)
 8001c14:	601a      	str	r2, [r3, #0]
        dis[k] = -1.0f;          
 8001c16:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001c1a:	009b      	lsls	r3, r3, #2
 8001c1c:	3388      	adds	r3, #136	; 0x88
 8001c1e:	443b      	add	r3, r7
 8001c20:	3b78      	subs	r3, #120	; 0x78
 8001c22:	4ab5      	ldr	r2, [pc, #724]	; (8001ef8 <heuristic_single_cell+0x3b0>)
 8001c24:	601a      	str	r2, [r3, #0]
 8001c26:	e0dc      	b.n	8001de2 <heuristic_single_cell+0x29a>
      }
      else
      {
        //Calculo vector relativo
        rel_x = ptrCell->neighbors.ptrCellMap[k]->coor_x - ptrCell->coor_x;
 8001c28:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001c2c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001c30:	3302      	adds	r3, #2
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	4413      	add	r3, r2
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	ed93 7a01 	vldr	s14, [r3, #4]
 8001c3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001c40:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c48:	edc7 7a16 	vstr	s15, [r7, #88]	; 0x58
        rel_y = ptrCell->neighbors.ptrCellMap[k]->coor_y - ptrCell->coor_y;
 8001c4c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001c50:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001c54:	3302      	adds	r3, #2
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	4413      	add	r3, r2
 8001c5a:	685b      	ldr	r3, [r3, #4]
 8001c5c:	ed93 7a02 	vldr	s14, [r3, #8]
 8001c60:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001c64:	edd3 7a02 	vldr	s15, [r3, #8]
 8001c68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c6c:	edc7 7a15 	vstr	s15, [r7, #84]	; 0x54
        //Calculo parametros
        res = round(((rel_x*delta_x + rel_y*delta_y) / (ptrCell->neighbors.distance_neigh[k] * mag_delta)) * 10000) / 10000;
 8001c70:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 8001c74:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 8001c78:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c7c:	edd7 6a15 	vldr	s13, [r7, #84]	; 0x54
 8001c80:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 8001c84:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001c88:	ee77 6a27 	vadd.f32	s13, s14, s15
 8001c8c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001c90:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001c94:	330a      	adds	r3, #10
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	4413      	add	r3, r2
 8001c9a:	3304      	adds	r3, #4
 8001c9c:	ed93 7a00 	vldr	s14, [r3]
 8001ca0:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 8001ca4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ca8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001cac:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8001efc <heuristic_single_cell+0x3b4>
 8001cb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001cb4:	ee17 0a90 	vmov	r0, s15
 8001cb8:	f7fe fc5e 	bl	8000578 <__aeabi_f2d>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	460b      	mov	r3, r1
 8001cc0:	ec43 2b10 	vmov	d0, r2, r3
 8001cc4:	f00b fb08 	bl	800d2d8 <round>
 8001cc8:	ec51 0b10 	vmov	r0, r1, d0
 8001ccc:	a388      	add	r3, pc, #544	; (adr r3, 8001ef0 <heuristic_single_cell+0x3a8>)
 8001cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cd2:	f7fe fdd3 	bl	800087c <__aeabi_ddiv>
 8001cd6:	4602      	mov	r2, r0
 8001cd8:	460b      	mov	r3, r1
 8001cda:	4610      	mov	r0, r2
 8001cdc:	4619      	mov	r1, r3
 8001cde:	f7fe ff9b 	bl	8000c18 <__aeabi_d2f>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	653b      	str	r3, [r7, #80]	; 0x50
        ang_between_vector[k] = acos(res);
 8001ce6:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8001ce8:	f7fe fc46 	bl	8000578 <__aeabi_f2d>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	ec43 2b10 	vmov	d0, r2, r3
 8001cf4:	f00b fb90 	bl	800d418 <acos>
 8001cf8:	ec53 2b10 	vmov	r2, r3, d0
 8001cfc:	f897 4077 	ldrb.w	r4, [r7, #119]	; 0x77
 8001d00:	4610      	mov	r0, r2
 8001d02:	4619      	mov	r1, r3
 8001d04:	f7fe ff88 	bl	8000c18 <__aeabi_d2f>
 8001d08:	4602      	mov	r2, r0
 8001d0a:	00a3      	lsls	r3, r4, #2
 8001d0c:	3388      	adds	r3, #136	; 0x88
 8001d0e:	443b      	add	r3, r7
 8001d10:	3b58      	subs	r3, #88	; 0x58
 8001d12:	601a      	str	r2, [r3, #0]
        if(A_recta != INFINITY && A_recta != -INFINITY)
 8001d14:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001d18:	ed9f 7a79 	vldr	s14, [pc, #484]	; 8001f00 <heuristic_single_cell+0x3b8>
 8001d1c:	eef4 7a47 	vcmp.f32	s15, s14
 8001d20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d24:	dc45      	bgt.n	8001db2 <heuristic_single_cell+0x26a>
 8001d26:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001d2a:	ed9f 7a76 	vldr	s14, [pc, #472]	; 8001f04 <heuristic_single_cell+0x3bc>
 8001d2e:	eef4 7a47 	vcmp.f32	s15, s14
 8001d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001d36:	d43c      	bmi.n	8001db2 <heuristic_single_cell+0x26a>
        {
          dis[k] = fabsf(A_recta * ptrCell->neighbors.ptrCellMap[k]->coor_x + B_recta * ptrCell->neighbors.ptrCellMap[k]->coor_y + C_recta) / sqrtf(A_recta * A_recta + 1);  
 8001d38:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001d3c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001d40:	3302      	adds	r3, #2
 8001d42:	009b      	lsls	r3, r3, #2
 8001d44:	4413      	add	r3, r2
 8001d46:	685b      	ldr	r3, [r3, #4]
 8001d48:	ed93 7a01 	vldr	s14, [r3, #4]
 8001d4c:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001d50:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d54:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001d58:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001d5c:	3302      	adds	r3, #2
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	4413      	add	r3, r2
 8001d62:	685b      	ldr	r3, [r3, #4]
 8001d64:	edd3 6a02 	vldr	s13, [r3, #8]
 8001d68:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8001d6c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001d70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001d74:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 8001d78:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001d7c:	eeb0 8ae7 	vabs.f32	s16, s15
 8001d80:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 8001d84:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001d88:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001d8c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d90:	eeb0 0a67 	vmov.f32	s0, s15
 8001d94:	f00b fc12 	bl	800d5bc <sqrtf>
 8001d98:	eeb0 7a40 	vmov.f32	s14, s0
 8001d9c:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001da0:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001da4:	009b      	lsls	r3, r3, #2
 8001da6:	3388      	adds	r3, #136	; 0x88
 8001da8:	443b      	add	r3, r7
 8001daa:	3b78      	subs	r3, #120	; 0x78
 8001dac:	edc3 7a00 	vstr	s15, [r3]
 8001db0:	e017      	b.n	8001de2 <heuristic_single_cell+0x29a>
        }
        else
        {
          dis[k] = fabsf(ptrCell->neighbors.ptrCellMap[k]->coor_x-goal_x);
 8001db2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001db6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001dba:	3302      	adds	r3, #2
 8001dbc:	009b      	lsls	r3, r3, #2
 8001dbe:	4413      	add	r3, r2
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	ed93 7a01 	vldr	s14, [r3, #4]
 8001dc6:	edd7 7a02 	vldr	s15, [r7, #8]
 8001dca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001dce:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001dd2:	eef0 7ae7 	vabs.f32	s15, s15
 8001dd6:	009b      	lsls	r3, r3, #2
 8001dd8:	3388      	adds	r3, #136	; 0x88
 8001dda:	443b      	add	r3, r7
 8001ddc:	3b78      	subs	r3, #120	; 0x78
 8001dde:	edc3 7a00 	vstr	s15, [r3]
    for (uint8_t k = 0; k < 8; k++)
 8001de2:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001de6:	3301      	adds	r3, #1
 8001de8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 8001dec:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8001df0:	2b07      	cmp	r3, #7
 8001df2:	f67f aefe 	bls.w	8001bf2 <heuristic_single_cell+0xaa>
      }            
    }

    //----------------Buscamos la celda vecina mas cercana a la recta y que este en la misma direccion que la recta---------------------
    //Recorremos los parametros para encontrar la mejor celda
    for (uint8_t k = 0; k < 8; k++)
 8001df6:	2300      	movs	r3, #0
 8001df8:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
 8001dfc:	e03f      	b.n	8001e7e <heuristic_single_cell+0x336>
    {
      //Verificamos que no sea -1
      if (ptrCell->neighbors.distance_neigh[k] != -1.0f)
 8001dfe:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8001e02:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001e06:	330a      	adds	r3, #10
 8001e08:	009b      	lsls	r3, r3, #2
 8001e0a:	4413      	add	r3, r2
 8001e0c:	3304      	adds	r3, #4
 8001e0e:	edd3 7a00 	vldr	s15, [r3]
 8001e12:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001e16:	eef4 7a47 	vcmp.f32	s15, s14
 8001e1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e1e:	d029      	beq.n	8001e74 <heuristic_single_cell+0x32c>
      {
        //Verificamos que la diferencia entre los angulos no sea superior a 45
        if (ang_between_vector[k] <= 1.5f)
 8001e20:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8001e24:	009b      	lsls	r3, r3, #2
 8001e26:	3388      	adds	r3, #136	; 0x88
 8001e28:	443b      	add	r3, r7
 8001e2a:	3b58      	subs	r3, #88	; 0x58
 8001e2c:	edd3 7a00 	vldr	s15, [r3]
 8001e30:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001e34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e3c:	d81a      	bhi.n	8001e74 <heuristic_single_cell+0x32c>
        {
          //Verificar que la distancia sea menor a la anterior menor distancia
          if (dis[k] < min_distance)
 8001e3e:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	3388      	adds	r3, #136	; 0x88
 8001e46:	443b      	add	r3, r7
 8001e48:	3b78      	subs	r3, #120	; 0x78
 8001e4a:	edd3 7a00 	vldr	s15, [r3]
 8001e4e:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8001e52:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e5a:	dd0b      	ble.n	8001e74 <heuristic_single_cell+0x32c>
          {
            min_distance = dis[k];
 8001e5c:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	3388      	adds	r3, #136	; 0x88
 8001e64:	443b      	add	r3, r7
 8001e66:	3b78      	subs	r3, #120	; 0x78
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	67bb      	str	r3, [r7, #120]	; 0x78
            best_index = k;
 8001e6c:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8001e70:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    for (uint8_t k = 0; k < 8; k++)
 8001e74:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8001e78:	3301      	adds	r3, #1
 8001e7a:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
 8001e7e:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8001e82:	2b07      	cmp	r3, #7
 8001e84:	d9bb      	bls.n	8001dfe <heuristic_single_cell+0x2b6>
      }        
    }

    
    //--------------Seleccionamos la celda vecina y sumamos su distancia--------------------
    total_distante = total_distante + ptrCell->neighbors.distance_neigh[best_index];
 8001e86:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001e8a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001e8e:	330a      	adds	r3, #10
 8001e90:	009b      	lsls	r3, r3, #2
 8001e92:	4413      	add	r3, r2
 8001e94:	3304      	adds	r3, #4
 8001e96:	edd3 7a00 	vldr	s15, [r3]
 8001e9a:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 8001e9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ea2:	edc7 7a20 	vstr	s15, [r7, #128]	; 0x80
    ptrCell = ptrCell->neighbors.ptrCellMap[best_index];    
 8001ea6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 8001eaa:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001eae:	3302      	adds	r3, #2
 8001eb0:	009b      	lsls	r3, r3, #2
 8001eb2:	4413      	add	r3, r2
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84

    
    //-----------------Verificacion si se llego al gol----------------------
    if (ptrCell->coor_x == goal_x && ptrCell->coor_y == goal_y)
 8001eba:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ebe:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ec2:	ed97 7a02 	vldr	s14, [r7, #8]
 8001ec6:	eeb4 7a67 	vcmp.f32	s14, s15
 8001eca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ece:	f47f ae86 	bne.w	8001bde <heuristic_single_cell+0x96>
 8001ed2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001ed6:	edd3 7a02 	vldr	s15, [r3, #8]
 8001eda:	ed97 7a01 	vldr	s14, [r7, #4]
 8001ede:	eeb4 7a67 	vcmp.f32	s14, s15
 8001ee2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ee6:	d00f      	beq.n	8001f08 <heuristic_single_cell+0x3c0>
    best_index = 0;
 8001ee8:	e679      	b.n	8001bde <heuristic_single_cell+0x96>
 8001eea:	bf00      	nop
 8001eec:	f3af 8000 	nop.w
 8001ef0:	00000000 	.word	0x00000000
 8001ef4:	40c38800 	.word	0x40c38800
 8001ef8:	bf800000 	.word	0xbf800000
 8001efc:	461c4000 	.word	0x461c4000
 8001f00:	7f7fffff 	.word	0x7f7fffff
 8001f04:	ff7fffff 	.word	0xff7fffff
    {
      break;
 8001f08:	bf00      	nop
    }
  }

  return total_distante;
 8001f0a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f0e:	ee07 3a90 	vmov	s15, r3
}
 8001f12:	eeb0 0a67 	vmov.f32	s0, s15
 8001f16:	378c      	adds	r7, #140	; 0x8c
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	ecbd 8b02 	vpop	{d8}
 8001f1e:	bd90      	pop	{r4, r7, pc}

08001f20 <readMPU>:
}


//Funcion para la lectura de dos registros que compone uno de los ejes de acelerometro o del giroscopio
float readMPU(MPUAccel_Handler_t *ptrMPUAccel, uint8_t elementRead, int16_t offset)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
 8001f28:	460b      	mov	r3, r1
 8001f2a:	70fb      	strb	r3, [r7, #3]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	803b      	strh	r3, [r7, #0]
	//Variable para guardar la  direccion de los dos registros a leer
	uint8_t address_H = 0;
 8001f30:	2300      	movs	r3, #0
 8001f32:	75fb      	strb	r3, [r7, #23]
	uint8_t address_L = 0;
 8001f34:	2300      	movs	r3, #0
 8001f36:	75bb      	strb	r3, [r7, #22]
	//Creamos las variables donde almacenamos todos los datos
	uint16_t aux_H = 0;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	81fb      	strh	r3, [r7, #14]
	uint16_t aux_L = 0;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	81bb      	strh	r3, [r7, #12]
	int16_t   aux  = 0;
 8001f40:	2300      	movs	r3, #0
 8001f42:	817b      	strh	r3, [r7, #10]
	float res  = 0;
 8001f44:	f04f 0300 	mov.w	r3, #0
 8001f48:	613b      	str	r3, [r7, #16]
	//Seleccionamos la direccion de los registros a Leer
	switch(elementRead)
 8001f4a:	78fb      	ldrb	r3, [r7, #3]
 8001f4c:	2b05      	cmp	r3, #5
 8001f4e:	d82d      	bhi.n	8001fac <readMPU+0x8c>
 8001f50:	a201      	add	r2, pc, #4	; (adr r2, 8001f58 <readMPU+0x38>)
 8001f52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f56:	bf00      	nop
 8001f58:	08001f71 	.word	0x08001f71
 8001f5c:	08001f7b 	.word	0x08001f7b
 8001f60:	08001f85 	.word	0x08001f85
 8001f64:	08001f8f 	.word	0x08001f8f
 8001f68:	08001f99 	.word	0x08001f99
 8001f6c:	08001fa3 	.word	0x08001fa3
	{
		case READ_ACCEL_X:{address_H = ACCEL_XOUT_H, address_L = ACCEL_XOUT_L; break;}
 8001f70:	233b      	movs	r3, #59	; 0x3b
 8001f72:	75fb      	strb	r3, [r7, #23]
 8001f74:	233c      	movs	r3, #60	; 0x3c
 8001f76:	75bb      	strb	r3, [r7, #22]
 8001f78:	e019      	b.n	8001fae <readMPU+0x8e>
		case READ_ACCEL_Y:{address_H = ACCEL_YOUT_H, address_L = ACCEL_YOUT_L; break;}
 8001f7a:	233d      	movs	r3, #61	; 0x3d
 8001f7c:	75fb      	strb	r3, [r7, #23]
 8001f7e:	233e      	movs	r3, #62	; 0x3e
 8001f80:	75bb      	strb	r3, [r7, #22]
 8001f82:	e014      	b.n	8001fae <readMPU+0x8e>
		case READ_ACCEL_Z:{address_H = ACCEL_ZOUT_H, address_L = ACCEL_ZOUT_L; break;}
 8001f84:	233f      	movs	r3, #63	; 0x3f
 8001f86:	75fb      	strb	r3, [r7, #23]
 8001f88:	2340      	movs	r3, #64	; 0x40
 8001f8a:	75bb      	strb	r3, [r7, #22]
 8001f8c:	e00f      	b.n	8001fae <readMPU+0x8e>
		case READ_GYRO_X:{address_H = GIRO_XOUT_H, address_L = GIRO_XOUT_L; break;}
 8001f8e:	2343      	movs	r3, #67	; 0x43
 8001f90:	75fb      	strb	r3, [r7, #23]
 8001f92:	2344      	movs	r3, #68	; 0x44
 8001f94:	75bb      	strb	r3, [r7, #22]
 8001f96:	e00a      	b.n	8001fae <readMPU+0x8e>
		case READ_GYRO_Y:{address_H = GIRO_YOUT_H, address_L = GIRO_YOUT_L; break;}
 8001f98:	2345      	movs	r3, #69	; 0x45
 8001f9a:	75fb      	strb	r3, [r7, #23]
 8001f9c:	2346      	movs	r3, #70	; 0x46
 8001f9e:	75bb      	strb	r3, [r7, #22]
 8001fa0:	e005      	b.n	8001fae <readMPU+0x8e>
		case READ_GYRO_Z:{address_H = GIRO_ZOUT_H, address_L = GIRO_ZOUT_L; break;}
 8001fa2:	2347      	movs	r3, #71	; 0x47
 8001fa4:	75fb      	strb	r3, [r7, #23]
 8001fa6:	2348      	movs	r3, #72	; 0x48
 8001fa8:	75bb      	strb	r3, [r7, #22]
 8001faa:	e000      	b.n	8001fae <readMPU+0x8e>
		default:{ break; }
 8001fac:	bf00      	nop
	}
	//Realizamos la medicion de la magnitud fisica en el respectivo eje
	aux_H = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_H);
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	7dfa      	ldrb	r2, [r7, #23]
 8001fb4:	4611      	mov	r1, r2
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f004 fe7e 	bl	8006cb8 <i2c_ReadSingleRegister>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	81fb      	strh	r3, [r7, #14]
	aux_L = i2c_ReadSingleRegister(ptrMPUAccel->ptrI2Chandler, address_L);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	7dba      	ldrb	r2, [r7, #22]
 8001fc6:	4611      	mov	r1, r2
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f004 fe75 	bl	8006cb8 <i2c_ReadSingleRegister>
 8001fce:	4603      	mov	r3, r0
 8001fd0:	81bb      	strh	r3, [r7, #12]
	//Juntamos ambos bytes en un solo numero para tener la lectura completa
	aux = ((int16_t) ((aux_H << 8) | (aux_L))) - offset;
 8001fd2:	89fb      	ldrh	r3, [r7, #14]
 8001fd4:	021b      	lsls	r3, r3, #8
 8001fd6:	b21a      	sxth	r2, r3
 8001fd8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	b21b      	sxth	r3, r3
 8001fe0:	b29a      	uxth	r2, r3
 8001fe2:	883b      	ldrh	r3, [r7, #0]
 8001fe4:	1ad3      	subs	r3, r2, r3
 8001fe6:	b29b      	uxth	r3, r3
 8001fe8:	817b      	strh	r3, [r7, #10]
	//Realizamos la conversion de los bytes al valor de magnitud fisica en el respectivo eje
	switch(elementRead)
 8001fea:	78fb      	ldrb	r3, [r7, #3]
 8001fec:	2b02      	cmp	r3, #2
 8001fee:	dc02      	bgt.n	8001ff6 <readMPU+0xd6>
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	da05      	bge.n	8002000 <readMPU+0xe0>
				case GYRO_2000 :{ res = aux/GYRO_2000_SENS; break;}
				default:{ break; }
			}
			break;
		}
		default:{ break; }
 8001ff4:	e0d6      	b.n	80021a4 <readMPU+0x284>
 8001ff6:	3b03      	subs	r3, #3
	switch(elementRead)
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	f200 80d3 	bhi.w	80021a4 <readMPU+0x284>
 8001ffe:	e081      	b.n	8002104 <readMPU+0x1e4>
			switch (ptrMPUAccel->fullScaleACCEL)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	781b      	ldrb	r3, [r3, #0]
 8002004:	2b03      	cmp	r3, #3
 8002006:	d87b      	bhi.n	8002100 <readMPU+0x1e0>
 8002008:	a201      	add	r2, pc, #4	; (adr r2, 8002010 <readMPU+0xf0>)
 800200a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800200e:	bf00      	nop
 8002010:	08002021 	.word	0x08002021
 8002014:	08002059 	.word	0x08002059
 8002018:	08002091 	.word	0x08002091
 800201c:	080020c9 	.word	0x080020c9
				case ACCEL_2G :{res = (aux*9.77)/ACCEL_2G_SENS; break;}
 8002020:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002024:	4618      	mov	r0, r3
 8002026:	f7fe fa95 	bl	8000554 <__aeabi_i2d>
 800202a:	a363      	add	r3, pc, #396	; (adr r3, 80021b8 <readMPU+0x298>)
 800202c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002030:	f7fe fafa 	bl	8000628 <__aeabi_dmul>
 8002034:	4602      	mov	r2, r0
 8002036:	460b      	mov	r3, r1
 8002038:	4610      	mov	r0, r2
 800203a:	4619      	mov	r1, r3
 800203c:	f04f 0200 	mov.w	r2, #0
 8002040:	4b5f      	ldr	r3, [pc, #380]	; (80021c0 <readMPU+0x2a0>)
 8002042:	f7fe fc1b 	bl	800087c <__aeabi_ddiv>
 8002046:	4602      	mov	r2, r0
 8002048:	460b      	mov	r3, r1
 800204a:	4610      	mov	r0, r2
 800204c:	4619      	mov	r1, r3
 800204e:	f7fe fde3 	bl	8000c18 <__aeabi_d2f>
 8002052:	4603      	mov	r3, r0
 8002054:	613b      	str	r3, [r7, #16]
 8002056:	e054      	b.n	8002102 <readMPU+0x1e2>
				case ACCEL_4G :{res = (aux*9.77)/ACCEL_4G_SENS; break;}
 8002058:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800205c:	4618      	mov	r0, r3
 800205e:	f7fe fa79 	bl	8000554 <__aeabi_i2d>
 8002062:	a355      	add	r3, pc, #340	; (adr r3, 80021b8 <readMPU+0x298>)
 8002064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002068:	f7fe fade 	bl	8000628 <__aeabi_dmul>
 800206c:	4602      	mov	r2, r0
 800206e:	460b      	mov	r3, r1
 8002070:	4610      	mov	r0, r2
 8002072:	4619      	mov	r1, r3
 8002074:	f04f 0200 	mov.w	r2, #0
 8002078:	4b52      	ldr	r3, [pc, #328]	; (80021c4 <readMPU+0x2a4>)
 800207a:	f7fe fbff 	bl	800087c <__aeabi_ddiv>
 800207e:	4602      	mov	r2, r0
 8002080:	460b      	mov	r3, r1
 8002082:	4610      	mov	r0, r2
 8002084:	4619      	mov	r1, r3
 8002086:	f7fe fdc7 	bl	8000c18 <__aeabi_d2f>
 800208a:	4603      	mov	r3, r0
 800208c:	613b      	str	r3, [r7, #16]
 800208e:	e038      	b.n	8002102 <readMPU+0x1e2>
				case ACCEL_8G :{res = (aux*9.77)/ACCEL_8G_SENS; break;}
 8002090:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002094:	4618      	mov	r0, r3
 8002096:	f7fe fa5d 	bl	8000554 <__aeabi_i2d>
 800209a:	a347      	add	r3, pc, #284	; (adr r3, 80021b8 <readMPU+0x298>)
 800209c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a0:	f7fe fac2 	bl	8000628 <__aeabi_dmul>
 80020a4:	4602      	mov	r2, r0
 80020a6:	460b      	mov	r3, r1
 80020a8:	4610      	mov	r0, r2
 80020aa:	4619      	mov	r1, r3
 80020ac:	f04f 0200 	mov.w	r2, #0
 80020b0:	4b45      	ldr	r3, [pc, #276]	; (80021c8 <readMPU+0x2a8>)
 80020b2:	f7fe fbe3 	bl	800087c <__aeabi_ddiv>
 80020b6:	4602      	mov	r2, r0
 80020b8:	460b      	mov	r3, r1
 80020ba:	4610      	mov	r0, r2
 80020bc:	4619      	mov	r1, r3
 80020be:	f7fe fdab 	bl	8000c18 <__aeabi_d2f>
 80020c2:	4603      	mov	r3, r0
 80020c4:	613b      	str	r3, [r7, #16]
 80020c6:	e01c      	b.n	8002102 <readMPU+0x1e2>
				case ACCEL_16G :{res = (aux*9.77)/ACCEL_16G_SENS; break;}
 80020c8:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7fe fa41 	bl	8000554 <__aeabi_i2d>
 80020d2:	a339      	add	r3, pc, #228	; (adr r3, 80021b8 <readMPU+0x298>)
 80020d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020d8:	f7fe faa6 	bl	8000628 <__aeabi_dmul>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	4610      	mov	r0, r2
 80020e2:	4619      	mov	r1, r3
 80020e4:	f04f 0200 	mov.w	r2, #0
 80020e8:	4b38      	ldr	r3, [pc, #224]	; (80021cc <readMPU+0x2ac>)
 80020ea:	f7fe fbc7 	bl	800087c <__aeabi_ddiv>
 80020ee:	4602      	mov	r2, r0
 80020f0:	460b      	mov	r3, r1
 80020f2:	4610      	mov	r0, r2
 80020f4:	4619      	mov	r1, r3
 80020f6:	f7fe fd8f 	bl	8000c18 <__aeabi_d2f>
 80020fa:	4603      	mov	r3, r0
 80020fc:	613b      	str	r3, [r7, #16]
 80020fe:	e000      	b.n	8002102 <readMPU+0x1e2>
				default:{ break; }
 8002100:	bf00      	nop
			break;
 8002102:	e050      	b.n	80021a6 <readMPU+0x286>
			switch (ptrMPUAccel->fullScaleGYRO)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	785b      	ldrb	r3, [r3, #1]
 8002108:	2b03      	cmp	r3, #3
 800210a:	d849      	bhi.n	80021a0 <readMPU+0x280>
 800210c:	a201      	add	r2, pc, #4	; (adr r2, 8002114 <readMPU+0x1f4>)
 800210e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002112:	bf00      	nop
 8002114:	08002125 	.word	0x08002125
 8002118:	08002145 	.word	0x08002145
 800211c:	08002165 	.word	0x08002165
 8002120:	08002185 	.word	0x08002185
				case GYRO_250 :{ res = aux/GYRO_250_SENS; break;}
 8002124:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002128:	4a29      	ldr	r2, [pc, #164]	; (80021d0 <readMPU+0x2b0>)
 800212a:	fb82 1203 	smull	r1, r2, r2, r3
 800212e:	1152      	asrs	r2, r2, #5
 8002130:	17db      	asrs	r3, r3, #31
 8002132:	1ad3      	subs	r3, r2, r3
 8002134:	b21b      	sxth	r3, r3
 8002136:	ee07 3a90 	vmov	s15, r3
 800213a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800213e:	edc7 7a04 	vstr	s15, [r7, #16]
 8002142:	e02e      	b.n	80021a2 <readMPU+0x282>
				case GYRO_500 :{ res = aux/GYRO_500_SENS; break;}
 8002144:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002148:	4a22      	ldr	r2, [pc, #136]	; (80021d4 <readMPU+0x2b4>)
 800214a:	fb82 1203 	smull	r1, r2, r2, r3
 800214e:	1112      	asrs	r2, r2, #4
 8002150:	17db      	asrs	r3, r3, #31
 8002152:	1ad3      	subs	r3, r2, r3
 8002154:	b21b      	sxth	r3, r3
 8002156:	ee07 3a90 	vmov	s15, r3
 800215a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800215e:	edc7 7a04 	vstr	s15, [r7, #16]
 8002162:	e01e      	b.n	80021a2 <readMPU+0x282>
				case GYRO_1000 :{ res = aux/GYRO_1000_SENS; break;}
 8002164:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002168:	4a1a      	ldr	r2, [pc, #104]	; (80021d4 <readMPU+0x2b4>)
 800216a:	fb82 1203 	smull	r1, r2, r2, r3
 800216e:	10d2      	asrs	r2, r2, #3
 8002170:	17db      	asrs	r3, r3, #31
 8002172:	1ad3      	subs	r3, r2, r3
 8002174:	b21b      	sxth	r3, r3
 8002176:	ee07 3a90 	vmov	s15, r3
 800217a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800217e:	edc7 7a04 	vstr	s15, [r7, #16]
 8002182:	e00e      	b.n	80021a2 <readMPU+0x282>
				case GYRO_2000 :{ res = aux/GYRO_2000_SENS; break;}
 8002184:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8002188:	2b00      	cmp	r3, #0
 800218a:	da00      	bge.n	800218e <readMPU+0x26e>
 800218c:	330f      	adds	r3, #15
 800218e:	111b      	asrs	r3, r3, #4
 8002190:	b21b      	sxth	r3, r3
 8002192:	ee07 3a90 	vmov	s15, r3
 8002196:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800219a:	edc7 7a04 	vstr	s15, [r7, #16]
 800219e:	e000      	b.n	80021a2 <readMPU+0x282>
				default:{ break; }
 80021a0:	bf00      	nop
			break;
 80021a2:	e000      	b.n	80021a6 <readMPU+0x286>
		default:{ break; }
 80021a4:	bf00      	nop
	}
	//Retornamos valor
	return res;
 80021a6:	693b      	ldr	r3, [r7, #16]
 80021a8:	ee07 3a90 	vmov	s15, r3
}
 80021ac:	eeb0 0a67 	vmov.f32	s0, s15
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	70a3d70a 	.word	0x70a3d70a
 80021bc:	40238a3d 	.word	0x40238a3d
 80021c0:	40d00000 	.word	0x40d00000
 80021c4:	40c00000 	.word	0x40c00000
 80021c8:	40b00000 	.word	0x40b00000
 80021cc:	40a00000 	.word	0x40a00000
 80021d0:	3e88cb3d 	.word	0x3e88cb3d
 80021d4:	3e0f83e1 	.word	0x3e0f83e1

080021d8 <getAngle>:
}


//Funcion para calcular el nuevo angulo de uno de los ejes del girsocopio
float getAngle(MPUAccel_Handler_t *ptrMPUAccel, MPUTimerSample_t *timer, float ang_init, uint8_t axis, int16_t offset_Axis)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b08a      	sub	sp, #40	; 0x28
 80021dc:	af00      	add	r7, sp, #0
 80021de:	60f8      	str	r0, [r7, #12]
 80021e0:	60b9      	str	r1, [r7, #8]
 80021e2:	ed87 0a01 	vstr	s0, [r7, #4]
 80021e6:	4611      	mov	r1, r2
 80021e8:	461a      	mov	r2, r3
 80021ea:	460b      	mov	r3, r1
 80021ec:	70fb      	strb	r3, [r7, #3]
 80021ee:	4613      	mov	r3, r2
 80021f0:	803b      	strh	r3, [r7, #0]
	//Lectura velocidad angular
	float w_Angular= readMPU(ptrMPUAccel, axis, offset_Axis);
 80021f2:	f9b7 2000 	ldrsh.w	r2, [r7]
 80021f6:	78fb      	ldrb	r3, [r7, #3]
 80021f8:	4619      	mov	r1, r3
 80021fa:	68f8      	ldr	r0, [r7, #12]
 80021fc:	f7ff fe90 	bl	8001f20 <readMPU>
 8002200:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	//Calculo del tiempo trascurrido tras el ultima leida
	uint64_t time_now = getTicksMs();
 8002204:	f005 f9ee 	bl	80075e4 <getTicksMs>
 8002208:	e9c7 0106 	strd	r0, r1, [r7, #24]
	timer->delta_timer =  time_now - timer->timer_prev;
 800220c:	8b39      	ldrh	r1, [r7, #24]
 800220e:	68bb      	ldr	r3, [r7, #8]
 8002210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002214:	b293      	uxth	r3, r2
 8002216:	1acb      	subs	r3, r1, r3
 8002218:	b29a      	uxth	r2, r3
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	811a      	strh	r2, [r3, #8]
	timer->timer_prev = time_now;
 800221e:	68b9      	ldr	r1, [r7, #8]
 8002220:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002224:	e9c1 2300 	strd	r2, r3, [r1]
	//Calculo angulo
	float ang = ang_init + (w_Angular*timer->delta_timer)/1000;
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	891b      	ldrh	r3, [r3, #8]
 800222c:	ee07 3a90 	vmov	s15, r3
 8002230:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002234:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002238:	ee27 7a27 	vmul.f32	s14, s14, s15
 800223c:	eddf 6a08 	vldr	s13, [pc, #32]	; 8002260 <getAngle+0x88>
 8002240:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002244:	ed97 7a01 	vldr	s14, [r7, #4]
 8002248:	ee77 7a27 	vadd.f32	s15, s14, s15
 800224c:	edc7 7a05 	vstr	s15, [r7, #20]

	return ang;
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	ee07 3a90 	vmov	s15, r3
}
 8002256:	eeb0 0a67 	vmov.f32	s0, s15
 800225a:	3728      	adds	r7, #40	; 0x28
 800225c:	46bd      	mov	sp, r7
 800225e:	bd80      	pop	{r7, pc}
 8002260:	447a0000 	.word	0x447a0000

08002264 <updateDuttyMotor>:
#include <MotorDriver.h>


//Funcion para actualizar el dutty del pwm
void updateDuttyMotor(Motor_Handler_t *ptrMotorHandler,  float newValue)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	ed87 0a00 	vstr	s0, [r7]
		//Guardar valor del dutty
		ptrMotorHandler->configMotor.dutty = newValue;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	683a      	ldr	r2, [r7, #0]
 8002274:	631a      	str	r2, [r3, #48]	; 0x30
		//Actualizamos el valor del dutty
		updateDuttyCyclePercentageFloat(ptrMotorHandler->phandlerPWM, ptrMotorHandler->configMotor.dutty);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8002280:	eeb0 0a67 	vmov.f32	s0, s15
 8002284:	4610      	mov	r0, r2
 8002286:	f005 f92f 	bl	80074e8 <updateDuttyCyclePercentageFloat>
}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}

08002292 <updateDirMotor>:
		updateFrequencyTimer(ptrBTimerHandler, *(ptrMotorHandler->configMotor.frecuency));
		updateDuttyCyclePercentageFloat(ptrMotorHandler->phandlerPWM, ptrMotorHandler->configMotor.dutty);
}

void updateDirMotor(Motor_Handler_t *ptrMotorHandler)
{
 8002292:	b580      	push	{r7, lr}
 8002294:	b082      	sub	sp, #8
 8002296:	af00      	add	r7, sp, #0
 8002298:	6078      	str	r0, [r7, #4]
		//Cambiar el valor de la direccion
		ptrMotorHandler->configMotor.dir = (~ptrMotorHandler->configMotor.dir)&(0x01);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80022a0:	f003 0301 	and.w	r3, r3, #1
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	bf0c      	ite	eq
 80022a8:	2301      	moveq	r3, #1
 80022aa:	2300      	movne	r3, #0
 80022ac:	b2db      	uxtb	r3, r3
 80022ae:	461a      	mov	r2, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		//Cambiamos la direccion del motor
		GPIO_writePin(ptrMotorHandler->phandlerGPIOIN, ptrMotorHandler->configMotor.dir&SET);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80022c0:	f003 0301 	and.w	r3, r3, #1
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	4619      	mov	r1, r3
 80022c8:	4610      	mov	r0, r2
 80022ca:	f004 fb19 	bl	8006900 <GPIO_writePin>
		statusPolarityPWM(ptrMotorHandler->phandlerPWM, ptrMotorHandler->configMotor.dir&SET);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80022d8:	f003 0301 	and.w	r3, r3, #1
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	4619      	mov	r1, r3
 80022e0:	4610      	mov	r0, r2
 80022e2:	f005 f83b 	bl	800735c <statusPolarityPWM>
}
 80022e6:	bf00      	nop
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
	...

080022f0 <build_Operation>:
#include <math.h>


//-------------------------Funcion para la definicion de operaciones--------------------------
void build_Operation(Parameters_Operation_t *prtList, Parameter_build_t *prtbuild, double finishline_x, double finishline_y)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b08c      	sub	sp, #48	; 0x30
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6178      	str	r0, [r7, #20]
 80022f8:	6139      	str	r1, [r7, #16]
 80022fa:	ed87 0b02 	vstr	d0, [r7, #8]
 80022fe:	ed87 1b00 	vstr	d1, [r7]
	//Definicion el vector director
	double delta[2] = {finishline_x - prtbuild->initline_x, finishline_y - prtbuild->initline_y};
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002308:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800230c:	f7fd ffd4 	bl	80002b8 <__aeabi_dsub>
 8002310:	4602      	mov	r2, r0
 8002312:	460b      	mov	r3, r1
 8002314:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800231e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002322:	f7fd ffc9 	bl	80002b8 <__aeabi_dsub>
 8002326:	4602      	mov	r2, r0
 8002328:	460b      	mov	r3, r1
 800232a:	e9c7 2308 	strd	r2, r3, [r7, #32]
	//Calculo angululo entre vectores directores
	double grad_turn_res = calculed_ang_turn(prtbuild->delta_before, delta);
 800232e:	693b      	ldr	r3, [r7, #16]
 8002330:	3310      	adds	r3, #16
 8002332:	f107 0218 	add.w	r2, r7, #24
 8002336:	4611      	mov	r1, r2
 8002338:	4618      	mov	r0, r3
 800233a:	f000 fad1 	bl	80028e0 <calculed_ang_turn>
 800233e:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
	//condicional de cambio de angulo
	if(grad_turn_res == 0)
 8002342:	f04f 0200 	mov.w	r2, #0
 8002346:	f04f 0300 	mov.w	r3, #0
 800234a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800234e:	f7fe fbd3 	bl	8000af8 <__aeabi_dcmpeq>
 8002352:	4603      	mov	r3, r0
 8002354:	2b00      	cmp	r3, #0
 8002356:	d00e      	beq.n	8002376 <build_Operation+0x86>
	{
		//agregar operacion de linea recta
		 add_Operation(prtList, prtbuild->number_operation, LINE, finishline_x, finishline_y, 0);
 8002358:	693b      	ldr	r3, [r7, #16]
 800235a:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800235e:	ed9f 2b2a 	vldr	d2, [pc, #168]	; 8002408 <build_Operation+0x118>
 8002362:	ed97 1b00 	vldr	d1, [r7]
 8002366:	ed97 0b02 	vldr	d0, [r7, #8]
 800236a:	2201      	movs	r2, #1
 800236c:	4619      	mov	r1, r3
 800236e:	6978      	ldr	r0, [r7, #20]
 8002370:	f000 f84e 	bl	8002410 <add_Operation>
 8002374:	e030      	b.n	80023d8 <build_Operation+0xe8>
	}
	else
	{
		//Agregar operacion de rotacion
		if(prtbuild->routelist>0){ prtbuild->number_operation++; }
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800237c:	2b00      	cmp	r3, #0
 800237e:	d007      	beq.n	8002390 <build_Operation+0xa0>
 8002380:	693b      	ldr	r3, [r7, #16]
 8002382:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002386:	3301      	adds	r3, #1
 8002388:	b2da      	uxtb	r2, r3
 800238a:	693b      	ldr	r3, [r7, #16]
 800238c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
		add_Operation(prtList, prtbuild->number_operation, TURN, 0, 0, grad_turn_res);
 8002390:	693b      	ldr	r3, [r7, #16]
 8002392:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 8002396:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 800239a:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8002408 <build_Operation+0x118>
 800239e:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8002408 <build_Operation+0x118>
 80023a2:	2202      	movs	r2, #2
 80023a4:	4619      	mov	r1, r3
 80023a6:	6978      	ldr	r0, [r7, #20]
 80023a8:	f000 f832 	bl	8002410 <add_Operation>
		//agregar operacion de linea recta
		prtbuild->number_operation++;
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80023b2:	3301      	adds	r3, #1
 80023b4:	b2da      	uxtb	r2, r3
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
		add_Operation(prtList, prtbuild->number_operation, LINE, finishline_x, finishline_y, 0);
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 80023c2:	ed9f 2b11 	vldr	d2, [pc, #68]	; 8002408 <build_Operation+0x118>
 80023c6:	ed97 1b00 	vldr	d1, [r7]
 80023ca:	ed97 0b02 	vldr	d0, [r7, #8]
 80023ce:	2201      	movs	r2, #1
 80023d0:	4619      	mov	r1, r3
 80023d2:	6978      	ldr	r0, [r7, #20]
 80023d4:	f000 f81c 	bl	8002410 <add_Operation>
	}
	//Se redefine los valores iniciales
	prtbuild->delta_before[0] = delta[0];
 80023d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023dc:	6939      	ldr	r1, [r7, #16]
 80023de:	e9c1 2304 	strd	r2, r3, [r1, #16]
	prtbuild->delta_before[1] = delta[1];
 80023e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80023e6:	6939      	ldr	r1, [r7, #16]
 80023e8:	e9c1 2306 	strd	r2, r3, [r1, #24]
	prtbuild->initline_x = finishline_x;
 80023ec:	6939      	ldr	r1, [r7, #16]
 80023ee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023f2:	e9c1 2300 	strd	r2, r3, [r1]
	prtbuild->initline_y = finishline_y;
 80023f6:	6939      	ldr	r1, [r7, #16]
 80023f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80023fc:	e9c1 2302 	strd	r2, r3, [r1, #8]
}
 8002400:	bf00      	nop
 8002402:	3730      	adds	r7, #48	; 0x30
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}
	...

08002410 <add_Operation>:

void add_Operation(Parameters_Operation_t *prtList, uint8_t num_operation, uint8_t type_operation, double coor_x, double coor_y, double grad_turn)
{
 8002410:	b480      	push	{r7}
 8002412:	b089      	sub	sp, #36	; 0x24
 8002414:	af00      	add	r7, sp, #0
 8002416:	61f8      	str	r0, [r7, #28]
 8002418:	460b      	mov	r3, r1
 800241a:	ed87 0b04 	vstr	d0, [r7, #16]
 800241e:	ed87 1b02 	vstr	d1, [r7, #8]
 8002422:	ed87 2b00 	vstr	d2, [r7]
 8002426:	76fb      	strb	r3, [r7, #27]
 8002428:	4613      	mov	r3, r2
 800242a:	76bb      	strb	r3, [r7, #26]
	prtList[num_operation].operacion = type_operation;
 800242c:	7efb      	ldrb	r3, [r7, #27]
 800242e:	015b      	lsls	r3, r3, #5
 8002430:	69fa      	ldr	r2, [r7, #28]
 8002432:	4413      	add	r3, r2
 8002434:	7eba      	ldrb	r2, [r7, #26]
 8002436:	701a      	strb	r2, [r3, #0]
	prtList[num_operation].x_destination = coor_x;
 8002438:	7efb      	ldrb	r3, [r7, #27]
 800243a:	015b      	lsls	r3, r3, #5
 800243c:	69fa      	ldr	r2, [r7, #28]
 800243e:	18d1      	adds	r1, r2, r3
 8002440:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002444:	e9c1 2302 	strd	r2, r3, [r1, #8]
	prtList[num_operation].y_destination = coor_y;
 8002448:	7efb      	ldrb	r3, [r7, #27]
 800244a:	015b      	lsls	r3, r3, #5
 800244c:	69fa      	ldr	r2, [r7, #28]
 800244e:	18d1      	adds	r1, r2, r3
 8002450:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002454:	e9c1 2304 	strd	r2, r3, [r1, #16]
	prtList[num_operation].grad_Rotative = grad_turn;
 8002458:	7efb      	ldrb	r3, [r7, #27]
 800245a:	015b      	lsls	r3, r3, #5
 800245c:	69fa      	ldr	r2, [r7, #28]
 800245e:	18d1      	adds	r1, r2, r3
 8002460:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002464:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
 8002468:	bf00      	nop
 800246a:	3724      	adds	r7, #36	; 0x24
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr
 8002474:	0000      	movs	r0, r0
	...

08002478 <change_position>:


//-----------------Funciones para definir los parametros de la poscion teorica--------------
void change_position(Parameters_Path_t *ptrParameterPath, int distance, double starcoor_x, double starcoor_y)
{
 8002478:	b5b0      	push	{r4, r5, r7, lr}
 800247a:	b08a      	sub	sp, #40	; 0x28
 800247c:	af00      	add	r7, sp, #0
 800247e:	6178      	str	r0, [r7, #20]
 8002480:	6139      	str	r1, [r7, #16]
 8002482:	ed87 0b02 	vstr	d0, [r7, #8]
 8002486:	ed87 1b00 	vstr	d1, [r7]
	//Definimos la distancia
	 ptrParameterPath->line_Distance = distance;                  //[mm]
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	641a      	str	r2, [r3, #64]	; 0x40
	//Calculamos la posicicion
	double pot_x = ptrParameterPath->line_Distance*cos((ptrParameterPath->rotative_Grad*M_PI)/180);
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002494:	4618      	mov	r0, r3
 8002496:	f7fe f85d 	bl	8000554 <__aeabi_i2d>
 800249a:	4604      	mov	r4, r0
 800249c:	460d      	mov	r5, r1
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7fe f856 	bl	8000554 <__aeabi_i2d>
 80024a8:	a33b      	add	r3, pc, #236	; (adr r3, 8002598 <change_position+0x120>)
 80024aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024ae:	f7fe f8bb 	bl	8000628 <__aeabi_dmul>
 80024b2:	4602      	mov	r2, r0
 80024b4:	460b      	mov	r3, r1
 80024b6:	4610      	mov	r0, r2
 80024b8:	4619      	mov	r1, r3
 80024ba:	f04f 0200 	mov.w	r2, #0
 80024be:	4b38      	ldr	r3, [pc, #224]	; (80025a0 <change_position+0x128>)
 80024c0:	f7fe f9dc 	bl	800087c <__aeabi_ddiv>
 80024c4:	4602      	mov	r2, r0
 80024c6:	460b      	mov	r3, r1
 80024c8:	ec43 2b17 	vmov	d7, r2, r3
 80024cc:	eeb0 0a47 	vmov.f32	s0, s14
 80024d0:	eef0 0a67 	vmov.f32	s1, s15
 80024d4:	f00a feac 	bl	800d230 <cos>
 80024d8:	ec53 2b10 	vmov	r2, r3, d0
 80024dc:	4620      	mov	r0, r4
 80024de:	4629      	mov	r1, r5
 80024e0:	f7fe f8a2 	bl	8000628 <__aeabi_dmul>
 80024e4:	4602      	mov	r2, r0
 80024e6:	460b      	mov	r3, r1
 80024e8:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double pot_y = ptrParameterPath->line_Distance*sin((ptrParameterPath->rotative_Grad*M_PI)/180);
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f0:	4618      	mov	r0, r3
 80024f2:	f7fe f82f 	bl	8000554 <__aeabi_i2d>
 80024f6:	4604      	mov	r4, r0
 80024f8:	460d      	mov	r5, r1
 80024fa:	697b      	ldr	r3, [r7, #20]
 80024fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80024fe:	4618      	mov	r0, r3
 8002500:	f7fe f828 	bl	8000554 <__aeabi_i2d>
 8002504:	a324      	add	r3, pc, #144	; (adr r3, 8002598 <change_position+0x120>)
 8002506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800250a:	f7fe f88d 	bl	8000628 <__aeabi_dmul>
 800250e:	4602      	mov	r2, r0
 8002510:	460b      	mov	r3, r1
 8002512:	4610      	mov	r0, r2
 8002514:	4619      	mov	r1, r3
 8002516:	f04f 0200 	mov.w	r2, #0
 800251a:	4b21      	ldr	r3, [pc, #132]	; (80025a0 <change_position+0x128>)
 800251c:	f7fe f9ae 	bl	800087c <__aeabi_ddiv>
 8002520:	4602      	mov	r2, r0
 8002522:	460b      	mov	r3, r1
 8002524:	ec43 2b17 	vmov	d7, r2, r3
 8002528:	eeb0 0a47 	vmov.f32	s0, s14
 800252c:	eef0 0a67 	vmov.f32	s1, s15
 8002530:	f00a ff1a 	bl	800d368 <sin>
 8002534:	ec53 2b10 	vmov	r2, r3, d0
 8002538:	4620      	mov	r0, r4
 800253a:	4629      	mov	r1, r5
 800253c:	f7fe f874 	bl	8000628 <__aeabi_dmul>
 8002540:	4602      	mov	r2, r0
 8002542:	460b      	mov	r3, r1
 8002544:	e9c7 2306 	strd	r2, r3, [r7, #24]
	//Guardamos Coordenadas iniciales
	ptrParameterPath->start_position_x = starcoor_x;
 8002548:	6979      	ldr	r1, [r7, #20]
 800254a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800254e:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	ptrParameterPath->start_position_y = starcoor_y;
 8002552:	6979      	ldr	r1, [r7, #20]
 8002554:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002558:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	//Definimos la nueva posicion de llegada
	ptrParameterPath->goal_Position_x += pot_x;
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 8002562:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002566:	f7fd fea9 	bl	80002bc <__adddf3>
 800256a:	4602      	mov	r2, r0
 800256c:	460b      	mov	r3, r1
 800256e:	6979      	ldr	r1, [r7, #20]
 8002570:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	ptrParameterPath->goal_Position_y += pot_y;
 8002574:	697b      	ldr	r3, [r7, #20]
 8002576:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 800257a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800257e:	f7fd fe9d 	bl	80002bc <__adddf3>
 8002582:	4602      	mov	r2, r0
 8002584:	460b      	mov	r3, r1
 8002586:	6979      	ldr	r1, [r7, #20]
 8002588:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
}
 800258c:	bf00      	nop
 800258e:	3728      	adds	r7, #40	; 0x28
 8002590:	46bd      	mov	sp, r7
 8002592:	bdb0      	pop	{r4, r5, r7, pc}
 8002594:	f3af 8000 	nop.w
 8002598:	54442d18 	.word	0x54442d18
 800259c:	400921fb 	.word	0x400921fb
 80025a0:	40668000 	.word	0x40668000
 80025a4:	00000000 	.word	0x00000000

080025a8 <change_coordinates_position>:

void change_coordinates_position(Parameters_Path_t *ptrParameterPath, double goalcoor_x, double goalcoor_y, double starcoor_x, double starcoor_y)
{
 80025a8:	b5b0      	push	{r4, r5, r7, lr}
 80025aa:	b08a      	sub	sp, #40	; 0x28
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6278      	str	r0, [r7, #36]	; 0x24
 80025b0:	ed87 0b06 	vstr	d0, [r7, #24]
 80025b4:	ed87 1b04 	vstr	d1, [r7, #16]
 80025b8:	ed87 2b02 	vstr	d2, [r7, #8]
 80025bc:	ed87 3b00 	vstr	d3, [r7]
	//Guardamos Coordenadas iniciales
	ptrParameterPath->start_position_x = starcoor_x;
 80025c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80025c2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80025c6:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
	ptrParameterPath->start_position_y = starcoor_y;
 80025ca:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80025cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80025d0:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	//Definimos la nueva posicion de llegada
	ptrParameterPath->goal_Position_x = goalcoor_x;
 80025d4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80025d6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80025da:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	ptrParameterPath->goal_Position_y = goalcoor_y;
 80025de:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80025e0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80025e4:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	//Definimos la distancia
	ptrParameterPath->line_Distance = sqrt(pow((ptrParameterPath->goal_Position_x - ptrParameterPath->start_position_x),2)+
 80025e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ea:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 80025ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f0:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80025f4:	f7fd fe60 	bl	80002b8 <__aeabi_dsub>
 80025f8:	4602      	mov	r2, r0
 80025fa:	460b      	mov	r3, r1
 80025fc:	ec43 2b17 	vmov	d7, r2, r3
 8002600:	ed9f 1b1d 	vldr	d1, [pc, #116]	; 8002678 <change_coordinates_position+0xd0>
 8002604:	eeb0 0a47 	vmov.f32	s0, s14
 8002608:	eef0 0a67 	vmov.f32	s1, s15
 800260c:	f00a ff3a 	bl	800d484 <pow>
 8002610:	ec55 4b10 	vmov	r4, r5, d0
			pow(ptrParameterPath->goal_Position_y - ptrParameterPath->start_position_y,2));;                  //[mm]
 8002614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002616:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 800261a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261c:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8002620:	f7fd fe4a 	bl	80002b8 <__aeabi_dsub>
 8002624:	4602      	mov	r2, r0
 8002626:	460b      	mov	r3, r1
 8002628:	ec43 2b17 	vmov	d7, r2, r3
 800262c:	ed9f 1b12 	vldr	d1, [pc, #72]	; 8002678 <change_coordinates_position+0xd0>
 8002630:	eeb0 0a47 	vmov.f32	s0, s14
 8002634:	eef0 0a67 	vmov.f32	s1, s15
 8002638:	f00a ff24 	bl	800d484 <pow>
 800263c:	ec53 2b10 	vmov	r2, r3, d0
	ptrParameterPath->line_Distance = sqrt(pow((ptrParameterPath->goal_Position_x - ptrParameterPath->start_position_x),2)+
 8002640:	4620      	mov	r0, r4
 8002642:	4629      	mov	r1, r5
 8002644:	f7fd fe3a 	bl	80002bc <__adddf3>
 8002648:	4602      	mov	r2, r0
 800264a:	460b      	mov	r3, r1
 800264c:	ec43 2b17 	vmov	d7, r2, r3
 8002650:	eeb0 0a47 	vmov.f32	s0, s14
 8002654:	eef0 0a67 	vmov.f32	s1, s15
 8002658:	f00a ff84 	bl	800d564 <sqrt>
 800265c:	ec53 2b10 	vmov	r2, r3, d0
 8002660:	4610      	mov	r0, r2
 8002662:	4619      	mov	r1, r3
 8002664:	f7fe fa90 	bl	8000b88 <__aeabi_d2iz>
 8002668:	4602      	mov	r2, r0
 800266a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800266c:	641a      	str	r2, [r3, #64]	; 0x40

}
 800266e:	bf00      	nop
 8002670:	3728      	adds	r7, #40	; 0x28
 8002672:	46bd      	mov	sp, r7
 8002674:	bdb0      	pop	{r4, r5, r7, pc}
 8002676:	bf00      	nop
 8002678:	00000000 	.word	0x00000000
 800267c:	40000000 	.word	0x40000000

08002680 <calculation_parameter_distance>:

//-------------Funcion para calcular los parametros del calculo de la distancia---------------
void calculation_parameter_distance(Parameters_Path_t  *ptrParameterPath)
{
 8002680:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002684:	b08a      	sub	sp, #40	; 0x28
 8002686:	af00      	add	r7, sp, #0
 8002688:	6178      	str	r0, [r7, #20]
	//Calculo del vector director de la recta
	double a = ptrParameterPath->goal_Position_x - ptrParameterPath->start_position_x;
 800268a:	697b      	ldr	r3, [r7, #20]
 800268c:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8002696:	f7fd fe0f 	bl	80002b8 <__aeabi_dsub>
 800269a:	4602      	mov	r2, r0
 800269c:	460b      	mov	r3, r1
 800269e:	e9c7 2308 	strd	r2, r3, [r7, #32]
	double b = ptrParameterPath->goal_Position_y - ptrParameterPath->start_position_y;
 80026a2:	697b      	ldr	r3, [r7, #20]
 80026a4:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 80026ae:	f7fd fe03 	bl	80002b8 <__aeabi_dsub>
 80026b2:	4602      	mov	r2, r0
 80026b4:	460b      	mov	r3, r1
 80026b6:	e9c7 2306 	strd	r2, r3, [r7, #24]
	//definicion de la magnitud de director
	ptrParameterPath->parametersStraight.magnitude_d = sqrt(pow(a,2)+pow(b,2));
 80026ba:	ed9f 1b43 	vldr	d1, [pc, #268]	; 80027c8 <calculation_parameter_distance+0x148>
 80026be:	ed97 0b08 	vldr	d0, [r7, #32]
 80026c2:	f00a fedf 	bl	800d484 <pow>
 80026c6:	ec59 8b10 	vmov	r8, r9, d0
 80026ca:	ed9f 1b3f 	vldr	d1, [pc, #252]	; 80027c8 <calculation_parameter_distance+0x148>
 80026ce:	ed97 0b06 	vldr	d0, [r7, #24]
 80026d2:	f00a fed7 	bl	800d484 <pow>
 80026d6:	ec53 2b10 	vmov	r2, r3, d0
 80026da:	4640      	mov	r0, r8
 80026dc:	4649      	mov	r1, r9
 80026de:	f7fd fded 	bl	80002bc <__adddf3>
 80026e2:	4602      	mov	r2, r0
 80026e4:	460b      	mov	r3, r1
 80026e6:	ec43 2b17 	vmov	d7, r2, r3
 80026ea:	eeb0 0a47 	vmov.f32	s0, s14
 80026ee:	eef0 0a67 	vmov.f32	s1, s15
 80026f2:	f00a ff37 	bl	800d564 <sqrt>
 80026f6:	eeb0 7a40 	vmov.f32	s14, s0
 80026fa:	eef0 7a60 	vmov.f32	s15, s1
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	ed83 7b00 	vstr	d7, [r3]
	//definicion de los parametros para el calculo de la magnitud de la proyeccion sobre la recta
	ptrParameterPath->parametersStraight.proy_A = a;
 8002704:	6979      	ldr	r1, [r7, #20]
 8002706:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800270a:	e9c1 2302 	strd	r2, r3, [r1, #8]
	ptrParameterPath->parametersStraight.proy_B = b;
 800270e:	6979      	ldr	r1, [r7, #20]
 8002710:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002714:	e9c1 2304 	strd	r2, r3, [r1, #16]
	ptrParameterPath->parametersStraight.proy_C = -1*a*ptrParameterPath->start_position_x - b*ptrParameterPath->start_position_y;
 8002718:	6a3b      	ldr	r3, [r7, #32]
 800271a:	60bb      	str	r3, [r7, #8]
 800271c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271e:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002722:	60fb      	str	r3, [r7, #12]
 8002724:	697b      	ldr	r3, [r7, #20]
 8002726:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 800272a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800272e:	f7fd ff7b 	bl	8000628 <__aeabi_dmul>
 8002732:	4602      	mov	r2, r0
 8002734:	460b      	mov	r3, r1
 8002736:	4690      	mov	r8, r2
 8002738:	4699      	mov	r9, r3
 800273a:	697b      	ldr	r3, [r7, #20]
 800273c:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8002740:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002744:	f7fd ff70 	bl	8000628 <__aeabi_dmul>
 8002748:	4602      	mov	r2, r0
 800274a:	460b      	mov	r3, r1
 800274c:	4640      	mov	r0, r8
 800274e:	4649      	mov	r1, r9
 8002750:	f7fd fdb2 	bl	80002b8 <__aeabi_dsub>
 8002754:	4602      	mov	r2, r0
 8002756:	460b      	mov	r3, r1
 8002758:	6979      	ldr	r1, [r7, #20]
 800275a:	e9c1 2306 	strd	r2, r3, [r1, #24]
	//definicion de los parametros para el calculo de la distancia del punto a la recta
	ptrParameterPath->parametersStraight.dis_point_A = b;
 800275e:	6979      	ldr	r1, [r7, #20]
 8002760:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002764:	e9c1 2308 	strd	r2, r3, [r1, #32]
	ptrParameterPath->parametersStraight.dis_point_B = -1*a;
 8002768:	6a3c      	ldr	r4, [r7, #32]
 800276a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800276c:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
	ptrParameterPath->parametersStraight.dis_point_C = -1*b*ptrParameterPath->start_position_x + a*ptrParameterPath->start_position_y;
 8002776:	69bb      	ldr	r3, [r7, #24]
 8002778:	603b      	str	r3, [r7, #0]
 800277a:	69fb      	ldr	r3, [r7, #28]
 800277c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002780:	607b      	str	r3, [r7, #4]
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8002788:	e9d7 0100 	ldrd	r0, r1, [r7]
 800278c:	f7fd ff4c 	bl	8000628 <__aeabi_dmul>
 8002790:	4602      	mov	r2, r0
 8002792:	460b      	mov	r3, r1
 8002794:	4614      	mov	r4, r2
 8002796:	461d      	mov	r5, r3
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 800279e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80027a2:	f7fd ff41 	bl	8000628 <__aeabi_dmul>
 80027a6:	4602      	mov	r2, r0
 80027a8:	460b      	mov	r3, r1
 80027aa:	4620      	mov	r0, r4
 80027ac:	4629      	mov	r1, r5
 80027ae:	f7fd fd85 	bl	80002bc <__adddf3>
 80027b2:	4602      	mov	r2, r0
 80027b4:	460b      	mov	r3, r1
 80027b6:	6979      	ldr	r1, [r7, #20]
 80027b8:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
}
 80027bc:	bf00      	nop
 80027be:	3728      	adds	r7, #40	; 0x28
 80027c0:	46bd      	mov	sp, r7
 80027c2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80027c6:	bf00      	nop
 80027c8:	00000000 	.word	0x00000000
 80027cc:	40000000 	.word	0x40000000

080027d0 <distance_to_straight_line>:

//------------Funciones para el calculo de la respectiva distancia------------------------
double distance_to_straight_line(Parameters_Path_t  *ptrParameterPath, double position_x, double position_y)
{
 80027d0:	b5b0      	push	{r4, r5, r7, lr}
 80027d2:	b088      	sub	sp, #32
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6178      	str	r0, [r7, #20]
 80027d8:	ed87 0b02 	vstr	d0, [r7, #8]
 80027dc:	ed87 1b00 	vstr	d1, [r7]
	//Calculo
	double distance = -1*((ptrParameterPath->parametersStraight.dis_point_A*position_x + ptrParameterPath->parametersStraight.dis_point_B*position_y
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 80027e6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027ea:	f7fd ff1d 	bl	8000628 <__aeabi_dmul>
 80027ee:	4602      	mov	r2, r0
 80027f0:	460b      	mov	r3, r1
 80027f2:	4614      	mov	r4, r2
 80027f4:	461d      	mov	r5, r3
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80027fc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002800:	f7fd ff12 	bl	8000628 <__aeabi_dmul>
 8002804:	4602      	mov	r2, r0
 8002806:	460b      	mov	r3, r1
 8002808:	4620      	mov	r0, r4
 800280a:	4629      	mov	r1, r5
 800280c:	f7fd fd56 	bl	80002bc <__adddf3>
 8002810:	4602      	mov	r2, r0
 8002812:	460b      	mov	r3, r1
 8002814:	4610      	mov	r0, r2
 8002816:	4619      	mov	r1, r3
			+ ptrParameterPath->parametersStraight.dis_point_C)/ptrParameterPath->parametersStraight.magnitude_d);
 8002818:	697b      	ldr	r3, [r7, #20]
 800281a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800281e:	f7fd fd4d 	bl	80002bc <__adddf3>
 8002822:	4602      	mov	r2, r0
 8002824:	460b      	mov	r3, r1
 8002826:	4610      	mov	r0, r2
 8002828:	4619      	mov	r1, r3
 800282a:	697b      	ldr	r3, [r7, #20]
 800282c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002830:	f7fe f824 	bl	800087c <__aeabi_ddiv>
 8002834:	4602      	mov	r2, r0
 8002836:	460b      	mov	r3, r1
	double distance = -1*((ptrParameterPath->parametersStraight.dis_point_A*position_x + ptrParameterPath->parametersStraight.dis_point_B*position_y
 8002838:	4611      	mov	r1, r2
 800283a:	61b9      	str	r1, [r7, #24]
 800283c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 8002840:	61fb      	str	r3, [r7, #28]
	//Retornar
	return distance;
 8002842:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002846:	ec43 2b17 	vmov	d7, r2, r3
}
 800284a:	eeb0 0a47 	vmov.f32	s0, s14
 800284e:	eef0 0a67 	vmov.f32	s1, s15
 8002852:	3720      	adds	r7, #32
 8002854:	46bd      	mov	sp, r7
 8002856:	bdb0      	pop	{r4, r5, r7, pc}

08002858 <distance_traveled>:

double distance_traveled(Parameters_Path_t  *ptrParameterPath, double position_x, double position_y)
{
 8002858:	b5b0      	push	{r4, r5, r7, lr}
 800285a:	b088      	sub	sp, #32
 800285c:	af00      	add	r7, sp, #0
 800285e:	6178      	str	r0, [r7, #20]
 8002860:	ed87 0b02 	vstr	d0, [r7, #8]
 8002864:	ed87 1b00 	vstr	d1, [r7]
	//Calculo
	double distance_Tra = (ptrParameterPath->parametersStraight.proy_A*position_x + ptrParameterPath->parametersStraight.proy_B*position_y
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 800286e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002872:	f7fd fed9 	bl	8000628 <__aeabi_dmul>
 8002876:	4602      	mov	r2, r0
 8002878:	460b      	mov	r3, r1
 800287a:	4614      	mov	r4, r2
 800287c:	461d      	mov	r5, r3
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 8002884:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002888:	f7fd fece 	bl	8000628 <__aeabi_dmul>
 800288c:	4602      	mov	r2, r0
 800288e:	460b      	mov	r3, r1
 8002890:	4620      	mov	r0, r4
 8002892:	4629      	mov	r1, r5
 8002894:	f7fd fd12 	bl	80002bc <__adddf3>
 8002898:	4602      	mov	r2, r0
 800289a:	460b      	mov	r3, r1
 800289c:	4610      	mov	r0, r2
 800289e:	4619      	mov	r1, r3
			+ ptrParameterPath->parametersStraight.proy_C)/ptrParameterPath->parametersStraight.magnitude_d;
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 80028a6:	f7fd fd09 	bl	80002bc <__adddf3>
 80028aa:	4602      	mov	r2, r0
 80028ac:	460b      	mov	r3, r1
 80028ae:	4610      	mov	r0, r2
 80028b0:	4619      	mov	r1, r3
 80028b2:	697b      	ldr	r3, [r7, #20]
 80028b4:	e9d3 2300 	ldrd	r2, r3, [r3]
	double distance_Tra = (ptrParameterPath->parametersStraight.proy_A*position_x + ptrParameterPath->parametersStraight.proy_B*position_y
 80028b8:	f7fd ffe0 	bl	800087c <__aeabi_ddiv>
 80028bc:	4602      	mov	r2, r0
 80028be:	460b      	mov	r3, r1
 80028c0:	e9c7 2306 	strd	r2, r3, [r7, #24]
	//Retornar
	return distance_Tra;
 80028c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028c8:	ec43 2b17 	vmov	d7, r2, r3
}
 80028cc:	eeb0 0a47 	vmov.f32	s0, s14
 80028d0:	eef0 0a67 	vmov.f32	s1, s15
 80028d4:	3720      	adds	r7, #32
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bdb0      	pop	{r4, r5, r7, pc}
 80028da:	0000      	movs	r0, r0
 80028dc:	0000      	movs	r0, r0
	...

080028e0 <calculed_ang_turn>:


//------------------------------Funciones auxiliares-----------------------------

double calculed_ang_turn(double vector_a[2], double vector_b[2])
{
 80028e0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80028e4:	b08a      	sub	sp, #40	; 0x28
 80028e6:	af00      	add	r7, sp, #0
 80028e8:	6078      	str	r0, [r7, #4]
 80028ea:	6039      	str	r1, [r7, #0]
    //Calculo de los diferentes elementos
    double dot = vector_a[0]*vector_b[1]-vector_b[0]*vector_b[1];
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	e9d3 0100 	ldrd	r0, r1, [r3]
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	3308      	adds	r3, #8
 80028f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fa:	f7fd fe95 	bl	8000628 <__aeabi_dmul>
 80028fe:	4602      	mov	r2, r0
 8002900:	460b      	mov	r3, r1
 8002902:	4690      	mov	r8, r2
 8002904:	4699      	mov	r9, r3
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	e9d3 0100 	ldrd	r0, r1, [r3]
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	3308      	adds	r3, #8
 8002910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002914:	f7fd fe88 	bl	8000628 <__aeabi_dmul>
 8002918:	4602      	mov	r2, r0
 800291a:	460b      	mov	r3, r1
 800291c:	4640      	mov	r0, r8
 800291e:	4649      	mov	r1, r9
 8002920:	f7fd fcca 	bl	80002b8 <__aeabi_dsub>
 8002924:	4602      	mov	r2, r0
 8002926:	460b      	mov	r3, r1
 8002928:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double magvector_a = sqrt(pow(vector_a[0],2)+pow(vector_a[1],2));
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	ed93 7b00 	vldr	d7, [r3]
 8002932:	ed9f 1b5f 	vldr	d1, [pc, #380]	; 8002ab0 <calculed_ang_turn+0x1d0>
 8002936:	eeb0 0a47 	vmov.f32	s0, s14
 800293a:	eef0 0a67 	vmov.f32	s1, s15
 800293e:	f00a fda1 	bl	800d484 <pow>
 8002942:	ec59 8b10 	vmov	r8, r9, d0
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	3308      	adds	r3, #8
 800294a:	ed93 7b00 	vldr	d7, [r3]
 800294e:	ed9f 1b58 	vldr	d1, [pc, #352]	; 8002ab0 <calculed_ang_turn+0x1d0>
 8002952:	eeb0 0a47 	vmov.f32	s0, s14
 8002956:	eef0 0a67 	vmov.f32	s1, s15
 800295a:	f00a fd93 	bl	800d484 <pow>
 800295e:	ec53 2b10 	vmov	r2, r3, d0
 8002962:	4640      	mov	r0, r8
 8002964:	4649      	mov	r1, r9
 8002966:	f7fd fca9 	bl	80002bc <__adddf3>
 800296a:	4602      	mov	r2, r0
 800296c:	460b      	mov	r3, r1
 800296e:	ec43 2b17 	vmov	d7, r2, r3
 8002972:	eeb0 0a47 	vmov.f32	s0, s14
 8002976:	eef0 0a67 	vmov.f32	s1, s15
 800297a:	f00a fdf3 	bl	800d564 <sqrt>
 800297e:	ed87 0b04 	vstr	d0, [r7, #16]
    double magvector_b = sqrt(pow(vector_b[0],2)+pow(vector_b[1],2));
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	ed93 7b00 	vldr	d7, [r3]
 8002988:	ed9f 1b49 	vldr	d1, [pc, #292]	; 8002ab0 <calculed_ang_turn+0x1d0>
 800298c:	eeb0 0a47 	vmov.f32	s0, s14
 8002990:	eef0 0a67 	vmov.f32	s1, s15
 8002994:	f00a fd76 	bl	800d484 <pow>
 8002998:	ec59 8b10 	vmov	r8, r9, d0
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	3308      	adds	r3, #8
 80029a0:	ed93 7b00 	vldr	d7, [r3]
 80029a4:	ed9f 1b42 	vldr	d1, [pc, #264]	; 8002ab0 <calculed_ang_turn+0x1d0>
 80029a8:	eeb0 0a47 	vmov.f32	s0, s14
 80029ac:	eef0 0a67 	vmov.f32	s1, s15
 80029b0:	f00a fd68 	bl	800d484 <pow>
 80029b4:	ec53 2b10 	vmov	r2, r3, d0
 80029b8:	4640      	mov	r0, r8
 80029ba:	4649      	mov	r1, r9
 80029bc:	f7fd fc7e 	bl	80002bc <__adddf3>
 80029c0:	4602      	mov	r2, r0
 80029c2:	460b      	mov	r3, r1
 80029c4:	ec43 2b17 	vmov	d7, r2, r3
 80029c8:	eeb0 0a47 	vmov.f32	s0, s14
 80029cc:	eef0 0a67 	vmov.f32	s1, s15
 80029d0:	f00a fdc8 	bl	800d564 <sqrt>
 80029d4:	ed87 0b02 	vstr	d0, [r7, #8]
    double ang_between_vector = acos((vector_a[0]*vector_b[0]+vector_a[1]*vector_b[1])/(magvector_b*magvector_a));
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e4:	f7fd fe20 	bl	8000628 <__aeabi_dmul>
 80029e8:	4602      	mov	r2, r0
 80029ea:	460b      	mov	r3, r1
 80029ec:	4690      	mov	r8, r2
 80029ee:	4699      	mov	r9, r3
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	3308      	adds	r3, #8
 80029f4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	3308      	adds	r3, #8
 80029fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a00:	f7fd fe12 	bl	8000628 <__aeabi_dmul>
 8002a04:	4602      	mov	r2, r0
 8002a06:	460b      	mov	r3, r1
 8002a08:	4640      	mov	r0, r8
 8002a0a:	4649      	mov	r1, r9
 8002a0c:	f7fd fc56 	bl	80002bc <__adddf3>
 8002a10:	4602      	mov	r2, r0
 8002a12:	460b      	mov	r3, r1
 8002a14:	4690      	mov	r8, r2
 8002a16:	4699      	mov	r9, r3
 8002a18:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002a1c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002a20:	f7fd fe02 	bl	8000628 <__aeabi_dmul>
 8002a24:	4602      	mov	r2, r0
 8002a26:	460b      	mov	r3, r1
 8002a28:	4640      	mov	r0, r8
 8002a2a:	4649      	mov	r1, r9
 8002a2c:	f7fd ff26 	bl	800087c <__aeabi_ddiv>
 8002a30:	4602      	mov	r2, r0
 8002a32:	460b      	mov	r3, r1
 8002a34:	ec43 2b17 	vmov	d7, r2, r3
 8002a38:	eeb0 0a47 	vmov.f32	s0, s14
 8002a3c:	eef0 0a67 	vmov.f32	s1, s15
 8002a40:	f00a fcea 	bl	800d418 <acos>
 8002a44:	ed87 0b08 	vstr	d0, [r7, #32]
    //conversion a grados
    ang_between_vector = (ang_between_vector*180)/M_PI;
 8002a48:	f04f 0200 	mov.w	r2, #0
 8002a4c:	4b1c      	ldr	r3, [pc, #112]	; (8002ac0 <calculed_ang_turn+0x1e0>)
 8002a4e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002a52:	f7fd fde9 	bl	8000628 <__aeabi_dmul>
 8002a56:	4602      	mov	r2, r0
 8002a58:	460b      	mov	r3, r1
 8002a5a:	4610      	mov	r0, r2
 8002a5c:	4619      	mov	r1, r3
 8002a5e:	a316      	add	r3, pc, #88	; (adr r3, 8002ab8 <calculed_ang_turn+0x1d8>)
 8002a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a64:	f7fd ff0a 	bl	800087c <__aeabi_ddiv>
 8002a68:	4602      	mov	r2, r0
 8002a6a:	460b      	mov	r3, r1
 8002a6c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    //agregamos la direccion de giro
    if(dot<0){ ang_between_vector = -ang_between_vector;}
 8002a70:	f04f 0200 	mov.w	r2, #0
 8002a74:	f04f 0300 	mov.w	r3, #0
 8002a78:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002a7c:	f7fe f846 	bl	8000b0c <__aeabi_dcmplt>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d005      	beq.n	8002a92 <calculed_ang_turn+0x1b2>
 8002a86:	6a3c      	ldr	r4, [r7, #32]
 8002a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a8a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8002a8e:	e9c7 4508 	strd	r4, r5, [r7, #32]
    //Retornar valor
    return ang_between_vector;
 8002a92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002a96:	ec43 2b17 	vmov	d7, r2, r3
}
 8002a9a:	eeb0 0a47 	vmov.f32	s0, s14
 8002a9e:	eef0 0a67 	vmov.f32	s1, s15
 8002aa2:	3728      	adds	r7, #40	; 0x28
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002aaa:	bf00      	nop
 8002aac:	f3af 8000 	nop.w
 8002ab0:	00000000 	.word	0x00000000
 8002ab4:	40000000 	.word	0x40000000
 8002ab8:	54442d18 	.word	0x54442d18
 8002abc:	400921fb 	.word	0x400921fb
 8002ac0:	40668000 	.word	0x40668000

08002ac4 <build_grid_map>:
int8_t ne_pos_x[8] = {-1, 0, 1, 1, 1, 0, -1, -1};
int8_t ne_pos_y[8] = {1, 1, 1, 0, -1, -1, -1, 0};

// Funcin para crear la malla de celdas
void build_grid_map(Cell_map_t grid[20][20], uint8_t row, uint8_t colum, float separation)
{  
 8002ac4:	b5b0      	push	{r4, r5, r7, lr}
 8002ac6:	b08e      	sub	sp, #56	; 0x38
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	60f8      	str	r0, [r7, #12]
 8002acc:	460b      	mov	r3, r1
 8002ace:	ed87 0a01 	vstr	s0, [r7, #4]
 8002ad2:	72fb      	strb	r3, [r7, #11]
 8002ad4:	4613      	mov	r3, r2
 8002ad6:	72bb      	strb	r3, [r7, #10]
    float rel_x;
    float rel_y;

    //---------------------Asignacion de informacion------------------------
    // Llenar la matriz de celdas con valores predeterminados
    for (int i = 0; i < row; i++) {
 8002ad8:	2300      	movs	r3, #0
 8002ada:	637b      	str	r3, [r7, #52]	; 0x34
 8002adc:	e0fa      	b.n	8002cd4 <build_grid_map+0x210>
        for (int j = 0; j < colum; j++) {
 8002ade:	2300      	movs	r3, #0
 8002ae0:	633b      	str	r3, [r7, #48]	; 0x30
 8002ae2:	e0ef      	b.n	8002cc4 <build_grid_map+0x200>
            // Asignar valores a la celda
            grid[i][j].id[0] = 'A' + j;             // Asignar un identificador simple, 'A', 'B', ...
 8002ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002aea:	f44f 61dc 	mov.w	r1, #1760	; 0x6e0
 8002aee:	fb01 f202 	mul.w	r2, r1, r2
 8002af2:	68f9      	ldr	r1, [r7, #12]
 8002af4:	440a      	add	r2, r1
 8002af6:	3341      	adds	r3, #65	; 0x41
 8002af8:	b2d8      	uxtb	r0, r3
 8002afa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002afc:	2158      	movs	r1, #88	; 0x58
 8002afe:	fb01 f303 	mul.w	r3, r1, r3
 8002b02:	4413      	add	r3, r2
 8002b04:	4602      	mov	r2, r0
 8002b06:	701a      	strb	r2, [r3, #0]
            grid[i][j].id[1] = '0' + i;             // Asignar una cifra simple, '0', '1', '2', ...
 8002b08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002b0e:	f44f 61dc 	mov.w	r1, #1760	; 0x6e0
 8002b12:	fb01 f202 	mul.w	r2, r1, r2
 8002b16:	68f9      	ldr	r1, [r7, #12]
 8002b18:	440a      	add	r2, r1
 8002b1a:	3330      	adds	r3, #48	; 0x30
 8002b1c:	b2d8      	uxtb	r0, r3
 8002b1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b20:	2158      	movs	r1, #88	; 0x58
 8002b22:	fb01 f303 	mul.w	r3, r1, r3
 8002b26:	4413      	add	r3, r2
 8002b28:	3301      	adds	r3, #1
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	701a      	strb	r2, [r3, #0]
            grid[i][j].index_row = i;               // Asignar el indice de la fila
 8002b2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b30:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8002b34:	fb02 f303 	mul.w	r3, r2, r3
 8002b38:	68fa      	ldr	r2, [r7, #12]
 8002b3a:	441a      	add	r2, r3
 8002b3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b3e:	b2d8      	uxtb	r0, r3
 8002b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b42:	2158      	movs	r1, #88	; 0x58
 8002b44:	fb01 f303 	mul.w	r3, r1, r3
 8002b48:	4413      	add	r3, r2
 8002b4a:	3302      	adds	r3, #2
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	701a      	strb	r2, [r3, #0]
            grid[i][j].index_col = j;               // Asignar el indice de la columna
 8002b50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b52:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8002b56:	fb02 f303 	mul.w	r3, r2, r3
 8002b5a:	68fa      	ldr	r2, [r7, #12]
 8002b5c:	441a      	add	r2, r3
 8002b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b60:	b2d8      	uxtb	r0, r3
 8002b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b64:	2158      	movs	r1, #88	; 0x58
 8002b66:	fb01 f303 	mul.w	r3, r1, r3
 8002b6a:	4413      	add	r3, r2
 8002b6c:	3303      	adds	r3, #3
 8002b6e:	4602      	mov	r2, r0
 8002b70:	701a      	strb	r2, [r3, #0]
            grid[i][j].coor_x = separation * j;     // Asignar la posicin x de la celda
 8002b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b74:	ee07 3a90 	vmov	s15, r3
 8002b78:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002b7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b7e:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8002b82:	fb02 f303 	mul.w	r3, r2, r3
 8002b86:	68fa      	ldr	r2, [r7, #12]
 8002b88:	441a      	add	r2, r3
 8002b8a:	edd7 7a01 	vldr	s15, [r7, #4]
 8002b8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b94:	2158      	movs	r1, #88	; 0x58
 8002b96:	fb01 f303 	mul.w	r3, r1, r3
 8002b9a:	4413      	add	r3, r2
 8002b9c:	3304      	adds	r3, #4
 8002b9e:	edc3 7a00 	vstr	s15, [r3]
            grid[i][j].coor_y = separation * i;     // Asignar la posicin y de la celda
 8002ba2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ba4:	ee07 3a90 	vmov	s15, r3
 8002ba8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bae:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8002bb2:	fb02 f303 	mul.w	r3, r2, r3
 8002bb6:	68fa      	ldr	r2, [r7, #12]
 8002bb8:	441a      	add	r2, r3
 8002bba:	edd7 7a01 	vldr	s15, [r7, #4]
 8002bbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002bc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002bc4:	2158      	movs	r1, #88	; 0x58
 8002bc6:	fb01 f303 	mul.w	r3, r1, r3
 8002bca:	4413      	add	r3, r2
 8002bcc:	3308      	adds	r3, #8
 8002bce:	edc3 7a00 	vstr	s15, [r3]
            grid[i][j].status = 0;                  // Inicializar el estado de la celda;             
 8002bd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bd4:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8002bd8:	fb02 f303 	mul.w	r3, r2, r3
 8002bdc:	68fa      	ldr	r2, [r7, #12]
 8002bde:	441a      	add	r2, r3
 8002be0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002be2:	2158      	movs	r1, #88	; 0x58
 8002be4:	fb01 f303 	mul.w	r3, r1, r3
 8002be8:	4413      	add	r3, r2
 8002bea:	3354      	adds	r3, #84	; 0x54
 8002bec:	2200      	movs	r2, #0
 8002bee:	701a      	strb	r2, [r3, #0]
            // Asignacion de vecinos a la celda actual
            for (uint8_t k = 0; k < 8; k++) {
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002bf6:	e05e      	b.n	8002cb6 <build_grid_map+0x1f2>
                int8_t index_row_ne = i + ne_pos_x[k]; 
 8002bf8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002bfc:	4a9a      	ldr	r2, [pc, #616]	; (8002e68 <build_grid_map+0x3a4>)
 8002bfe:	56d3      	ldrsb	r3, [r2, r3]
 8002c00:	b2da      	uxtb	r2, r3
 8002c02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c04:	b2db      	uxtb	r3, r3
 8002c06:	4413      	add	r3, r2
 8002c08:	b2db      	uxtb	r3, r3
 8002c0a:	75fb      	strb	r3, [r7, #23]
                int8_t index_colum_ne = j + ne_pos_y[k]; 
 8002c0c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002c10:	4a96      	ldr	r2, [pc, #600]	; (8002e6c <build_grid_map+0x3a8>)
 8002c12:	56d3      	ldrsb	r3, [r2, r3]
 8002c14:	b2da      	uxtb	r2, r3
 8002c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c18:	b2db      	uxtb	r3, r3
 8002c1a:	4413      	add	r3, r2
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	75bb      	strb	r3, [r7, #22]
                // Se evalua si el indice esta dentro de la malla
                if (index_row_ne >= 0 && index_row_ne < row && index_colum_ne >= 0 && index_colum_ne < colum) 
 8002c20:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	db2e      	blt.n	8002c86 <build_grid_map+0x1c2>
 8002c28:	f997 2017 	ldrsb.w	r2, [r7, #23]
 8002c2c:	7afb      	ldrb	r3, [r7, #11]
 8002c2e:	429a      	cmp	r2, r3
 8002c30:	da29      	bge.n	8002c86 <build_grid_map+0x1c2>
 8002c32:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	db25      	blt.n	8002c86 <build_grid_map+0x1c2>
 8002c3a:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8002c3e:	7abb      	ldrb	r3, [r7, #10]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	da20      	bge.n	8002c86 <build_grid_map+0x1c2>
                {
                    grid[i][j].neighbors.ptrCellMap[k] = &grid[index_row_ne][index_colum_ne];
 8002c44:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002c48:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8002c4c:	fb02 f303 	mul.w	r3, r2, r3
 8002c50:	68fa      	ldr	r2, [r7, #12]
 8002c52:	18d0      	adds	r0, r2, r3
 8002c54:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8002c58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c5a:	f44f 61dc 	mov.w	r1, #1760	; 0x6e0
 8002c5e:	fb01 f303 	mul.w	r3, r1, r3
 8002c62:	68f9      	ldr	r1, [r7, #12]
 8002c64:	4419      	add	r1, r3
 8002c66:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002c6a:	2458      	movs	r4, #88	; 0x58
 8002c6c:	fb04 f202 	mul.w	r2, r4, r2
 8002c70:	4402      	add	r2, r0
 8002c72:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002c74:	2416      	movs	r4, #22
 8002c76:	fb04 f000 	mul.w	r0, r4, r0
 8002c7a:	4403      	add	r3, r0
 8002c7c:	3302      	adds	r3, #2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	440b      	add	r3, r1
 8002c82:	605a      	str	r2, [r3, #4]
 8002c84:	e012      	b.n	8002cac <build_grid_map+0x1e8>
                } 
                else 
                {
                    grid[i][j].neighbors.ptrCellMap[k] = NULL;                    
 8002c86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c88:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8002c8c:	fb02 f303 	mul.w	r3, r2, r3
 8002c90:	68fa      	ldr	r2, [r7, #12]
 8002c92:	441a      	add	r2, r3
 8002c94:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002c98:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c9a:	2016      	movs	r0, #22
 8002c9c:	fb00 f101 	mul.w	r1, r0, r1
 8002ca0:	440b      	add	r3, r1
 8002ca2:	3302      	adds	r3, #2
 8002ca4:	009b      	lsls	r3, r3, #2
 8002ca6:	4413      	add	r3, r2
 8002ca8:	2200      	movs	r2, #0
 8002caa:	605a      	str	r2, [r3, #4]
            for (uint8_t k = 0; k < 8; k++) {
 8002cac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002cb0:	3301      	adds	r3, #1
 8002cb2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002cb6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002cba:	2b07      	cmp	r3, #7
 8002cbc:	d99c      	bls.n	8002bf8 <build_grid_map+0x134>
        for (int j = 0; j < colum; j++) {
 8002cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	633b      	str	r3, [r7, #48]	; 0x30
 8002cc4:	7abb      	ldrb	r3, [r7, #10]
 8002cc6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002cc8:	429a      	cmp	r2, r3
 8002cca:	f6ff af0b 	blt.w	8002ae4 <build_grid_map+0x20>
    for (int i = 0; i < row; i++) {
 8002cce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002cd0:	3301      	adds	r3, #1
 8002cd2:	637b      	str	r3, [r7, #52]	; 0x34
 8002cd4:	7afb      	ldrb	r3, [r7, #11]
 8002cd6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002cd8:	429a      	cmp	r2, r3
 8002cda:	f6ff af00 	blt.w	8002ade <build_grid_map+0x1a>
        }
    }
    
    //------------------Distancias entre celdas------------------------
    //Se calcula la distancia de cada celda vecina
    for (int i = 0; i < row; i++) {
 8002cde:	2300      	movs	r3, #0
 8002ce0:	62bb      	str	r3, [r7, #40]	; 0x28
 8002ce2:	e0b6      	b.n	8002e52 <build_grid_map+0x38e>
        for (int j = 0; j < colum; j++) {
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	627b      	str	r3, [r7, #36]	; 0x24
 8002ce8:	e0ab      	b.n	8002e42 <build_grid_map+0x37e>
            for (uint8_t k = 0; k < 8; k++)
 8002cea:	2300      	movs	r3, #0
 8002cec:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002cf0:	e09f      	b.n	8002e32 <build_grid_map+0x36e>
            {    
                if(grid[i][j].neighbors.ptrCellMap[k] != NULL)
 8002cf2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002cf4:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8002cf8:	fb02 f303 	mul.w	r3, r2, r3
 8002cfc:	68fa      	ldr	r2, [r7, #12]
 8002cfe:	441a      	add	r2, r3
 8002d00:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002d04:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d06:	2016      	movs	r0, #22
 8002d08:	fb00 f101 	mul.w	r1, r0, r1
 8002d0c:	440b      	add	r3, r1
 8002d0e:	3302      	adds	r3, #2
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	4413      	add	r3, r2
 8002d14:	685b      	ldr	r3, [r3, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d072      	beq.n	8002e00 <build_grid_map+0x33c>
                {
                    //Calculo vector relativo
                    rel_x = grid[i][j].neighbors.ptrCellMap[k]->coor_x - grid[i][j].coor_x;
 8002d1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d1c:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8002d20:	fb02 f303 	mul.w	r3, r2, r3
 8002d24:	68fa      	ldr	r2, [r7, #12]
 8002d26:	441a      	add	r2, r3
 8002d28:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002d2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d2e:	2016      	movs	r0, #22
 8002d30:	fb00 f101 	mul.w	r1, r0, r1
 8002d34:	440b      	add	r3, r1
 8002d36:	3302      	adds	r3, #2
 8002d38:	009b      	lsls	r3, r3, #2
 8002d3a:	4413      	add	r3, r2
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	ed93 7a01 	vldr	s14, [r3, #4]
 8002d42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d44:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8002d48:	fb02 f303 	mul.w	r3, r2, r3
 8002d4c:	68fa      	ldr	r2, [r7, #12]
 8002d4e:	441a      	add	r2, r3
 8002d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d52:	2158      	movs	r1, #88	; 0x58
 8002d54:	fb01 f303 	mul.w	r3, r1, r3
 8002d58:	4413      	add	r3, r2
 8002d5a:	3304      	adds	r3, #4
 8002d5c:	edd3 7a00 	vldr	s15, [r3]
 8002d60:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002d64:	edc7 7a07 	vstr	s15, [r7, #28]
                    rel_y = grid[i][j].neighbors.ptrCellMap[k]->coor_y - grid[i][j].coor_y;
 8002d68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d6a:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8002d6e:	fb02 f303 	mul.w	r3, r2, r3
 8002d72:	68fa      	ldr	r2, [r7, #12]
 8002d74:	441a      	add	r2, r3
 8002d76:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002d7a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002d7c:	2016      	movs	r0, #22
 8002d7e:	fb00 f101 	mul.w	r1, r0, r1
 8002d82:	440b      	add	r3, r1
 8002d84:	3302      	adds	r3, #2
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	4413      	add	r3, r2
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002d90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d92:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8002d96:	fb02 f303 	mul.w	r3, r2, r3
 8002d9a:	68fa      	ldr	r2, [r7, #12]
 8002d9c:	441a      	add	r2, r3
 8002d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002da0:	2158      	movs	r1, #88	; 0x58
 8002da2:	fb01 f303 	mul.w	r3, r1, r3
 8002da6:	4413      	add	r3, r2
 8002da8:	3308      	adds	r3, #8
 8002daa:	edd3 7a00 	vldr	s15, [r3]
 8002dae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002db2:	edc7 7a06 	vstr	s15, [r7, #24]
                    //Ingresamos la distancia
                    grid[i][j].neighbors.distance_neigh[k] = sqrtf(rel_x * rel_x + rel_y * rel_y);
 8002db6:	edd7 7a07 	vldr	s15, [r7, #28]
 8002dba:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8002dbe:	edd7 7a06 	vldr	s15, [r7, #24]
 8002dc2:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8002dc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dcc:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8002dd0:	fb02 f303 	mul.w	r3, r2, r3
 8002dd4:	68fa      	ldr	r2, [r7, #12]
 8002dd6:	18d4      	adds	r4, r2, r3
 8002dd8:	f897 5023 	ldrb.w	r5, [r7, #35]	; 0x23
 8002ddc:	eeb0 0a67 	vmov.f32	s0, s15
 8002de0:	f00a fbec 	bl	800d5bc <sqrtf>
 8002de4:	eef0 7a40 	vmov.f32	s15, s0
 8002de8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dea:	2216      	movs	r2, #22
 8002dec:	fb02 f303 	mul.w	r3, r2, r3
 8002df0:	442b      	add	r3, r5
 8002df2:	330a      	adds	r3, #10
 8002df4:	009b      	lsls	r3, r3, #2
 8002df6:	4423      	add	r3, r4
 8002df8:	3304      	adds	r3, #4
 8002dfa:	edc3 7a00 	vstr	s15, [r3]
 8002dfe:	e013      	b.n	8002e28 <build_grid_map+0x364>
                }
                else
                {
                    //Ingreamos la distancia
                    grid[i][j].neighbors.distance_neigh[k] = -1.0f;
 8002e00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e02:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8002e06:	fb02 f303 	mul.w	r3, r2, r3
 8002e0a:	68fa      	ldr	r2, [r7, #12]
 8002e0c:	441a      	add	r2, r3
 8002e0e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002e12:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e14:	2016      	movs	r0, #22
 8002e16:	fb00 f101 	mul.w	r1, r0, r1
 8002e1a:	440b      	add	r3, r1
 8002e1c:	330a      	adds	r3, #10
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	3304      	adds	r3, #4
 8002e24:	4a12      	ldr	r2, [pc, #72]	; (8002e70 <build_grid_map+0x3ac>)
 8002e26:	601a      	str	r2, [r3, #0]
            for (uint8_t k = 0; k < 8; k++)
 8002e28:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8002e32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002e36:	2b07      	cmp	r3, #7
 8002e38:	f67f af5b 	bls.w	8002cf2 <build_grid_map+0x22e>
        for (int j = 0; j < colum; j++) {
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3e:	3301      	adds	r3, #1
 8002e40:	627b      	str	r3, [r7, #36]	; 0x24
 8002e42:	7abb      	ldrb	r3, [r7, #10]
 8002e44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e46:	429a      	cmp	r2, r3
 8002e48:	f6ff af4f 	blt.w	8002cea <build_grid_map+0x226>
    for (int i = 0; i < row; i++) {
 8002e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e4e:	3301      	adds	r3, #1
 8002e50:	62bb      	str	r3, [r7, #40]	; 0x28
 8002e52:	7afb      	ldrb	r3, [r7, #11]
 8002e54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002e56:	429a      	cmp	r2, r3
 8002e58:	f6ff af44 	blt.w	8002ce4 <build_grid_map+0x220>
                }                
            }
        }
    }
}
 8002e5c:	bf00      	nop
 8002e5e:	bf00      	nop
 8002e60:	3738      	adds	r7, #56	; 0x38
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bdb0      	pop	{r4, r5, r7, pc}
 8002e66:	bf00      	nop
 8002e68:	20000000 	.word	0x20000000
 8002e6c:	20000008 	.word	0x20000008
 8002e70:	bf800000 	.word	0xbf800000
 8002e74:	00000000 	.word	0x00000000

08002e78 <main>:
char bufferRecepcion[64] = {0};                  //Arreglo que almacena el comando ingresado

float distance_recta = 0;

int main(void)
{
 8002e78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e7c:	b088      	sub	sp, #32
 8002e7e:	af02      	add	r7, sp, #8
	//Definicion de variables
	//float distance_recta = 0;
	float sampling_timer = 0;
 8002e80:	f04f 0300 	mov.w	r3, #0
 8002e84:	617b      	str	r3, [r7, #20]
	float distance_c = 0;
 8002e86:	f04f 0300 	mov.w	r3, #0
 8002e8a:	613b      	str	r3, [r7, #16]

	//-----------------------Configuracion inicial del sistema---------------------------------
	//Incrementamos la velocidad de reloj del sistema
	uint8_t clock = CLOCK_SPEED_100MHZ;    //Velocidad de reloj entre 25 o 100 MHz
 8002e8c:	2364      	movs	r3, #100	; 0x64
 8002e8e:	73fb      	strb	r3, [r7, #15]
	configPLL(clock);
 8002e90:	7bfb      	ldrb	r3, [r7, #15]
 8002e92:	4618      	mov	r0, r3
 8002e94:	f003 ff42 	bl	8006d1c <configPLL>
	//Realizamos la configuracuion inicial
	int_Hardware();
 8002e98:	f000 fb6e 	bl	8003578 <int_Hardware>
	//Activamos el Systick
	config_SysTick_ms();
 8002e9c:	f004 fb68 	bl	8007570 <config_SysTick_ms>
	//Activamos el punto flotante por medio del registro especifico
	SCB->CPACR |= 0xF <<20;
 8002ea0:	4b95      	ldr	r3, [pc, #596]	; (80030f8 <main+0x280>)
 8002ea2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ea6:	4a94      	ldr	r2, [pc, #592]	; (80030f8 <main+0x280>)
 8002ea8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002eac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
	//Definimos la configuracion inicail del MCO1
	int_MCO2();
 8002eb0:	f000 fd30 	bl	8003914 <int_MCO2>

	//-----------------------Configuracion inicial de los Motores---------------------------------
	//Cargar configuracion de los motores
	GPIO_writePin (&handler_GPIO_MotorR_IN, SET);
 8002eb4:	2101      	movs	r1, #1
 8002eb6:	4891      	ldr	r0, [pc, #580]	; (80030fc <main+0x284>)
 8002eb8:	f003 fd22 	bl	8006900 <GPIO_writePin>
	GPIO_writePin (&handler_GPIO_MotorL_IN, SET);
 8002ebc:	2101      	movs	r1, #1
 8002ebe:	4890      	ldr	r0, [pc, #576]	; (8003100 <main+0x288>)
 8002ec0:	f003 fd1e 	bl	8006900 <GPIO_writePin>
	GPIO_writePin (&handler_GPIO_MotorR_EN, SET);
 8002ec4:	2101      	movs	r1, #1
 8002ec6:	488f      	ldr	r0, [pc, #572]	; (8003104 <main+0x28c>)
 8002ec8:	f003 fd1a 	bl	8006900 <GPIO_writePin>
	GPIO_writePin (&handler_GPIO_MotorL_EN, SET);
 8002ecc:	2101      	movs	r1, #1
 8002ece:	488e      	ldr	r0, [pc, #568]	; (8003108 <main+0x290>)
 8002ed0:	f003 fd16 	bl	8006900 <GPIO_writePin>
	int_Config_Motor();
 8002ed4:	f000 fd28 	bl	8003928 <int_Config_Motor>
	//Definimos el motor derecho para ser ejecutado
	handler_Motor_Execute = &handler_Motor_R;
 8002ed8:	4b8c      	ldr	r3, [pc, #560]	; (800310c <main+0x294>)
 8002eda:	4a8d      	ldr	r2, [pc, #564]	; (8003110 <main+0x298>)
 8002edc:	601a      	str	r2, [r3, #0]
	//Calculo inicial de parametro
	cm_L = ((M_PI*DL)/(100*Ce));  //[mm/cuentas]
 8002ede:	4b8d      	ldr	r3, [pc, #564]	; (8003114 <main+0x29c>)
 8002ee0:	4a8d      	ldr	r2, [pc, #564]	; (8003118 <main+0x2a0>)
 8002ee2:	601a      	str	r2, [r3, #0]
	cm_R =	((M_PI*DR)/(100*Ce));  //[mm/cuentas]
 8002ee4:	4b8d      	ldr	r3, [pc, #564]	; (800311c <main+0x2a4>)
 8002ee6:	4a8e      	ldr	r2, [pc, #568]	; (8003120 <main+0x2a8>)
 8002ee8:	601a      	str	r2, [r3, #0]
	//Calculamos el setpoint
	velSetPoint = (0.00169*duttySetPoint + 0.0619);
 8002eea:	4b8e      	ldr	r3, [pc, #568]	; (8003124 <main+0x2ac>)
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	4618      	mov	r0, r3
 8002ef0:	f7fd fb30 	bl	8000554 <__aeabi_i2d>
 8002ef4:	a37c      	add	r3, pc, #496	; (adr r3, 80030e8 <main+0x270>)
 8002ef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002efa:	f7fd fb95 	bl	8000628 <__aeabi_dmul>
 8002efe:	4602      	mov	r2, r0
 8002f00:	460b      	mov	r3, r1
 8002f02:	4610      	mov	r0, r2
 8002f04:	4619      	mov	r1, r3
 8002f06:	a37a      	add	r3, pc, #488	; (adr r3, 80030f0 <main+0x278>)
 8002f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f0c:	f7fd f9d6 	bl	80002bc <__adddf3>
 8002f10:	4602      	mov	r2, r0
 8002f12:	460b      	mov	r3, r1
 8002f14:	4610      	mov	r0, r2
 8002f16:	4619      	mov	r1, r3
 8002f18:	f7fd fe7e 	bl	8000c18 <__aeabi_d2f>
 8002f1c:	4603      	mov	r3, r0
 8002f1e:	4a82      	ldr	r2, [pc, #520]	; (8003128 <main+0x2b0>)
 8002f20:	6013      	str	r3, [r2, #0]


	while(1)
	{
		//-----------------------------Comandos------------------------------------
		if(commandComplete==1)
 8002f22:	4b82      	ldr	r3, [pc, #520]	; (800312c <main+0x2b4>)
 8002f24:	781b      	ldrb	r3, [r3, #0]
 8002f26:	2b01      	cmp	r3, #1
 8002f28:	d106      	bne.n	8002f38 <main+0xc0>
		{
			runCommand(bufferRecepcion);
 8002f2a:	4881      	ldr	r0, [pc, #516]	; (8003130 <main+0x2b8>)
 8002f2c:	f000 ffcc 	bl	8003ec8 <runCommand>
			//Reniciamos la variable
			commandComplete=0;
 8002f30:	4b7e      	ldr	r3, [pc, #504]	; (800312c <main+0x2b4>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	701a      	strb	r2, [r3, #0]
 8002f36:	e000      	b.n	8002f3a <main+0xc2>
		}
		else
		{ __NOP(); }
 8002f38:	bf00      	nop


		//----------------------------A-Star------------------------------------
		if(flag_A_Star==1 && string_aStar_Complete==1)
 8002f3a:	4b7e      	ldr	r3, [pc, #504]	; (8003134 <main+0x2bc>)
 8002f3c:	781b      	ldrb	r3, [r3, #0]
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d158      	bne.n	8002ff4 <main+0x17c>
 8002f42:	4b7d      	ldr	r3, [pc, #500]	; (8003138 <main+0x2c0>)
 8002f44:	781b      	ldrb	r3, [r3, #0]
 8002f46:	2b01      	cmp	r3, #1
 8002f48:	d154      	bne.n	8002ff4 <main+0x17c>
		{
		 //-------------Separar el String en los parametros del grid m-------------
		  Separate_parameters(grid_map, bufferParameterStringGM);
 8002f4a:	497c      	ldr	r1, [pc, #496]	; (800313c <main+0x2c4>)
 8002f4c:	487c      	ldr	r0, [pc, #496]	; (8003140 <main+0x2c8>)
 8002f4e:	f001 f98d 	bl	800426c <Separate_parameters>
		  //---------Creacion de la malla con cada una de sus celdas-----------
		  build_grid_map(grid_map, grid_map_row, grid_map_colum, cell_separation);
 8002f52:	4b7c      	ldr	r3, [pc, #496]	; (8003144 <main+0x2cc>)
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	4a7c      	ldr	r2, [pc, #496]	; (8003148 <main+0x2d0>)
 8002f58:	7812      	ldrb	r2, [r2, #0]
 8002f5a:	497c      	ldr	r1, [pc, #496]	; (800314c <main+0x2d4>)
 8002f5c:	edd1 7a00 	vldr	s15, [r1]
 8002f60:	eeb0 0a67 	vmov.f32	s0, s15
 8002f64:	4619      	mov	r1, r3
 8002f66:	4876      	ldr	r0, [pc, #472]	; (8003140 <main+0x2c8>)
 8002f68:	f7ff fdac 	bl	8002ac4 <build_grid_map>
		  //-------Calculo de la heuristica de la celda de acuerdo a la posicion objetivo-------
		  heuristic_cell_map(grid_map, grid_map_row, grid_map_colum, goal_x, goal_y);
 8002f6c:	4b75      	ldr	r3, [pc, #468]	; (8003144 <main+0x2cc>)
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	4a75      	ldr	r2, [pc, #468]	; (8003148 <main+0x2d0>)
 8002f72:	7812      	ldrb	r2, [r2, #0]
 8002f74:	4976      	ldr	r1, [pc, #472]	; (8003150 <main+0x2d8>)
 8002f76:	edd1 7a00 	vldr	s15, [r1]
 8002f7a:	4976      	ldr	r1, [pc, #472]	; (8003154 <main+0x2dc>)
 8002f7c:	ed91 7a00 	vldr	s14, [r1]
 8002f80:	eef0 0a47 	vmov.f32	s1, s14
 8002f84:	eeb0 0a67 	vmov.f32	s0, s15
 8002f88:	4619      	mov	r1, r3
 8002f8a:	486d      	ldr	r0, [pc, #436]	; (8003140 <main+0x2c8>)
 8002f8c:	f7fe fd50 	bl	8001a30 <heuristic_cell_map>
		  //------------------Aplicacion del algoritmo A star------------------
		  file_path = aplicattion_A_Star(grid_map, grid_map_row, grid_map_colum, start_x, start_y, goal_x, goal_y);
 8002f90:	4b6c      	ldr	r3, [pc, #432]	; (8003144 <main+0x2cc>)
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	4a6c      	ldr	r2, [pc, #432]	; (8003148 <main+0x2d0>)
 8002f96:	7812      	ldrb	r2, [r2, #0]
 8002f98:	496f      	ldr	r1, [pc, #444]	; (8003158 <main+0x2e0>)
 8002f9a:	edd1 7a00 	vldr	s15, [r1]
 8002f9e:	496f      	ldr	r1, [pc, #444]	; (800315c <main+0x2e4>)
 8002fa0:	ed91 7a00 	vldr	s14, [r1]
 8002fa4:	496a      	ldr	r1, [pc, #424]	; (8003150 <main+0x2d8>)
 8002fa6:	edd1 6a00 	vldr	s13, [r1]
 8002faa:	496a      	ldr	r1, [pc, #424]	; (8003154 <main+0x2dc>)
 8002fac:	ed91 6a00 	vldr	s12, [r1]
 8002fb0:	eef0 1a46 	vmov.f32	s3, s12
 8002fb4:	eeb0 1a66 	vmov.f32	s2, s13
 8002fb8:	eef0 0a47 	vmov.f32	s1, s14
 8002fbc:	eeb0 0a67 	vmov.f32	s0, s15
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	485f      	ldr	r0, [pc, #380]	; (8003140 <main+0x2c8>)
 8002fc4:	f7fe f868 	bl	8001098 <aplicattion_A_Star>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	4a65      	ldr	r2, [pc, #404]	; (8003160 <main+0x2e8>)
 8002fcc:	6013      	str	r3, [r2, #0]
		  //-----------------Impresion de la ruta encontrada--------------------
		  send_path(file_path, grid_map, grid_map_row, grid_map_colum);
 8002fce:	4b64      	ldr	r3, [pc, #400]	; (8003160 <main+0x2e8>)
 8002fd0:	6818      	ldr	r0, [r3, #0]
 8002fd2:	4b5c      	ldr	r3, [pc, #368]	; (8003144 <main+0x2cc>)
 8002fd4:	781a      	ldrb	r2, [r3, #0]
 8002fd6:	4b5c      	ldr	r3, [pc, #368]	; (8003148 <main+0x2d0>)
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	4959      	ldr	r1, [pc, #356]	; (8003140 <main+0x2c8>)
 8002fdc:	f001 fa86 	bl	80044ec <send_path>
		  //Subimos bandera
		  flag_navegation_AStar = 1;
 8002fe0:	4b60      	ldr	r3, [pc, #384]	; (8003164 <main+0x2ec>)
 8002fe2:	2201      	movs	r2, #1
 8002fe4:	701a      	strb	r2, [r3, #0]
		  //Reinicamos banderas
		  flag_A_Star = 0;
 8002fe6:	4b53      	ldr	r3, [pc, #332]	; (8003134 <main+0x2bc>)
 8002fe8:	2200      	movs	r2, #0
 8002fea:	701a      	strb	r2, [r3, #0]
		  string_aStar_Complete = 0;
 8002fec:	4b52      	ldr	r3, [pc, #328]	; (8003138 <main+0x2c0>)
 8002fee:	2200      	movs	r2, #0
 8002ff0:	701a      	strb	r2, [r3, #0]
 8002ff2:	e000      	b.n	8002ff6 <main+0x17e>
		}
		else{  __NOP(); }
 8002ff4:	bf00      	nop


		//----------------------------Accion de seleccion de operacion--------------------------------
		if(flag_multioperation == 1)
 8002ff6:	4b5c      	ldr	r3, [pc, #368]	; (8003168 <main+0x2f0>)
 8002ff8:	781b      	ldrb	r3, [r3, #0]
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d16f      	bne.n	80030de <main+0x266>
		{
			//Verificamos el modo de operacion
			if(flag_mode == 0)
 8002ffe:	4b5b      	ldr	r3, [pc, #364]	; (800316c <main+0x2f4>)
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d16d      	bne.n	80030e2 <main+0x26a>
			{
				//Delay para espera la finalizacion del modo
				delay_ms(500);
 8003006:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800300a:	f004 faf9 	bl	8007600 <delay_ms>
				//Ejecucion de operacion
				switch(list_operation[counting_operation].operacion)
 800300e:	4b58      	ldr	r3, [pc, #352]	; (8003170 <main+0x2f8>)
 8003010:	781b      	ldrb	r3, [r3, #0]
 8003012:	4a58      	ldr	r2, [pc, #352]	; (8003174 <main+0x2fc>)
 8003014:	015b      	lsls	r3, r3, #5
 8003016:	4413      	add	r3, r2
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	2b02      	cmp	r3, #2
 800301c:	d047      	beq.n	80030ae <main+0x236>
 800301e:	2b02      	cmp	r3, #2
 8003020:	f300 80b0 	bgt.w	8003184 <main+0x30c>
 8003024:	2b00      	cmp	r3, #0
 8003026:	d002      	beq.n	800302e <main+0x1b6>
 8003028:	2b01      	cmp	r3, #1
 800302a:	d00b      	beq.n	8003044 <main+0x1cc>
						turn_itself(list_operation[counting_operation].grad_Rotative);
						//Aumentamos valor del contador
						counting_operation ++;
						break;
					}
					default:{ break; }
 800302c:	e0aa      	b.n	8003184 <main+0x30c>
						flag_multioperation = 0;
 800302e:	4b4e      	ldr	r3, [pc, #312]	; (8003168 <main+0x2f0>)
 8003030:	2200      	movs	r2, #0
 8003032:	701a      	strb	r2, [r3, #0]
						counting_operation = 0;
 8003034:	4b4e      	ldr	r3, [pc, #312]	; (8003170 <main+0x2f8>)
 8003036:	2200      	movs	r2, #0
 8003038:	701a      	strb	r2, [r3, #0]
						writeMsgForTXE(&handler_USART_USB, "Operaciones finalizadas");
 800303a:	494f      	ldr	r1, [pc, #316]	; (8003178 <main+0x300>)
 800303c:	484f      	ldr	r0, [pc, #316]	; (800317c <main+0x304>)
 800303e:	f004 fdf7 	bl	8007c30 <writeMsgForTXE>
						break;
 8003042:	e0a0      	b.n	8003186 <main+0x30e>
						change_coordinates_position(&parameter_Path_Robot, list_operation[counting_operation].x_destination, list_operation[counting_operation].y_destination,
 8003044:	4b4a      	ldr	r3, [pc, #296]	; (8003170 <main+0x2f8>)
 8003046:	781b      	ldrb	r3, [r3, #0]
 8003048:	4a4a      	ldr	r2, [pc, #296]	; (8003174 <main+0x2fc>)
 800304a:	015b      	lsls	r3, r3, #5
 800304c:	4413      	add	r3, r2
 800304e:	3308      	adds	r3, #8
 8003050:	ed93 7b00 	vldr	d7, [r3]
 8003054:	4b46      	ldr	r3, [pc, #280]	; (8003170 <main+0x2f8>)
 8003056:	781b      	ldrb	r3, [r3, #0]
 8003058:	4a46      	ldr	r2, [pc, #280]	; (8003174 <main+0x2fc>)
 800305a:	015b      	lsls	r3, r3, #5
 800305c:	4413      	add	r3, r2
 800305e:	3310      	adds	r3, #16
 8003060:	ed93 6b00 	vldr	d6, [r3]
 8003064:	4b46      	ldr	r3, [pc, #280]	; (8003180 <main+0x308>)
 8003066:	ed93 5b16 	vldr	d5, [r3, #88]	; 0x58
 800306a:	4b45      	ldr	r3, [pc, #276]	; (8003180 <main+0x308>)
 800306c:	ed93 4b18 	vldr	d4, [r3, #96]	; 0x60
 8003070:	eeb0 3a44 	vmov.f32	s6, s8
 8003074:	eef0 3a64 	vmov.f32	s7, s9
 8003078:	eeb0 2a45 	vmov.f32	s4, s10
 800307c:	eef0 2a65 	vmov.f32	s5, s11
 8003080:	eeb0 1a46 	vmov.f32	s2, s12
 8003084:	eef0 1a66 	vmov.f32	s3, s13
 8003088:	eeb0 0a47 	vmov.f32	s0, s14
 800308c:	eef0 0a67 	vmov.f32	s1, s15
 8003090:	483b      	ldr	r0, [pc, #236]	; (8003180 <main+0x308>)
 8003092:	f7ff fa89 	bl	80025a8 <change_coordinates_position>
						straight_line(duttySetPoint);
 8003096:	4b23      	ldr	r3, [pc, #140]	; (8003124 <main+0x2ac>)
 8003098:	781b      	ldrb	r3, [r3, #0]
 800309a:	4618      	mov	r0, r3
 800309c:	f001 facc 	bl	8004638 <straight_line>
						counting_operation++;
 80030a0:	4b33      	ldr	r3, [pc, #204]	; (8003170 <main+0x2f8>)
 80030a2:	781b      	ldrb	r3, [r3, #0]
 80030a4:	3301      	adds	r3, #1
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	4b31      	ldr	r3, [pc, #196]	; (8003170 <main+0x2f8>)
 80030aa:	701a      	strb	r2, [r3, #0]
						break;
 80030ac:	e06b      	b.n	8003186 <main+0x30e>
						turn_itself(list_operation[counting_operation].grad_Rotative);
 80030ae:	4b30      	ldr	r3, [pc, #192]	; (8003170 <main+0x2f8>)
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	4a30      	ldr	r2, [pc, #192]	; (8003174 <main+0x2fc>)
 80030b4:	015b      	lsls	r3, r3, #5
 80030b6:	4413      	add	r3, r2
 80030b8:	3318      	adds	r3, #24
 80030ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030be:	4610      	mov	r0, r2
 80030c0:	4619      	mov	r1, r3
 80030c2:	f7fd fd61 	bl	8000b88 <__aeabi_d2iz>
 80030c6:	4603      	mov	r3, r0
 80030c8:	b21b      	sxth	r3, r3
 80030ca:	4618      	mov	r0, r3
 80030cc:	f001 fbb8 	bl	8004840 <turn_itself>
						counting_operation ++;
 80030d0:	4b27      	ldr	r3, [pc, #156]	; (8003170 <main+0x2f8>)
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	3301      	adds	r3, #1
 80030d6:	b2da      	uxtb	r2, r3
 80030d8:	4b25      	ldr	r3, [pc, #148]	; (8003170 <main+0x2f8>)
 80030da:	701a      	strb	r2, [r3, #0]
						break;
 80030dc:	e053      	b.n	8003186 <main+0x30e>
				}
			}
		}
		else{ __NOP(); }
 80030de:	bf00      	nop
 80030e0:	e051      	b.n	8003186 <main+0x30e>
			}
 80030e2:	bf00      	nop
 80030e4:	e04f      	b.n	8003186 <main+0x30e>
 80030e6:	bf00      	nop
 80030e8:	aebc408e 	.word	0xaebc408e
 80030ec:	3f5bb05f 	.word	0x3f5bb05f
 80030f0:	573eab36 	.word	0x573eab36
 80030f4:	3fafb15b 	.word	0x3fafb15b
 80030f8:	e000ed00 	.word	0xe000ed00
 80030fc:	200002f4 	.word	0x200002f4
 8003100:	20000368 	.word	0x20000368
 8003104:	20000300 	.word	0x20000300
 8003108:	20000374 	.word	0x20000374
 800310c:	20009420 	.word	0x20009420
 8003110:	20000318 	.word	0x20000318
 8003114:	20009048 	.word	0x20009048
 8003118:	40105fa7 	.word	0x40105fa7
 800311c:	2000904c 	.word	0x2000904c
 8003120:	400facee 	.word	0x400facee
 8003124:	20000018 	.word	0x20000018
 8003128:	20009430 	.word	0x20009430
 800312c:	20000019 	.word	0x20000019
 8003130:	20009440 	.word	0x20009440
 8003134:	20008f51 	.word	0x20008f51
 8003138:	20008f50 	.word	0x20008f50
 800313c:	20008d70 	.word	0x20008d70
 8003140:	200003f0 	.word	0x200003f0
 8003144:	20008f3a 	.word	0x20008f3a
 8003148:	20008f3b 	.word	0x20008f3b
 800314c:	20008f3c 	.word	0x20008f3c
 8003150:	20008f48 	.word	0x20008f48
 8003154:	20008f4c 	.word	0x20008f4c
 8003158:	20008f40 	.word	0x20008f40
 800315c:	20008f44 	.word	0x20008f44
 8003160:	20008f34 	.word	0x20008f34
 8003164:	20008f52 	.word	0x20008f52
 8003168:	20009424 	.word	0x20009424
 800316c:	20009426 	.word	0x20009426
 8003170:	20009427 	.word	0x20009427
 8003174:	20009060 	.word	0x20009060
 8003178:	0800fbd8 	.word	0x0800fbd8
 800317c:	2000029c 	.word	0x2000029c
 8003180:	20008f78 	.word	0x20008f78
					default:{ break; }
 8003184:	bf00      	nop

		//--------------------------Accion especifica del modo-----------------------------
		if(flag_action == 1)
 8003186:	4bb4      	ldr	r3, [pc, #720]	; (8003458 <main+0x5e0>)
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	2b01      	cmp	r3, #1
 800318c:	f040 818c 	bne.w	80034a8 <main+0x630>
		{
			//Verificamos el modo de operacion
			if(flag_mode == 1)
 8003190:	4bb2      	ldr	r3, [pc, #712]	; (800345c <main+0x5e4>)
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	2b01      	cmp	r3, #1
 8003196:	f040 815a 	bne.w	800344e <main+0x5d6>
			{
				//Conversion de tiempo
				sampling_timer = ((float) time_accion/1000);
 800319a:	4bb1      	ldr	r3, [pc, #708]	; (8003460 <main+0x5e8>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	ee07 3a90 	vmov	s15, r3
 80031a2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80031a6:	eddf 6aaf 	vldr	s13, [pc, #700]	; 8003464 <main+0x5ec>
 80031aa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031ae:	edc7 7a05 	vstr	s15, [r7, #20]
				//Calculo odometria
				distance_c = (handler_Motor_R.parametersMotor.distance+handler_Motor_L.parametersMotor.distance)/2;  	//[mm]
 80031b2:	4bad      	ldr	r3, [pc, #692]	; (8003468 <main+0x5f0>)
 80031b4:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80031b8:	4bac      	ldr	r3, [pc, #688]	; (800346c <main+0x5f4>)
 80031ba:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80031be:	ee37 7a27 	vadd.f32	s14, s14, s15
 80031c2:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80031c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031ca:	edc7 7a04 	vstr	s15, [r7, #16]
				parameter_Posicion_Robot.xr_position += distance_c*(cos(parameter_Posicion_Robot.phi_relativo));        //[mm]
 80031ce:	4ba8      	ldr	r3, [pc, #672]	; (8003470 <main+0x5f8>)
 80031d0:	e9d3 ab06 	ldrd	sl, fp, [r3, #24]
 80031d4:	6938      	ldr	r0, [r7, #16]
 80031d6:	f7fd f9cf 	bl	8000578 <__aeabi_f2d>
 80031da:	e9c7 0100 	strd	r0, r1, [r7]
 80031de:	4ba4      	ldr	r3, [pc, #656]	; (8003470 <main+0x5f8>)
 80031e0:	ed93 7b02 	vldr	d7, [r3, #8]
 80031e4:	eeb0 0a47 	vmov.f32	s0, s14
 80031e8:	eef0 0a67 	vmov.f32	s1, s15
 80031ec:	f00a f820 	bl	800d230 <cos>
 80031f0:	ec53 2b10 	vmov	r2, r3, d0
 80031f4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80031f8:	f7fd fa16 	bl	8000628 <__aeabi_dmul>
 80031fc:	4602      	mov	r2, r0
 80031fe:	460b      	mov	r3, r1
 8003200:	4650      	mov	r0, sl
 8003202:	4659      	mov	r1, fp
 8003204:	f7fd f85a 	bl	80002bc <__adddf3>
 8003208:	4602      	mov	r2, r0
 800320a:	460b      	mov	r3, r1
 800320c:	4998      	ldr	r1, [pc, #608]	; (8003470 <main+0x5f8>)
 800320e:	e9c1 2306 	strd	r2, r3, [r1, #24]
				parameter_Posicion_Robot.yr_position += distance_c*(sin(parameter_Posicion_Robot.phi_relativo));       //[mm]
 8003212:	4b97      	ldr	r3, [pc, #604]	; (8003470 <main+0x5f8>)
 8003214:	e9d3 ab08 	ldrd	sl, fp, [r3, #32]
 8003218:	6938      	ldr	r0, [r7, #16]
 800321a:	f7fd f9ad 	bl	8000578 <__aeabi_f2d>
 800321e:	e9c7 0100 	strd	r0, r1, [r7]
 8003222:	4b93      	ldr	r3, [pc, #588]	; (8003470 <main+0x5f8>)
 8003224:	ed93 7b02 	vldr	d7, [r3, #8]
 8003228:	eeb0 0a47 	vmov.f32	s0, s14
 800322c:	eef0 0a67 	vmov.f32	s1, s15
 8003230:	f00a f89a 	bl	800d368 <sin>
 8003234:	ec53 2b10 	vmov	r2, r3, d0
 8003238:	e9d7 0100 	ldrd	r0, r1, [r7]
 800323c:	f7fd f9f4 	bl	8000628 <__aeabi_dmul>
 8003240:	4602      	mov	r2, r0
 8003242:	460b      	mov	r3, r1
 8003244:	4650      	mov	r0, sl
 8003246:	4659      	mov	r1, fp
 8003248:	f7fd f838 	bl	80002bc <__adddf3>
 800324c:	4602      	mov	r2, r0
 800324e:	460b      	mov	r3, r1
 8003250:	4987      	ldr	r1, [pc, #540]	; (8003470 <main+0x5f8>)
 8003252:	e9c1 2308 	strd	r2, r3, [r1, #32]
				//Paso de c.relativa a c.globales
				parameter_Posicion_Robot.xg_position = parameter_Posicion_Robot.xg_position_inicial + parameter_Posicion_Robot.xr_position*cos_cal - parameter_Posicion_Robot.yr_position*sin_cal;
 8003256:	4b86      	ldr	r3, [pc, #536]	; (8003470 <main+0x5f8>)
 8003258:	e9d3 ab0a 	ldrd	sl, fp, [r3, #40]	; 0x28
 800325c:	4b84      	ldr	r3, [pc, #528]	; (8003470 <main+0x5f8>)
 800325e:	ed93 7b06 	vldr	d7, [r3, #24]
 8003262:	ed87 7b00 	vstr	d7, [r7]
 8003266:	4b83      	ldr	r3, [pc, #524]	; (8003474 <main+0x5fc>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4618      	mov	r0, r3
 800326c:	f7fd f984 	bl	8000578 <__aeabi_f2d>
 8003270:	4602      	mov	r2, r0
 8003272:	460b      	mov	r3, r1
 8003274:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003278:	f7fd f9d6 	bl	8000628 <__aeabi_dmul>
 800327c:	4602      	mov	r2, r0
 800327e:	460b      	mov	r3, r1
 8003280:	4650      	mov	r0, sl
 8003282:	4659      	mov	r1, fp
 8003284:	f7fd f81a 	bl	80002bc <__adddf3>
 8003288:	4602      	mov	r2, r0
 800328a:	460b      	mov	r3, r1
 800328c:	e9c7 2300 	strd	r2, r3, [r7]
 8003290:	4b77      	ldr	r3, [pc, #476]	; (8003470 <main+0x5f8>)
 8003292:	e9d3 ab08 	ldrd	sl, fp, [r3, #32]
 8003296:	4b78      	ldr	r3, [pc, #480]	; (8003478 <main+0x600>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4618      	mov	r0, r3
 800329c:	f7fd f96c 	bl	8000578 <__aeabi_f2d>
 80032a0:	4602      	mov	r2, r0
 80032a2:	460b      	mov	r3, r1
 80032a4:	4650      	mov	r0, sl
 80032a6:	4659      	mov	r1, fp
 80032a8:	f7fd f9be 	bl	8000628 <__aeabi_dmul>
 80032ac:	4602      	mov	r2, r0
 80032ae:	460b      	mov	r3, r1
 80032b0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80032b4:	f7fd f800 	bl	80002b8 <__aeabi_dsub>
 80032b8:	4602      	mov	r2, r0
 80032ba:	460b      	mov	r3, r1
 80032bc:	496c      	ldr	r1, [pc, #432]	; (8003470 <main+0x5f8>)
 80032be:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
				parameter_Posicion_Robot.yg_position = parameter_Posicion_Robot.yg_position_inicial + parameter_Posicion_Robot.xr_position*sin_cal + parameter_Posicion_Robot.yr_position*cos_cal;
 80032c2:	4b6b      	ldr	r3, [pc, #428]	; (8003470 <main+0x5f8>)
 80032c4:	e9d3 ab0c 	ldrd	sl, fp, [r3, #48]	; 0x30
 80032c8:	4b69      	ldr	r3, [pc, #420]	; (8003470 <main+0x5f8>)
 80032ca:	ed93 7b06 	vldr	d7, [r3, #24]
 80032ce:	ed87 7b00 	vstr	d7, [r7]
 80032d2:	4b69      	ldr	r3, [pc, #420]	; (8003478 <main+0x600>)
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4618      	mov	r0, r3
 80032d8:	f7fd f94e 	bl	8000578 <__aeabi_f2d>
 80032dc:	4602      	mov	r2, r0
 80032de:	460b      	mov	r3, r1
 80032e0:	e9d7 0100 	ldrd	r0, r1, [r7]
 80032e4:	f7fd f9a0 	bl	8000628 <__aeabi_dmul>
 80032e8:	4602      	mov	r2, r0
 80032ea:	460b      	mov	r3, r1
 80032ec:	4650      	mov	r0, sl
 80032ee:	4659      	mov	r1, fp
 80032f0:	f7fc ffe4 	bl	80002bc <__adddf3>
 80032f4:	4602      	mov	r2, r0
 80032f6:	460b      	mov	r3, r1
 80032f8:	e9c7 2300 	strd	r2, r3, [r7]
 80032fc:	4b5c      	ldr	r3, [pc, #368]	; (8003470 <main+0x5f8>)
 80032fe:	e9d3 ab08 	ldrd	sl, fp, [r3, #32]
 8003302:	4b5c      	ldr	r3, [pc, #368]	; (8003474 <main+0x5fc>)
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	4618      	mov	r0, r3
 8003308:	f7fd f936 	bl	8000578 <__aeabi_f2d>
 800330c:	4602      	mov	r2, r0
 800330e:	460b      	mov	r3, r1
 8003310:	4650      	mov	r0, sl
 8003312:	4659      	mov	r1, fp
 8003314:	f7fd f988 	bl	8000628 <__aeabi_dmul>
 8003318:	4602      	mov	r2, r0
 800331a:	460b      	mov	r3, r1
 800331c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003320:	f7fc ffcc 	bl	80002bc <__adddf3>
 8003324:	4602      	mov	r2, r0
 8003326:	460b      	mov	r3, r1
 8003328:	4951      	ldr	r1, [pc, #324]	; (8003470 <main+0x5f8>)
 800332a:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
				//Convertimos el valor y imprimemos
				sprintf(bufferMsg,"&%#.4f\t%#.4f\n", parameter_Posicion_Robot.xg_position , parameter_Posicion_Robot.yg_position);
 800332e:	4b50      	ldr	r3, [pc, #320]	; (8003470 <main+0x5f8>)
 8003330:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003334:	4b4e      	ldr	r3, [pc, #312]	; (8003470 <main+0x5f8>)
 8003336:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 800333a:	e9cd 2300 	strd	r2, r3, [sp]
 800333e:	4602      	mov	r2, r0
 8003340:	460b      	mov	r3, r1
 8003342:	494e      	ldr	r1, [pc, #312]	; (800347c <main+0x604>)
 8003344:	484e      	ldr	r0, [pc, #312]	; (8003480 <main+0x608>)
 8003346:	f005 fd35 	bl	8008db4 <siprintf>
				writeMsgForTXE(&handler_USART_USB, bufferMsg);
 800334a:	494d      	ldr	r1, [pc, #308]	; (8003480 <main+0x608>)
 800334c:	484d      	ldr	r0, [pc, #308]	; (8003484 <main+0x60c>)
 800334e:	f004 fc6f 	bl	8007c30 <writeMsgForTXE>
				//Control PID para la distancia
				distance_recta = (distance_to_straight_line(&parameter_Path_Robot, parameter_Posicion_Robot.xg_position, parameter_Posicion_Robot.yg_position))/1000;
 8003352:	4b47      	ldr	r3, [pc, #284]	; (8003470 <main+0x5f8>)
 8003354:	ed93 7b0e 	vldr	d7, [r3, #56]	; 0x38
 8003358:	4b45      	ldr	r3, [pc, #276]	; (8003470 <main+0x5f8>)
 800335a:	ed93 6b10 	vldr	d6, [r3, #64]	; 0x40
 800335e:	eeb0 1a46 	vmov.f32	s2, s12
 8003362:	eef0 1a66 	vmov.f32	s3, s13
 8003366:	eeb0 0a47 	vmov.f32	s0, s14
 800336a:	eef0 0a67 	vmov.f32	s1, s15
 800336e:	4846      	ldr	r0, [pc, #280]	; (8003488 <main+0x610>)
 8003370:	f7ff fa2e 	bl	80027d0 <distance_to_straight_line>
 8003374:	ec51 0b10 	vmov	r0, r1, d0
 8003378:	f04f 0200 	mov.w	r2, #0
 800337c:	4b43      	ldr	r3, [pc, #268]	; (800348c <main+0x614>)
 800337e:	f7fd fa7d 	bl	800087c <__aeabi_ddiv>
 8003382:	4602      	mov	r2, r0
 8003384:	460b      	mov	r3, r1
 8003386:	4610      	mov	r0, r2
 8003388:	4619      	mov	r1, r3
 800338a:	f7fd fc45 	bl	8000c18 <__aeabi_d2f>
 800338e:	4603      	mov	r3, r0
 8003390:	4a3f      	ldr	r2, [pc, #252]	; (8003490 <main+0x618>)
 8003392:	6013      	str	r3, [r2, #0]
				PID_simple(&parameter_PID_distace, sampling_timer, 0,  distance_recta);
 8003394:	4b3e      	ldr	r3, [pc, #248]	; (8003490 <main+0x618>)
 8003396:	edd3 7a00 	vldr	s15, [r3]
 800339a:	eeb0 1a67 	vmov.f32	s2, s15
 800339e:	eddf 0a3d 	vldr	s1, [pc, #244]	; 8003494 <main+0x61c>
 80033a2:	ed97 0a05 	vldr	s0, [r7, #20]
 80033a6:	483c      	ldr	r0, [pc, #240]	; (8003498 <main+0x620>)
 80033a8:	f001 fcda 	bl	8004d60 <PID_simple>
				//Aplicacndo correcion
				vel_Setpoint_L = velSetPoint - parameter_PID_distace.u;
 80033ac:	4b3b      	ldr	r3, [pc, #236]	; (800349c <main+0x624>)
 80033ae:	ed93 7a00 	vldr	s14, [r3]
 80033b2:	4b39      	ldr	r3, [pc, #228]	; (8003498 <main+0x620>)
 80033b4:	edd3 7a00 	vldr	s15, [r3]
 80033b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80033bc:	4b38      	ldr	r3, [pc, #224]	; (80034a0 <main+0x628>)
 80033be:	edc3 7a00 	vstr	s15, [r3]
				vel_Setpoint_R = velSetPoint + parameter_PID_distace.u;
 80033c2:	4b35      	ldr	r3, [pc, #212]	; (8003498 <main+0x620>)
 80033c4:	ed93 7a00 	vldr	s14, [r3]
 80033c8:	4b34      	ldr	r3, [pc, #208]	; (800349c <main+0x624>)
 80033ca:	edd3 7a00 	vldr	s15, [r3]
 80033ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80033d2:	4b34      	ldr	r3, [pc, #208]	; (80034a4 <main+0x62c>)
 80033d4:	edc3 7a00 	vstr	s15, [r3]
				//Aplicacion del PID
				PID_simple(&handler_Motor_L.parametersMotor.parametersPID, sampling_timer, vel_Setpoint_L,  handler_Motor_L.parametersMotor.velocity);
 80033d8:	4b31      	ldr	r3, [pc, #196]	; (80034a0 <main+0x628>)
 80033da:	edd3 7a00 	vldr	s15, [r3]
 80033de:	4b23      	ldr	r3, [pc, #140]	; (800346c <main+0x5f4>)
 80033e0:	ed93 7a08 	vldr	s14, [r3, #32]
 80033e4:	eeb0 1a47 	vmov.f32	s2, s14
 80033e8:	eef0 0a67 	vmov.f32	s1, s15
 80033ec:	ed97 0a05 	vldr	s0, [r7, #20]
 80033f0:	481e      	ldr	r0, [pc, #120]	; (800346c <main+0x5f4>)
 80033f2:	f001 fcb5 	bl	8004d60 <PID_simple>
				PID_simple(&handler_Motor_R.parametersMotor.parametersPID, sampling_timer, vel_Setpoint_R,  handler_Motor_R.parametersMotor.velocity);
 80033f6:	4b2b      	ldr	r3, [pc, #172]	; (80034a4 <main+0x62c>)
 80033f8:	edd3 7a00 	vldr	s15, [r3]
 80033fc:	4b1a      	ldr	r3, [pc, #104]	; (8003468 <main+0x5f0>)
 80033fe:	ed93 7a08 	vldr	s14, [r3, #32]
 8003402:	eeb0 1a47 	vmov.f32	s2, s14
 8003406:	eef0 0a67 	vmov.f32	s1, s15
 800340a:	ed97 0a05 	vldr	s0, [r7, #20]
 800340e:	4816      	ldr	r0, [pc, #88]	; (8003468 <main+0x5f0>)
 8003410:	f001 fca6 	bl	8004d60 <PID_simple>
				//Cambiamos valores
				handler_Motor_L.configMotor.new_dutty += handler_Motor_L.parametersMotor.parametersPID.u;
 8003414:	4b15      	ldr	r3, [pc, #84]	; (800346c <main+0x5f4>)
 8003416:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800341a:	4b14      	ldr	r3, [pc, #80]	; (800346c <main+0x5f4>)
 800341c:	edd3 7a00 	vldr	s15, [r3]
 8003420:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003424:	4b11      	ldr	r3, [pc, #68]	; (800346c <main+0x5f4>)
 8003426:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
				handler_Motor_R.configMotor.new_dutty += handler_Motor_R.parametersMotor.parametersPID.u;
 800342a:	4b0f      	ldr	r3, [pc, #60]	; (8003468 <main+0x5f0>)
 800342c:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8003430:	4b0d      	ldr	r3, [pc, #52]	; (8003468 <main+0x5f0>)
 8003432:	edd3 7a00 	vldr	s15, [r3]
 8003436:	ee77 7a27 	vadd.f32	s15, s14, s15
 800343a:	4b0b      	ldr	r3, [pc, #44]	; (8003468 <main+0x5f0>)
 800343c:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
				//Correccion del dutty
				correction(&handler_Motor_L);
 8003440:	480a      	ldr	r0, [pc, #40]	; (800346c <main+0x5f4>)
 8003442:	f001 fce9 	bl	8004e18 <correction>
				correction(&handler_Motor_R);
 8003446:	4808      	ldr	r0, [pc, #32]	; (8003468 <main+0x5f0>)
 8003448:	f001 fce6 	bl	8004e18 <correction>
 800344c:	e000      	b.n	8003450 <main+0x5d8>
			}
			else{ __NOP(); }
 800344e:	bf00      	nop
			//Bajamos Bandera
			flag_action = 0;
 8003450:	4b01      	ldr	r3, [pc, #4]	; (8003458 <main+0x5e0>)
 8003452:	2200      	movs	r2, #0
 8003454:	701a      	strb	r2, [r3, #0]
 8003456:	e028      	b.n	80034aa <main+0x632>
 8003458:	20009425 	.word	0x20009425
 800345c:	20009426 	.word	0x20009426
 8003460:	20009434 	.word	0x20009434
 8003464:	447a0000 	.word	0x447a0000
 8003468:	20000318 	.word	0x20000318
 800346c:	2000038c 	.word	0x2000038c
 8003470:	20008fe0 	.word	0x20008fe0
 8003474:	20009038 	.word	0x20009038
 8003478:	2000903c 	.word	0x2000903c
 800347c:	0800fbf0 	.word	0x0800fbf0
 8003480:	200002a8 	.word	0x200002a8
 8003484:	2000029c 	.word	0x2000029c
 8003488:	20008f78 	.word	0x20008f78
 800348c:	408f4000 	.word	0x408f4000
 8003490:	20009480 	.word	0x20009480
 8003494:	00000000 	.word	0x00000000
 8003498:	20008f58 	.word	0x20008f58
 800349c:	20009430 	.word	0x20009430
 80034a0:	2000942c 	.word	0x2000942c
 80034a4:	20009428 	.word	0x20009428
		}
		else{ __NOP(); }
 80034a8:	bf00      	nop


		//------------------------------Accion para finalizar modo------------------------------------
		//Verificamos las condiciones de parada
		if(flag_mode==1)
 80034aa:	4b2e      	ldr	r3, [pc, #184]	; (8003564 <main+0x6ec>)
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	2b01      	cmp	r3, #1
 80034b0:	d130      	bne.n	8003514 <main+0x69c>
		{
			if(distance_traveled(&parameter_Path_Robot, parameter_Posicion_Robot.xg_position, parameter_Posicion_Robot.yg_position)>parameter_Path_Robot.line_Distance){
 80034b2:	4b2d      	ldr	r3, [pc, #180]	; (8003568 <main+0x6f0>)
 80034b4:	ed93 7b0e 	vldr	d7, [r3, #56]	; 0x38
 80034b8:	4b2b      	ldr	r3, [pc, #172]	; (8003568 <main+0x6f0>)
 80034ba:	ed93 6b10 	vldr	d6, [r3, #64]	; 0x40
 80034be:	eeb0 1a46 	vmov.f32	s2, s12
 80034c2:	eef0 1a66 	vmov.f32	s3, s13
 80034c6:	eeb0 0a47 	vmov.f32	s0, s14
 80034ca:	eef0 0a67 	vmov.f32	s1, s15
 80034ce:	4827      	ldr	r0, [pc, #156]	; (800356c <main+0x6f4>)
 80034d0:	f7ff f9c2 	bl	8002858 <distance_traveled>
 80034d4:	ec5b ab10 	vmov	sl, fp, d0
 80034d8:	4b24      	ldr	r3, [pc, #144]	; (800356c <main+0x6f4>)
 80034da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034dc:	4618      	mov	r0, r3
 80034de:	f7fd f839 	bl	8000554 <__aeabi_i2d>
 80034e2:	4602      	mov	r2, r0
 80034e4:	460b      	mov	r3, r1
 80034e6:	4650      	mov	r0, sl
 80034e8:	4659      	mov	r1, fp
 80034ea:	f7fd fb2d 	bl	8000b48 <__aeabi_dcmpgt>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d036      	beq.n	8003562 <main+0x6ea>
				//desactivamos los motores
				status_motor(RESET);
 80034f4:	2000      	movs	r0, #0
 80034f6:	f001 fccd 	bl	8004e94 <status_motor>
				//Guardamos la posicion final
				parameter_Posicion_Robot.xg_position_inicial = parameter_Posicion_Robot.xg_position;
 80034fa:	4b1b      	ldr	r3, [pc, #108]	; (8003568 <main+0x6f0>)
 80034fc:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8003500:	4919      	ldr	r1, [pc, #100]	; (8003568 <main+0x6f0>)
 8003502:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
				parameter_Posicion_Robot.yg_position_inicial = parameter_Posicion_Robot.yg_position;
 8003506:	4b18      	ldr	r3, [pc, #96]	; (8003568 <main+0x6f0>)
 8003508:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 800350c:	4916      	ldr	r1, [pc, #88]	; (8003568 <main+0x6f0>)
 800350e:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
 8003512:	e506      	b.n	8002f22 <main+0xaa>
			}
		}
		else if(flag_mode==2)
 8003514:	4b13      	ldr	r3, [pc, #76]	; (8003564 <main+0x6ec>)
 8003516:	781b      	ldrb	r3, [r3, #0]
 8003518:	2b02      	cmp	r3, #2
 800351a:	d121      	bne.n	8003560 <main+0x6e8>
		{
			if(fabs(ang_complementary) > fabs(parameter_Path_Robot.rotative_Grad_Relative)){
 800351c:	4b14      	ldr	r3, [pc, #80]	; (8003570 <main+0x6f8>)
 800351e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003522:	4614      	mov	r4, r2
 8003524:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8003528:	4b10      	ldr	r3, [pc, #64]	; (800356c <main+0x6f4>)
 800352a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800352c:	4618      	mov	r0, r3
 800352e:	f7fd f811 	bl	8000554 <__aeabi_i2d>
 8003532:	4602      	mov	r2, r0
 8003534:	460b      	mov	r3, r1
 8003536:	4690      	mov	r8, r2
 8003538:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 800353c:	4642      	mov	r2, r8
 800353e:	464b      	mov	r3, r9
 8003540:	4620      	mov	r0, r4
 8003542:	4629      	mov	r1, r5
 8003544:	f7fd fb00 	bl	8000b48 <__aeabi_dcmpgt>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d009      	beq.n	8003562 <main+0x6ea>
				//Paramos los motores
				status_motor(RESET);
 800354e:	2000      	movs	r0, #0
 8003550:	f001 fca0 	bl	8004e94 <status_motor>
				updateDirMotor(handler_Motor_Execute);
 8003554:	4b07      	ldr	r3, [pc, #28]	; (8003574 <main+0x6fc>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	4618      	mov	r0, r3
 800355a:	f7fe fe9a 	bl	8002292 <updateDirMotor>
 800355e:	e4e0      	b.n	8002f22 <main+0xaa>
			}
		}
		else{ __NOP(); }
 8003560:	bf00      	nop
		if(commandComplete==1)
 8003562:	e4de      	b.n	8002f22 <main+0xaa>
 8003564:	20009426 	.word	0x20009426
 8003568:	20008fe0 	.word	0x20008fe0
 800356c:	20008f78 	.word	0x20008f78
 8003570:	20009058 	.word	0x20009058
 8003574:	20009420 	.word	0x20009420

08003578 <int_Hardware>:



//------------------------------Inicio Configuracion del microcontrolador------------------------------------------
void int_Hardware(void)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af02      	add	r7, sp, #8
	//-------------------------PIN_MCO2--------------------------------
	//---------------PIN: PC9----------------
	//------------AF0: MCO_2----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MCO2.pGPIOx = GPIOC;
 800357e:	4bae      	ldr	r3, [pc, #696]	; (8003838 <int_Hardware+0x2c0>)
 8003580:	4aae      	ldr	r2, [pc, #696]	; (800383c <int_Hardware+0x2c4>)
 8003582:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MCO2.GPIO_PinConfig.GPIO_PinNumber = PIN_8; 						//PIN_x, 0-15
 8003584:	4bac      	ldr	r3, [pc, #688]	; (8003838 <int_Hardware+0x2c0>)
 8003586:	2208      	movs	r2, #8
 8003588:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MCO2, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 800358a:	2300      	movs	r3, #0
 800358c:	9301      	str	r3, [sp, #4]
 800358e:	2300      	movs	r3, #0
 8003590:	9300      	str	r3, [sp, #0]
 8003592:	2301      	movs	r3, #1
 8003594:	2200      	movs	r2, #0
 8003596:	2101      	movs	r1, #1
 8003598:	48a7      	ldr	r0, [pc, #668]	; (8003838 <int_Hardware+0x2c0>)
 800359a:	f003 f865 	bl	8006668 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MCO2);
 800359e:	48a6      	ldr	r0, [pc, #664]	; (8003838 <int_Hardware+0x2c0>)
 80035a0:	f003 f884 	bl	80066ac <GPIO_Config>
	//-------------------Inicio de Configuracion GPIOx-----------------------

	//---------------------------BlinkyLed--------------------------------
	//---------------PIN: PA5----------------
	//Definimos el periferico GPIOx a usar.
	handler_BlinkyPin.pGPIOx = GPIOA;
 80035a4:	4ba6      	ldr	r3, [pc, #664]	; (8003840 <int_Hardware+0x2c8>)
 80035a6:	4aa7      	ldr	r2, [pc, #668]	; (8003844 <int_Hardware+0x2cc>)
 80035a8:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_BlinkyPin.GPIO_PinConfig.GPIO_PinNumber = PIN_5; 						//PIN_x, 0-15
 80035aa:	4ba5      	ldr	r3, [pc, #660]	; (8003840 <int_Hardware+0x2c8>)
 80035ac:	2205      	movs	r2, #5
 80035ae:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_BlinkyPin, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 80035b0:	2300      	movs	r3, #0
 80035b2:	9301      	str	r3, [sp, #4]
 80035b4:	2300      	movs	r3, #0
 80035b6:	9300      	str	r3, [sp, #0]
 80035b8:	2301      	movs	r3, #1
 80035ba:	2200      	movs	r2, #0
 80035bc:	2101      	movs	r1, #1
 80035be:	48a0      	ldr	r0, [pc, #640]	; (8003840 <int_Hardware+0x2c8>)
 80035c0:	f003 f852 	bl	8006668 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_BlinkyPin);
 80035c4:	489e      	ldr	r0, [pc, #632]	; (8003840 <int_Hardware+0x2c8>)
 80035c6:	f003 f871 	bl	80066ac <GPIO_Config>

	//---------------------------USART--------------------------------
	//---------------PIN: PA9----------------
	//------------AF7: USART1_TX----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_USB_TX.pGPIOx = GPIOA;
 80035ca:	4b9f      	ldr	r3, [pc, #636]	; (8003848 <int_Hardware+0x2d0>)
 80035cc:	4a9d      	ldr	r2, [pc, #628]	; (8003844 <int_Hardware+0x2cc>)
 80035ce:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_USB_TX.GPIO_PinConfig.GPIO_PinNumber = PIN_2; 						//PIN_x, 0-15
 80035d0:	4b9d      	ldr	r3, [pc, #628]	; (8003848 <int_Hardware+0x2d0>)
 80035d2:	2202      	movs	r2, #2
 80035d4:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_USB_TX, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF7);
 80035d6:	2307      	movs	r3, #7
 80035d8:	9301      	str	r3, [sp, #4]
 80035da:	2300      	movs	r3, #0
 80035dc:	9300      	str	r3, [sp, #0]
 80035de:	2301      	movs	r3, #1
 80035e0:	2200      	movs	r2, #0
 80035e2:	2102      	movs	r1, #2
 80035e4:	4898      	ldr	r0, [pc, #608]	; (8003848 <int_Hardware+0x2d0>)
 80035e6:	f003 f83f 	bl	8006668 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_USB_TX);
 80035ea:	4897      	ldr	r0, [pc, #604]	; (8003848 <int_Hardware+0x2d0>)
 80035ec:	f003 f85e 	bl	80066ac <GPIO_Config>

	//---------------PIN: PA10----------------
	//------------AF7: USART1_RX----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_USB_RX.pGPIOx = GPIOA;
 80035f0:	4b96      	ldr	r3, [pc, #600]	; (800384c <int_Hardware+0x2d4>)
 80035f2:	4a94      	ldr	r2, [pc, #592]	; (8003844 <int_Hardware+0x2cc>)
 80035f4:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utiliza
	handler_GPIO_USB_RX.GPIO_PinConfig.GPIO_PinNumber = PIN_3; 						//PIN_x, 0-15
 80035f6:	4b95      	ldr	r3, [pc, #596]	; (800384c <int_Hardware+0x2d4>)
 80035f8:	2203      	movs	r2, #3
 80035fa:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_USB_RX, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF7);
 80035fc:	2307      	movs	r3, #7
 80035fe:	9301      	str	r3, [sp, #4]
 8003600:	2300      	movs	r3, #0
 8003602:	9300      	str	r3, [sp, #0]
 8003604:	2301      	movs	r3, #1
 8003606:	2200      	movs	r2, #0
 8003608:	2102      	movs	r1, #2
 800360a:	4890      	ldr	r0, [pc, #576]	; (800384c <int_Hardware+0x2d4>)
 800360c:	f003 f82c 	bl	8006668 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_USB_RX);
 8003610:	488e      	ldr	r0, [pc, #568]	; (800384c <int_Hardware+0x2d4>)
 8003612:	f003 f84b 	bl	80066ac <GPIO_Config>
	//---------------------------Motor Derecho--------------------------------
	//----------------------PWM--------------------
	//---------------PIN: PA0----------------
	//------------AF2: TIM5_CH1----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorR.pGPIOx = GPIOA;
 8003616:	4b8e      	ldr	r3, [pc, #568]	; (8003850 <int_Hardware+0x2d8>)
 8003618:	4a8a      	ldr	r2, [pc, #552]	; (8003844 <int_Hardware+0x2cc>)
 800361a:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorR.GPIO_PinConfig.GPIO_PinNumber = PIN_0; 						//PIN_x, 0-15
 800361c:	4b8c      	ldr	r3, [pc, #560]	; (8003850 <int_Hardware+0x2d8>)
 800361e:	2200      	movs	r2, #0
 8003620:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorR, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF2);
 8003622:	2302      	movs	r3, #2
 8003624:	9301      	str	r3, [sp, #4]
 8003626:	2300      	movs	r3, #0
 8003628:	9300      	str	r3, [sp, #0]
 800362a:	2301      	movs	r3, #1
 800362c:	2200      	movs	r2, #0
 800362e:	2102      	movs	r1, #2
 8003630:	4887      	ldr	r0, [pc, #540]	; (8003850 <int_Hardware+0x2d8>)
 8003632:	f003 f819 	bl	8006668 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorR);
 8003636:	4886      	ldr	r0, [pc, #536]	; (8003850 <int_Hardware+0x2d8>)
 8003638:	f003 f838 	bl	80066ac <GPIO_Config>
	//---------------Direccion--------------------
	//---------------PIN: PC12----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorR_IN.pGPIOx = GPIOC;
 800363c:	4b85      	ldr	r3, [pc, #532]	; (8003854 <int_Hardware+0x2dc>)
 800363e:	4a7f      	ldr	r2, [pc, #508]	; (800383c <int_Hardware+0x2c4>)
 8003640:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorR_IN.GPIO_PinConfig.GPIO_PinNumber = PIN_12; 						//PIN_x, 0-15
 8003642:	4b84      	ldr	r3, [pc, #528]	; (8003854 <int_Hardware+0x2dc>)
 8003644:	220c      	movs	r2, #12
 8003646:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorR_IN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8003648:	2300      	movs	r3, #0
 800364a:	9301      	str	r3, [sp, #4]
 800364c:	2300      	movs	r3, #0
 800364e:	9300      	str	r3, [sp, #0]
 8003650:	2301      	movs	r3, #1
 8003652:	2200      	movs	r2, #0
 8003654:	2101      	movs	r1, #1
 8003656:	487f      	ldr	r0, [pc, #508]	; (8003854 <int_Hardware+0x2dc>)
 8003658:	f003 f806 	bl	8006668 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorR_IN);
 800365c:	487d      	ldr	r0, [pc, #500]	; (8003854 <int_Hardware+0x2dc>)
 800365e:	f003 f825 	bl	80066ac <GPIO_Config>
	//------------Enable------------------------
	//---------------PIN: PC10----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorR_EN.pGPIOx = GPIOC;
 8003662:	4b7d      	ldr	r3, [pc, #500]	; (8003858 <int_Hardware+0x2e0>)
 8003664:	4a75      	ldr	r2, [pc, #468]	; (800383c <int_Hardware+0x2c4>)
 8003666:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorR_EN.GPIO_PinConfig.GPIO_PinNumber = PIN_10; 						//PIN_x, 0-15
 8003668:	4b7b      	ldr	r3, [pc, #492]	; (8003858 <int_Hardware+0x2e0>)
 800366a:	220a      	movs	r2, #10
 800366c:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorR_EN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 800366e:	2300      	movs	r3, #0
 8003670:	9301      	str	r3, [sp, #4]
 8003672:	2300      	movs	r3, #0
 8003674:	9300      	str	r3, [sp, #0]
 8003676:	2301      	movs	r3, #1
 8003678:	2200      	movs	r2, #0
 800367a:	2101      	movs	r1, #1
 800367c:	4876      	ldr	r0, [pc, #472]	; (8003858 <int_Hardware+0x2e0>)
 800367e:	f002 fff3 	bl	8006668 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorR_EN);
 8003682:	4875      	ldr	r0, [pc, #468]	; (8003858 <int_Hardware+0x2e0>)
 8003684:	f003 f812 	bl	80066ac <GPIO_Config>
	//---------------------------Motor Izquierdo--------------------------------
	//----------------------PWM--------------------
	//---------------PIN: PA1----------------
	//------------AF2: TIM5_CH2----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorL.pGPIOx = GPIOA;
 8003688:	4b74      	ldr	r3, [pc, #464]	; (800385c <int_Hardware+0x2e4>)
 800368a:	4a6e      	ldr	r2, [pc, #440]	; (8003844 <int_Hardware+0x2cc>)
 800368c:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorL.GPIO_PinConfig.GPIO_PinNumber = PIN_1; 						//PIN_x, 0-15
 800368e:	4b73      	ldr	r3, [pc, #460]	; (800385c <int_Hardware+0x2e4>)
 8003690:	2201      	movs	r2, #1
 8003692:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorL, GPIO_MODE_ALTFN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF2);
 8003694:	2302      	movs	r3, #2
 8003696:	9301      	str	r3, [sp, #4]
 8003698:	2300      	movs	r3, #0
 800369a:	9300      	str	r3, [sp, #0]
 800369c:	2301      	movs	r3, #1
 800369e:	2200      	movs	r2, #0
 80036a0:	2102      	movs	r1, #2
 80036a2:	486e      	ldr	r0, [pc, #440]	; (800385c <int_Hardware+0x2e4>)
 80036a4:	f002 ffe0 	bl	8006668 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorL);
 80036a8:	486c      	ldr	r0, [pc, #432]	; (800385c <int_Hardware+0x2e4>)
 80036aa:	f002 ffff 	bl	80066ac <GPIO_Config>
	//---------------Direccion--------------------
	//---------------PIN: PD2----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorL_IN.pGPIOx = GPIOD;
 80036ae:	4b6c      	ldr	r3, [pc, #432]	; (8003860 <int_Hardware+0x2e8>)
 80036b0:	4a6c      	ldr	r2, [pc, #432]	; (8003864 <int_Hardware+0x2ec>)
 80036b2:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorL_IN.GPIO_PinConfig.GPIO_PinNumber = PIN_2; 						//PIN_x, 0-15
 80036b4:	4b6a      	ldr	r3, [pc, #424]	; (8003860 <int_Hardware+0x2e8>)
 80036b6:	2202      	movs	r2, #2
 80036b8:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorL_IN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 80036ba:	2300      	movs	r3, #0
 80036bc:	9301      	str	r3, [sp, #4]
 80036be:	2300      	movs	r3, #0
 80036c0:	9300      	str	r3, [sp, #0]
 80036c2:	2301      	movs	r3, #1
 80036c4:	2200      	movs	r2, #0
 80036c6:	2101      	movs	r1, #1
 80036c8:	4865      	ldr	r0, [pc, #404]	; (8003860 <int_Hardware+0x2e8>)
 80036ca:	f002 ffcd 	bl	8006668 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorL_IN);
 80036ce:	4864      	ldr	r0, [pc, #400]	; (8003860 <int_Hardware+0x2e8>)
 80036d0:	f002 ffec 	bl	80066ac <GPIO_Config>
	//------------Enable------------------------
	//---------------PIN: PC11----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_MotorL_EN.pGPIOx = GPIOC;
 80036d4:	4b64      	ldr	r3, [pc, #400]	; (8003868 <int_Hardware+0x2f0>)
 80036d6:	4a59      	ldr	r2, [pc, #356]	; (800383c <int_Hardware+0x2c4>)
 80036d8:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_MotorL_EN.GPIO_PinConfig.GPIO_PinNumber = PIN_11; 						//PIN_x, 0-15
 80036da:	4b63      	ldr	r3, [pc, #396]	; (8003868 <int_Hardware+0x2f0>)
 80036dc:	220b      	movs	r2, #11
 80036de:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_MotorL_EN, GPIO_MODE_OUT, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 80036e0:	2300      	movs	r3, #0
 80036e2:	9301      	str	r3, [sp, #4]
 80036e4:	2300      	movs	r3, #0
 80036e6:	9300      	str	r3, [sp, #0]
 80036e8:	2301      	movs	r3, #1
 80036ea:	2200      	movs	r2, #0
 80036ec:	2101      	movs	r1, #1
 80036ee:	485e      	ldr	r0, [pc, #376]	; (8003868 <int_Hardware+0x2f0>)
 80036f0:	f002 ffba 	bl	8006668 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_MotorL_EN);
 80036f4:	485c      	ldr	r0, [pc, #368]	; (8003868 <int_Hardware+0x2f0>)
 80036f6:	f002 ffd9 	bl	80066ac <GPIO_Config>

	//---------------------------I2C--------------------------------
	//---------------PIN: PB8----------------
	//------------AF4: I2C1_SCL----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_SCL_MPU6050.pGPIOx = GPIOB;
 80036fa:	4b5c      	ldr	r3, [pc, #368]	; (800386c <int_Hardware+0x2f4>)
 80036fc:	4a5c      	ldr	r2, [pc, #368]	; (8003870 <int_Hardware+0x2f8>)
 80036fe:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_SCL_MPU6050.GPIO_PinConfig.GPIO_PinNumber = PIN_8; 						//PIN_x, 0-15
 8003700:	4b5a      	ldr	r3, [pc, #360]	; (800386c <int_Hardware+0x2f4>)
 8003702:	2208      	movs	r2, #8
 8003704:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_SCL_MPU6050, GPIO_MODE_ALTFN, GPIO_OTYPER_OPENDRAIN, GPIO_OSPEEDR_FAST, GPIO_PUPDR_NOTHING, AF4);
 8003706:	2304      	movs	r3, #4
 8003708:	9301      	str	r3, [sp, #4]
 800370a:	2300      	movs	r3, #0
 800370c:	9300      	str	r3, [sp, #0]
 800370e:	2302      	movs	r3, #2
 8003710:	2201      	movs	r2, #1
 8003712:	2102      	movs	r1, #2
 8003714:	4855      	ldr	r0, [pc, #340]	; (800386c <int_Hardware+0x2f4>)
 8003716:	f002 ffa7 	bl	8006668 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_SCL_MPU6050);
 800371a:	4854      	ldr	r0, [pc, #336]	; (800386c <int_Hardware+0x2f4>)
 800371c:	f002 ffc6 	bl	80066ac <GPIO_Config>

	//---------------PIN: PB9----------------
	//------------AF4: I2C1_SDA----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_SDA_MPU6050.pGPIOx = GPIOB;
 8003720:	4b54      	ldr	r3, [pc, #336]	; (8003874 <int_Hardware+0x2fc>)
 8003722:	4a53      	ldr	r2, [pc, #332]	; (8003870 <int_Hardware+0x2f8>)
 8003724:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_SDA_MPU6050.GPIO_PinConfig.GPIO_PinNumber = PIN_9; 						//PIN_x, 0-15
 8003726:	4b53      	ldr	r3, [pc, #332]	; (8003874 <int_Hardware+0x2fc>)
 8003728:	2209      	movs	r2, #9
 800372a:	701a      	strb	r2, [r3, #0]
	//Definimos la configuracion de los registro para el pin seleccionado
	// Orden de elementos: (Struct, Mode, Otyper, Ospeedr, Pupdr, AF)
	GPIO_PIN_Config(&handler_GPIO_SDA_MPU6050, GPIO_MODE_ALTFN, GPIO_OTYPER_OPENDRAIN, GPIO_OSPEEDR_FAST, GPIO_PUPDR_NOTHING, AF4);
 800372c:	2304      	movs	r3, #4
 800372e:	9301      	str	r3, [sp, #4]
 8003730:	2300      	movs	r3, #0
 8003732:	9300      	str	r3, [sp, #0]
 8003734:	2302      	movs	r3, #2
 8003736:	2201      	movs	r2, #1
 8003738:	2102      	movs	r1, #2
 800373a:	484e      	ldr	r0, [pc, #312]	; (8003874 <int_Hardware+0x2fc>)
 800373c:	f002 ff94 	bl	8006668 <GPIO_PIN_Config>
	/*Opciones: GPIO_Tipo_x, donde x--->||IN, OUT, ALTFN, ANALOG ||| PUSHPULL, OPENDRAIN |||
	 * ||| LOW, MEDIUM, FAST, HIGH ||| NOTHING, PULLUP, PULLDOWN, RESERVED |||  AFx, 0-15 |||*/
	//Cargamos la configuracion del PIN especifico
	GPIO_Config(&handler_GPIO_SDA_MPU6050);
 8003740:	484c      	ldr	r0, [pc, #304]	; (8003874 <int_Hardware+0x2fc>)
 8003742:	f002 ffb3 	bl	80066ac <GPIO_Config>

	//-------------------Inicio de Configuracion USARTx-----------------------

	//---------------USART1----------------
	//Definimos el periferico USARTx a utilizar
	handler_USART_USB.ptrUSARTx = USART2;
 8003746:	4b4c      	ldr	r3, [pc, #304]	; (8003878 <int_Hardware+0x300>)
 8003748:	4a4c      	ldr	r2, [pc, #304]	; (800387c <int_Hardware+0x304>)
 800374a:	609a      	str	r2, [r3, #8]
	//Definimos la configuracion del USART seleccionado
	handler_USART_USB.USART_Config.USART_mode = USART_MODE_RXTX;           //USART_MODE_x  x-> TX, RX, RXTX, DISABLE
 800374c:	4b4a      	ldr	r3, [pc, #296]	; (8003878 <int_Hardware+0x300>)
 800374e:	2202      	movs	r2, #2
 8003750:	701a      	strb	r2, [r3, #0]
	handler_USART_USB.USART_Config.USART_baudrate = USART_BAUDRATE_19200;  //USART_BAUDRATE_x  x->9600, 19200, 115200
 8003752:	4b49      	ldr	r3, [pc, #292]	; (8003878 <int_Hardware+0x300>)
 8003754:	2201      	movs	r2, #1
 8003756:	705a      	strb	r2, [r3, #1]
	handler_USART_USB.USART_Config.USART_parity= USART_PARITY_NONE;       //USART_PARITY_x   x->NONE, ODD, EVEN
 8003758:	4b47      	ldr	r3, [pc, #284]	; (8003878 <int_Hardware+0x300>)
 800375a:	2200      	movs	r2, #0
 800375c:	709a      	strb	r2, [r3, #2]
	handler_USART_USB.USART_Config.USART_stopbits=USART_STOPBIT_1;         //USART_STOPBIT_x  x->1, 0_5, 2, 1_5
 800375e:	4b46      	ldr	r3, [pc, #280]	; (8003878 <int_Hardware+0x300>)
 8003760:	2200      	movs	r2, #0
 8003762:	70da      	strb	r2, [r3, #3]
	handler_USART_USB.USART_Config.USART_enableIntRX = USART_RX_INTERRUP_ENABLE;   //USART_RX_INTERRUP_x  x-> DISABLE, ENABLE
 8003764:	4b44      	ldr	r3, [pc, #272]	; (8003878 <int_Hardware+0x300>)
 8003766:	2201      	movs	r2, #1
 8003768:	711a      	strb	r2, [r3, #4]
	handler_USART_USB.USART_Config.USART_enableIntTX = USART_TX_INTERRUP_ENABLE;   //USART_TX_INTERRUP_x  x-> DISABLE, ENABLE
 800376a:	4b43      	ldr	r3, [pc, #268]	; (8003878 <int_Hardware+0x300>)
 800376c:	2201      	movs	r2, #1
 800376e:	715a      	strb	r2, [r3, #5]
	//Cargamos la configuracion del USART especifico
	USART_Config(&handler_USART_USB);
 8003770:	4841      	ldr	r0, [pc, #260]	; (8003878 <int_Hardware+0x300>)
 8003772:	f003 ffb9 	bl	80076e8 <USART_Config>

	//-------------------Inicio de Configuracion TIMx-----------------------

	//---------------TIM2----------------
	//Definimos el TIMx a usar
	handler_BlinkyTimer.ptrTIMx = TIM2;
 8003776:	4b42      	ldr	r3, [pc, #264]	; (8003880 <int_Hardware+0x308>)
 8003778:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800377c:	60da      	str	r2, [r3, #12]
	//Definimos la configuracion del TIMER seleccionado
	handler_BlinkyTimer.TIMx_Config.TIMx_periodcnt = BTIMER_PCNT_1ms; //BTIMER_PCNT_xus x->10,100/ BTIMER_PCNT_1ms
 800377e:	4b40      	ldr	r3, [pc, #256]	; (8003880 <int_Hardware+0x308>)
 8003780:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003784:	805a      	strh	r2, [r3, #2]
	handler_BlinkyTimer.TIMx_Config.TIMx_mode = BTIMER_MODE_UP; // BTIMER_MODE_x x->UP, DOWN
 8003786:	4b3e      	ldr	r3, [pc, #248]	; (8003880 <int_Hardware+0x308>)
 8003788:	2200      	movs	r2, #0
 800378a:	701a      	strb	r2, [r3, #0]
	handler_BlinkyTimer.TIMx_Config.TIMX_period = 250;//Al definir 10us,100us el valor un multiplo de ellos, si es 1ms el valor es en ms
 800378c:	4b3c      	ldr	r3, [pc, #240]	; (8003880 <int_Hardware+0x308>)
 800378e:	22fa      	movs	r2, #250	; 0xfa
 8003790:	605a      	str	r2, [r3, #4]
	handler_BlinkyTimer.TIMx_Config.TIMx_interruptEnable = INTERRUPTION_ENABLE; //INTERRUPTION_x  x->DISABLE, ENABLE
 8003792:	4b3b      	ldr	r3, [pc, #236]	; (8003880 <int_Hardware+0x308>)
 8003794:	2201      	movs	r2, #1
 8003796:	721a      	strb	r2, [r3, #8]
	//Cargamos la configuracion del TIMER especifico
	BasicTimer_Config(&handler_BlinkyTimer);
 8003798:	4839      	ldr	r0, [pc, #228]	; (8003880 <int_Hardware+0x308>)
 800379a:	f001 fd41 	bl	8005220 <BasicTimer_Config>

	//---------------TIM3----------------
	//Definimos el TIMx a usar
	handler_TIMER_Sampling.ptrTIMx = TIM3;
 800379e:	4b39      	ldr	r3, [pc, #228]	; (8003884 <int_Hardware+0x30c>)
 80037a0:	4a39      	ldr	r2, [pc, #228]	; (8003888 <int_Hardware+0x310>)
 80037a2:	60da      	str	r2, [r3, #12]
	//Definimos la configuracion del TIMER seleccionado
	handler_TIMER_Sampling.TIMx_Config.TIMx_periodcnt = BTIMER_PCNT_1ms; //BTIMER_PCNT_xus x->10,100/ BTIMER_PCNT_1ms
 80037a4:	4b37      	ldr	r3, [pc, #220]	; (8003884 <int_Hardware+0x30c>)
 80037a6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80037aa:	805a      	strh	r2, [r3, #2]
	handler_TIMER_Sampling.TIMx_Config.TIMx_mode = BTIMER_MODE_UP; // BTIMER_MODE_x x->UP, DOWN
 80037ac:	4b35      	ldr	r3, [pc, #212]	; (8003884 <int_Hardware+0x30c>)
 80037ae:	2200      	movs	r2, #0
 80037b0:	701a      	strb	r2, [r3, #0]
	handler_TIMER_Sampling.TIMx_Config.TIMX_period = 16;   //Al definir 10us,100us el valor un multiplo de ellos, si es 1ms el valor es en ms
 80037b2:	4b34      	ldr	r3, [pc, #208]	; (8003884 <int_Hardware+0x30c>)
 80037b4:	2210      	movs	r2, #16
 80037b6:	605a      	str	r2, [r3, #4]
	handler_TIMER_Sampling.TIMx_Config.TIMx_interruptEnable = INTERRUPTION_DISABLE; //INTERRUPTION_x  x->DISABLE, ENABLE
 80037b8:	4b32      	ldr	r3, [pc, #200]	; (8003884 <int_Hardware+0x30c>)
 80037ba:	2200      	movs	r2, #0
 80037bc:	721a      	strb	r2, [r3, #8]
	//Cargamos la configuracion del TIMER especifico
	BasicTimer_Config(&handler_TIMER_Sampling);
 80037be:	4831      	ldr	r0, [pc, #196]	; (8003884 <int_Hardware+0x30c>)
 80037c0:	f001 fd2e 	bl	8005220 <BasicTimer_Config>

	//---------------TIM5----------------
	//Definimos el TIMx a usar
	handler_TIMER_Motor.ptrTIMx = TIM5;
 80037c4:	4b31      	ldr	r3, [pc, #196]	; (800388c <int_Hardware+0x314>)
 80037c6:	4a32      	ldr	r2, [pc, #200]	; (8003890 <int_Hardware+0x318>)
 80037c8:	60da      	str	r2, [r3, #12]
	//Definimos la configuracion del TIMER seleccionado
	handler_TIMER_Motor.TIMx_Config.TIMx_periodcnt = BTIMER_PCNT_10us; //BTIMER_PCNT_xus x->10,100/ BTIMER_PCNT_1ms
 80037ca:	4b30      	ldr	r3, [pc, #192]	; (800388c <int_Hardware+0x314>)
 80037cc:	220a      	movs	r2, #10
 80037ce:	805a      	strh	r2, [r3, #2]
	handler_TIMER_Motor.TIMx_Config.TIMx_mode = BTIMER_MODE_UP; // BTIMER_MODE_x x->UP, DOWN
 80037d0:	4b2e      	ldr	r3, [pc, #184]	; (800388c <int_Hardware+0x314>)
 80037d2:	2200      	movs	r2, #0
 80037d4:	701a      	strb	r2, [r3, #0]
	handler_TIMER_Motor.TIMx_Config.TIMX_period = 100;//Al definir 10us,100us el valor un multiplo de ellos, si es 1ms el valor es en ms
 80037d6:	4b2d      	ldr	r3, [pc, #180]	; (800388c <int_Hardware+0x314>)
 80037d8:	2264      	movs	r2, #100	; 0x64
 80037da:	605a      	str	r2, [r3, #4]
	handler_TIMER_Motor.TIMx_Config.TIMx_interruptEnable = INTERRUPTION_DISABLE; //INTERRUPTION_x  x->DISABLE, ENABLE
 80037dc:	4b2b      	ldr	r3, [pc, #172]	; (800388c <int_Hardware+0x314>)
 80037de:	2200      	movs	r2, #0
 80037e0:	721a      	strb	r2, [r3, #8]
	//Cargamos la configuracion del TIMER especifico
	BasicTimer_Config(&handler_TIMER_Motor);
 80037e2:	482a      	ldr	r0, [pc, #168]	; (800388c <int_Hardware+0x314>)
 80037e4:	f001 fd1c 	bl	8005220 <BasicTimer_Config>

	//-------------------Inicio de Configuracion EXTIx -----------------------

	//---------------PIN: PC1----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_FotoR.pGPIOx = GPIOC;
 80037e8:	4b2a      	ldr	r3, [pc, #168]	; (8003894 <int_Hardware+0x31c>)
 80037ea:	4a14      	ldr	r2, [pc, #80]	; (800383c <int_Hardware+0x2c4>)
 80037ec:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_FotoR.GPIO_PinConfig.GPIO_PinNumber = PIN_1;
 80037ee:	4b29      	ldr	r3, [pc, #164]	; (8003894 <int_Hardware+0x31c>)
 80037f0:	2201      	movs	r2, #1
 80037f2:	701a      	strb	r2, [r3, #0]
	//Definimos la posicion del elemento pGIOHandler.
	 handler_EXTI_FotoR.pGPIOHandler = &handler_GPIO_FotoR;
 80037f4:	4b28      	ldr	r3, [pc, #160]	; (8003898 <int_Hardware+0x320>)
 80037f6:	4a27      	ldr	r2, [pc, #156]	; (8003894 <int_Hardware+0x31c>)
 80037f8:	601a      	str	r2, [r3, #0]
	//Definimos el tipo de flanco
	 handler_EXTI_FotoR.edgeType = EXTERNAL_INTERRUPP_RISING_FALLING_EDGE;
 80037fa:	4b27      	ldr	r3, [pc, #156]	; (8003898 <int_Hardware+0x320>)
 80037fc:	2202      	movs	r2, #2
 80037fe:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion del EXTIx
	extInt_Config(& handler_EXTI_FotoR);
 8003800:	4825      	ldr	r0, [pc, #148]	; (8003898 <int_Hardware+0x320>)
 8003802:	f001 fe91 	bl	8005528 <extInt_Config>

	//---------------PIN: PC3----------------
	//Definimos el periferico GPIOx a usar.
	handler_GPIO_FotoL.pGPIOx = GPIOC;
 8003806:	4b25      	ldr	r3, [pc, #148]	; (800389c <int_Hardware+0x324>)
 8003808:	4a0c      	ldr	r2, [pc, #48]	; (800383c <int_Hardware+0x2c4>)
 800380a:	609a      	str	r2, [r3, #8]
	//Definimos el pin a utilizar
	handler_GPIO_FotoL.GPIO_PinConfig.GPIO_PinNumber = PIN_3;
 800380c:	4b23      	ldr	r3, [pc, #140]	; (800389c <int_Hardware+0x324>)
 800380e:	2203      	movs	r2, #3
 8003810:	701a      	strb	r2, [r3, #0]
	//Definimos la posicion del elemento pGIOHandler.
	 handler_EXTI_FotoL.pGPIOHandler = &handler_GPIO_FotoL;
 8003812:	4b23      	ldr	r3, [pc, #140]	; (80038a0 <int_Hardware+0x328>)
 8003814:	4a21      	ldr	r2, [pc, #132]	; (800389c <int_Hardware+0x324>)
 8003816:	601a      	str	r2, [r3, #0]
	//Definimos el tipo de flanco
	 handler_EXTI_FotoL.edgeType = EXTERNAL_INTERRUPP_RISING_FALLING_EDGE;
 8003818:	4b21      	ldr	r3, [pc, #132]	; (80038a0 <int_Hardware+0x328>)
 800381a:	2202      	movs	r2, #2
 800381c:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion del EXTIx
	extInt_Config(& handler_EXTI_FotoL);
 800381e:	4820      	ldr	r0, [pc, #128]	; (80038a0 <int_Hardware+0x328>)
 8003820:	f001 fe82 	bl	8005528 <extInt_Config>

	//-------------------Inicio de Configuracion PWM_Channelx----------------------

	//---------------TIM5_Channel_1----------------
	//Definimos el TIMx a usar
	handler_PWM_MotorR.ptrTIMx = TIM5;
 8003824:	4b1f      	ldr	r3, [pc, #124]	; (80038a4 <int_Hardware+0x32c>)
 8003826:	4a1a      	ldr	r2, [pc, #104]	; (8003890 <int_Hardware+0x318>)
 8003828:	609a      	str	r2, [r3, #8]
	//Definimos la configuracion para el PWM
	handler_PWM_MotorR.config.channel = PWM_CHANNEL_1;     //PWM_CHANNEL_x x->1,2,3,4
 800382a:	4b1e      	ldr	r3, [pc, #120]	; (80038a4 <int_Hardware+0x32c>)
 800382c:	2200      	movs	r2, #0
 800382e:	701a      	strb	r2, [r3, #0]
	handler_PWM_MotorR.config.duttyCicle = 10;             //Valor del Dutty como multiplo del periodo del CNT
 8003830:	4b1c      	ldr	r3, [pc, #112]	; (80038a4 <int_Hardware+0x32c>)
 8003832:	220a      	movs	r2, #10
 8003834:	805a      	strh	r2, [r3, #2]
 8003836:	e037      	b.n	80038a8 <int_Hardware+0x330>
 8003838:	20000228 	.word	0x20000228
 800383c:	40020800 	.word	0x40020800
 8003840:	2000020c 	.word	0x2000020c
 8003844:	40020000 	.word	0x40020000
 8003848:	20000284 	.word	0x20000284
 800384c:	20000290 	.word	0x20000290
 8003850:	200002e8 	.word	0x200002e8
 8003854:	200002f4 	.word	0x200002f4
 8003858:	20000300 	.word	0x20000300
 800385c:	2000035c 	.word	0x2000035c
 8003860:	20000368 	.word	0x20000368
 8003864:	40020c00 	.word	0x40020c00
 8003868:	20000374 	.word	0x20000374
 800386c:	2000025c 	.word	0x2000025c
 8003870:	40020400 	.word	0x40020400
 8003874:	20000268 	.word	0x20000268
 8003878:	2000029c 	.word	0x2000029c
 800387c:	40004400 	.word	0x40004400
 8003880:	20000218 	.word	0x20000218
 8003884:	200003e0 	.word	0x200003e0
 8003888:	40000400 	.word	0x40000400
 800388c:	200003d0 	.word	0x200003d0
 8003890:	40000c00 	.word	0x40000c00
 8003894:	20000234 	.word	0x20000234
 8003898:	20000240 	.word	0x20000240
 800389c:	20000248 	.word	0x20000248
 80038a0:	20000254 	.word	0x20000254
 80038a4:	2000030c 	.word	0x2000030c
	handler_PWM_MotorR.config.polarity = POLARITY_LOW;    //POLARITY_x x-> HIGH, LOW
 80038a8:	4b15      	ldr	r3, [pc, #84]	; (8003900 <int_Hardware+0x388>)
 80038aa:	2201      	movs	r2, #1
 80038ac:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion
	pwm_Config(&handler_PWM_MotorR);
 80038ae:	4814      	ldr	r0, [pc, #80]	; (8003900 <int_Hardware+0x388>)
 80038b0:	f003 fb62 	bl	8006f78 <pwm_Config>
	//Activamos el PWM
	statusInOutPWM(&handler_PWM_MotorR, CHANNEL_ENABLE);
 80038b4:	2101      	movs	r1, #1
 80038b6:	4812      	ldr	r0, [pc, #72]	; (8003900 <int_Hardware+0x388>)
 80038b8:	f003 fcbe 	bl	8007238 <statusInOutPWM>

	//---------------TIM5_Channel_2----------------
	//Definimos el TIMx a usar
	handler_PWM_MotorL.ptrTIMx = TIM5;
 80038bc:	4b11      	ldr	r3, [pc, #68]	; (8003904 <int_Hardware+0x38c>)
 80038be:	4a12      	ldr	r2, [pc, #72]	; (8003908 <int_Hardware+0x390>)
 80038c0:	609a      	str	r2, [r3, #8]
	//Definimos la configuracion para el PWM
	handler_PWM_MotorL.config.channel = PWM_CHANNEL_2;     //PWM_CHANNEL_x x->1,2,3,4
 80038c2:	4b10      	ldr	r3, [pc, #64]	; (8003904 <int_Hardware+0x38c>)
 80038c4:	2201      	movs	r2, #1
 80038c6:	701a      	strb	r2, [r3, #0]
	handler_PWM_MotorL.config.duttyCicle = 10;             //Valor del Dutty como multiplo del periodo del CNT
 80038c8:	4b0e      	ldr	r3, [pc, #56]	; (8003904 <int_Hardware+0x38c>)
 80038ca:	220a      	movs	r2, #10
 80038cc:	805a      	strh	r2, [r3, #2]
	handler_PWM_MotorL.config.polarity = POLARITY_LOW;    //POLARITY_x x-> HIGH, LOW
 80038ce:	4b0d      	ldr	r3, [pc, #52]	; (8003904 <int_Hardware+0x38c>)
 80038d0:	2201      	movs	r2, #1
 80038d2:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion
	pwm_Config(&handler_PWM_MotorL);
 80038d4:	480b      	ldr	r0, [pc, #44]	; (8003904 <int_Hardware+0x38c>)
 80038d6:	f003 fb4f 	bl	8006f78 <pwm_Config>
	//Activamos el PWM
	statusInOutPWM(&handler_PWM_MotorL, CHANNEL_ENABLE);
 80038da:	2101      	movs	r1, #1
 80038dc:	4809      	ldr	r0, [pc, #36]	; (8003904 <int_Hardware+0x38c>)
 80038de:	f003 fcab 	bl	8007238 <statusInOutPWM>

	//-------------------Inicio de Configuracion I2Cx----------------------

	//---------------I2C1----------------
	//Definimos el I2Cx a usar
	handler_I2C_MPU6050.prtI2Cx = I2C1;
 80038e2:	4b0a      	ldr	r3, [pc, #40]	; (800390c <int_Hardware+0x394>)
 80038e4:	4a0a      	ldr	r2, [pc, #40]	; (8003910 <int_Hardware+0x398>)
 80038e6:	601a      	str	r2, [r3, #0]
	//Definimos la configuracion para el I2C
	handler_I2C_MPU6050.modeI2C = I2C_MODE_FM;               //I2C_MODE_x  x->SM,FM
 80038e8:	4b08      	ldr	r3, [pc, #32]	; (800390c <int_Hardware+0x394>)
 80038ea:	2201      	movs	r2, #1
 80038ec:	715a      	strb	r2, [r3, #5]
	handler_I2C_MPU6050.slaveAddress = ADDRESS_DOWN;         //Direccion del Sclave
 80038ee:	4b07      	ldr	r3, [pc, #28]	; (800390c <int_Hardware+0x394>)
 80038f0:	2268      	movs	r2, #104	; 0x68
 80038f2:	711a      	strb	r2, [r3, #4]
	//Cargamos la configuracion
	i2c_Config(&handler_I2C_MPU6050);
 80038f4:	4805      	ldr	r0, [pc, #20]	; (800390c <int_Hardware+0x394>)
 80038f6:	f003 f845 	bl	8006984 <i2c_Config>

	//---------------------Fin de Configuracion I2Cx----------------------

}
 80038fa:	bf00      	nop
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}
 8003900:	2000030c 	.word	0x2000030c
 8003904:	20000380 	.word	0x20000380
 8003908:	40000c00 	.word	0x40000c00
 800390c:	20000274 	.word	0x20000274
 8003910:	40005400 	.word	0x40005400

08003914 <int_MCO2>:

//-----------------------------Inicio configuracion MCO1------------------------------------------

//Funcion para la configuracion inicial del MCO1
void int_MCO2(void)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	af00      	add	r7, sp, #0
	//Configuracion inicial del MCO2
	configMCO2(0);
 8003918:	2000      	movs	r0, #0
 800391a:	f003 fab1 	bl	8006e80 <configMCO2>
	configMCO2PRE(4);
 800391e:	2004      	movs	r0, #4
 8003920:	f003 faca 	bl	8006eb8 <configMCO2PRE>
}
 8003924:	bf00      	nop
 8003926:	bd80      	pop	{r7, pc}

08003928 <int_Config_Motor>:



//------------------------------Inicio configuracion de lso motores------------------------------------------
void int_Config_Motor(void)
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0
	//---------------Motor Derecho----------------
	//Parametro de la seal del dutty
	handler_Motor_R.configMotor.dutty =  28;
 800392c:	4b3c      	ldr	r3, [pc, #240]	; (8003a20 <int_Config_Motor+0xf8>)
 800392e:	4a3d      	ldr	r2, [pc, #244]	; (8003a24 <int_Config_Motor+0xfc>)
 8003930:	631a      	str	r2, [r3, #48]	; 0x30
	handler_Motor_R.configMotor.frecuency = &value_period;
 8003932:	4b3b      	ldr	r3, [pc, #236]	; (8003a20 <int_Config_Motor+0xf8>)
 8003934:	4a3c      	ldr	r2, [pc, #240]	; (8003a28 <int_Config_Motor+0x100>)
 8003936:	629a      	str	r2, [r3, #40]	; 0x28
	handler_Motor_R.configMotor.dir = SET;
 8003938:	4b39      	ldr	r3, [pc, #228]	; (8003a20 <int_Config_Motor+0xf8>)
 800393a:	2201      	movs	r2, #1
 800393c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	//handler de los perifericos
	handler_Motor_R.phandlerGPIOEN = &handler_GPIO_MotorR_EN;
 8003940:	4b37      	ldr	r3, [pc, #220]	; (8003a20 <int_Config_Motor+0xf8>)
 8003942:	4a3a      	ldr	r2, [pc, #232]	; (8003a2c <int_Config_Motor+0x104>)
 8003944:	63da      	str	r2, [r3, #60]	; 0x3c
	handler_Motor_R.phandlerGPIOIN = &handler_GPIO_MotorR_IN;
 8003946:	4b36      	ldr	r3, [pc, #216]	; (8003a20 <int_Config_Motor+0xf8>)
 8003948:	4a39      	ldr	r2, [pc, #228]	; (8003a30 <int_Config_Motor+0x108>)
 800394a:	639a      	str	r2, [r3, #56]	; 0x38
	handler_Motor_R.phandlerPWM = &handler_PWM_MotorR;
 800394c:	4b34      	ldr	r3, [pc, #208]	; (8003a20 <int_Config_Motor+0xf8>)
 800394e:	4a39      	ldr	r2, [pc, #228]	; (8003a34 <int_Config_Motor+0x10c>)
 8003950:	641a      	str	r2, [r3, #64]	; 0x40
	//definicion de parametros
	handler_Motor_R.parametersMotor.parametersPID.e = handler_Motor_R.parametersMotor.parametersPID.e_prev = 0;
 8003952:	4b33      	ldr	r3, [pc, #204]	; (8003a20 <int_Config_Motor+0xf8>)
 8003954:	f04f 0200 	mov.w	r2, #0
 8003958:	60da      	str	r2, [r3, #12]
 800395a:	4b31      	ldr	r3, [pc, #196]	; (8003a20 <int_Config_Motor+0xf8>)
 800395c:	68db      	ldr	r3, [r3, #12]
 800395e:	4a30      	ldr	r2, [pc, #192]	; (8003a20 <int_Config_Motor+0xf8>)
 8003960:	6053      	str	r3, [r2, #4]
	handler_Motor_R.parametersMotor.parametersPID.u =  handler_Motor_R.parametersMotor.parametersPID.e_intel = 0;
 8003962:	4b2f      	ldr	r3, [pc, #188]	; (8003a20 <int_Config_Motor+0xf8>)
 8003964:	f04f 0200 	mov.w	r2, #0
 8003968:	609a      	str	r2, [r3, #8]
 800396a:	4b2d      	ldr	r3, [pc, #180]	; (8003a20 <int_Config_Motor+0xf8>)
 800396c:	689b      	ldr	r3, [r3, #8]
 800396e:	4a2c      	ldr	r2, [pc, #176]	; (8003a20 <int_Config_Motor+0xf8>)
 8003970:	6013      	str	r3, [r2, #0]
	//Calculo de Constantes PID
	handler_Motor_R.parametersMotor.parametersPID.kp = 250;
 8003972:	4b2b      	ldr	r3, [pc, #172]	; (8003a20 <int_Config_Motor+0xf8>)
 8003974:	4a30      	ldr	r2, [pc, #192]	; (8003a38 <int_Config_Motor+0x110>)
 8003976:	611a      	str	r2, [r3, #16]
	handler_Motor_R.parametersMotor.parametersPID.ki = 0;
 8003978:	4b29      	ldr	r3, [pc, #164]	; (8003a20 <int_Config_Motor+0xf8>)
 800397a:	f04f 0200 	mov.w	r2, #0
 800397e:	615a      	str	r2, [r3, #20]
	handler_Motor_R.parametersMotor.parametersPID.kd = 100;
 8003980:	4b27      	ldr	r3, [pc, #156]	; (8003a20 <int_Config_Motor+0xf8>)
 8003982:	4a2e      	ldr	r2, [pc, #184]	; (8003a3c <int_Config_Motor+0x114>)
 8003984:	619a      	str	r2, [r3, #24]

	//---------------Motor Izquierdo----------------
	//Parametro de la seal del dutty
	handler_Motor_L.configMotor.dutty =  28;
 8003986:	4b2e      	ldr	r3, [pc, #184]	; (8003a40 <int_Config_Motor+0x118>)
 8003988:	4a26      	ldr	r2, [pc, #152]	; (8003a24 <int_Config_Motor+0xfc>)
 800398a:	631a      	str	r2, [r3, #48]	; 0x30
	handler_Motor_L.configMotor.frecuency = &value_period;
 800398c:	4b2c      	ldr	r3, [pc, #176]	; (8003a40 <int_Config_Motor+0x118>)
 800398e:	4a26      	ldr	r2, [pc, #152]	; (8003a28 <int_Config_Motor+0x100>)
 8003990:	629a      	str	r2, [r3, #40]	; 0x28
	handler_Motor_L.configMotor.dir = SET;
 8003992:	4b2b      	ldr	r3, [pc, #172]	; (8003a40 <int_Config_Motor+0x118>)
 8003994:	2201      	movs	r2, #1
 8003996:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	//handler de los perifericos
	handler_Motor_L.phandlerGPIOEN = &handler_GPIO_MotorL_EN;
 800399a:	4b29      	ldr	r3, [pc, #164]	; (8003a40 <int_Config_Motor+0x118>)
 800399c:	4a29      	ldr	r2, [pc, #164]	; (8003a44 <int_Config_Motor+0x11c>)
 800399e:	63da      	str	r2, [r3, #60]	; 0x3c
	handler_Motor_L.phandlerGPIOIN = &handler_GPIO_MotorL_IN;
 80039a0:	4b27      	ldr	r3, [pc, #156]	; (8003a40 <int_Config_Motor+0x118>)
 80039a2:	4a29      	ldr	r2, [pc, #164]	; (8003a48 <int_Config_Motor+0x120>)
 80039a4:	639a      	str	r2, [r3, #56]	; 0x38
	handler_Motor_L.phandlerPWM = &handler_PWM_MotorL;
 80039a6:	4b26      	ldr	r3, [pc, #152]	; (8003a40 <int_Config_Motor+0x118>)
 80039a8:	4a28      	ldr	r2, [pc, #160]	; (8003a4c <int_Config_Motor+0x124>)
 80039aa:	641a      	str	r2, [r3, #64]	; 0x40
	//definicion de parametros
	handler_Motor_L.parametersMotor.parametersPID.e = handler_Motor_L.parametersMotor.parametersPID.e_prev = 0;
 80039ac:	4b24      	ldr	r3, [pc, #144]	; (8003a40 <int_Config_Motor+0x118>)
 80039ae:	f04f 0200 	mov.w	r2, #0
 80039b2:	60da      	str	r2, [r3, #12]
 80039b4:	4b22      	ldr	r3, [pc, #136]	; (8003a40 <int_Config_Motor+0x118>)
 80039b6:	68db      	ldr	r3, [r3, #12]
 80039b8:	4a21      	ldr	r2, [pc, #132]	; (8003a40 <int_Config_Motor+0x118>)
 80039ba:	6053      	str	r3, [r2, #4]
	handler_Motor_L.parametersMotor.parametersPID.u =  handler_Motor_L.parametersMotor.parametersPID.e_intel = 0;
 80039bc:	4b20      	ldr	r3, [pc, #128]	; (8003a40 <int_Config_Motor+0x118>)
 80039be:	f04f 0200 	mov.w	r2, #0
 80039c2:	609a      	str	r2, [r3, #8]
 80039c4:	4b1e      	ldr	r3, [pc, #120]	; (8003a40 <int_Config_Motor+0x118>)
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	4a1d      	ldr	r2, [pc, #116]	; (8003a40 <int_Config_Motor+0x118>)
 80039ca:	6013      	str	r3, [r2, #0]
	//Calculo de Constantes PID
	handler_Motor_L.parametersMotor.parametersPID.kp = 250;
 80039cc:	4b1c      	ldr	r3, [pc, #112]	; (8003a40 <int_Config_Motor+0x118>)
 80039ce:	4a1a      	ldr	r2, [pc, #104]	; (8003a38 <int_Config_Motor+0x110>)
 80039d0:	611a      	str	r2, [r3, #16]
	handler_Motor_L.parametersMotor.parametersPID.ki = 0;
 80039d2:	4b1b      	ldr	r3, [pc, #108]	; (8003a40 <int_Config_Motor+0x118>)
 80039d4:	f04f 0200 	mov.w	r2, #0
 80039d8:	615a      	str	r2, [r3, #20]
	handler_Motor_L.parametersMotor.parametersPID.kd = 100;
 80039da:	4b19      	ldr	r3, [pc, #100]	; (8003a40 <int_Config_Motor+0x118>)
 80039dc:	4a17      	ldr	r2, [pc, #92]	; (8003a3c <int_Config_Motor+0x114>)
 80039de:	619a      	str	r2, [r3, #24]

	//---------------PID del la distancia-----------------
	//definicion de parametros
	parameter_PID_distace.e = parameter_PID_distace.e_prev = 0;
 80039e0:	4b1b      	ldr	r3, [pc, #108]	; (8003a50 <int_Config_Motor+0x128>)
 80039e2:	f04f 0200 	mov.w	r2, #0
 80039e6:	60da      	str	r2, [r3, #12]
 80039e8:	4b19      	ldr	r3, [pc, #100]	; (8003a50 <int_Config_Motor+0x128>)
 80039ea:	68db      	ldr	r3, [r3, #12]
 80039ec:	4a18      	ldr	r2, [pc, #96]	; (8003a50 <int_Config_Motor+0x128>)
 80039ee:	6053      	str	r3, [r2, #4]
	parameter_PID_distace.u =  parameter_PID_distace.e_intel = 0;
 80039f0:	4b17      	ldr	r3, [pc, #92]	; (8003a50 <int_Config_Motor+0x128>)
 80039f2:	f04f 0200 	mov.w	r2, #0
 80039f6:	609a      	str	r2, [r3, #8]
 80039f8:	4b15      	ldr	r3, [pc, #84]	; (8003a50 <int_Config_Motor+0x128>)
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	4a14      	ldr	r2, [pc, #80]	; (8003a50 <int_Config_Motor+0x128>)
 80039fe:	6013      	str	r3, [r2, #0]
	//Calculo de Constantes PID
	parameter_PID_distace.kp = 1.0;
 8003a00:	4b13      	ldr	r3, [pc, #76]	; (8003a50 <int_Config_Motor+0x128>)
 8003a02:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003a06:	611a      	str	r2, [r3, #16]
	parameter_PID_distace.ki = 0.1;
 8003a08:	4b11      	ldr	r3, [pc, #68]	; (8003a50 <int_Config_Motor+0x128>)
 8003a0a:	4a12      	ldr	r2, [pc, #72]	; (8003a54 <int_Config_Motor+0x12c>)
 8003a0c:	615a      	str	r2, [r3, #20]
	parameter_PID_distace.kd = 0.8;
 8003a0e:	4b10      	ldr	r3, [pc, #64]	; (8003a50 <int_Config_Motor+0x128>)
 8003a10:	4a11      	ldr	r2, [pc, #68]	; (8003a58 <int_Config_Motor+0x130>)
 8003a12:	619a      	str	r2, [r3, #24]
};
 8003a14:	bf00      	nop
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	20000318 	.word	0x20000318
 8003a24:	41e00000 	.word	0x41e00000
 8003a28:	20000012 	.word	0x20000012
 8003a2c:	20000300 	.word	0x20000300
 8003a30:	200002f4 	.word	0x200002f4
 8003a34:	2000030c 	.word	0x2000030c
 8003a38:	437a0000 	.word	0x437a0000
 8003a3c:	42c80000 	.word	0x42c80000
 8003a40:	2000038c 	.word	0x2000038c
 8003a44:	20000374 	.word	0x20000374
 8003a48:	20000368 	.word	0x20000368
 8003a4c:	20000380 	.word	0x20000380
 8003a50:	20008f58 	.word	0x20008f58
 8003a54:	3dcccccd 	.word	0x3dcccccd
 8003a58:	3f4ccccd 	.word	0x3f4ccccd

08003a5c <BasicTimer2_Callback>:
//----------------------------Inicio de la definicion de las funciones ISR---------------------------------------

//-------------------------BlinkyLed--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el TIM2
void BasicTimer2_Callback(void)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	af00      	add	r7, sp, #0
	GPIOxTooglePin(&handler_BlinkyPin);
 8003a60:	4802      	ldr	r0, [pc, #8]	; (8003a6c <BasicTimer2_Callback+0x10>)
 8003a62:	f002 ff78 	bl	8006956 <GPIOxTooglePin>
}
 8003a66:	bf00      	nop
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	2000020c 	.word	0x2000020c

08003a70 <BasicUSART2_Callback>:

//-------------------------USARTRX--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el USART2
void BasicUSART2_Callback(void)
{
 8003a70:	b580      	push	{r7, lr}
 8003a72:	af00      	add	r7, sp, #0
	//Guardamos el caracter recibido
	charRead = getRxData();
 8003a74:	f004 f91a 	bl	8007cac <getRxData>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	4b07      	ldr	r3, [pc, #28]	; (8003a9c <BasicUSART2_Callback+0x2c>)
 8003a7e:	701a      	strb	r2, [r3, #0]
	//Funciones que almacena los caracteres del comando recibido
	if(flag_A_Star){ recepcion_Sring_Parameter_Grid_Map(charRead); }
 8003a80:	4b07      	ldr	r3, [pc, #28]	; (8003aa0 <BasicUSART2_Callback+0x30>)
 8003a82:	781b      	ldrb	r3, [r3, #0]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d005      	beq.n	8003a94 <BasicUSART2_Callback+0x24>
 8003a88:	4b04      	ldr	r3, [pc, #16]	; (8003a9c <BasicUSART2_Callback+0x2c>)
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	4618      	mov	r0, r3
 8003a8e:	f000 fbb9 	bl	8004204 <recepcion_Sring_Parameter_Grid_Map>
	else{ recepcionCommand(); }
}
 8003a92:	e001      	b.n	8003a98 <BasicUSART2_Callback+0x28>
	else{ recepcionCommand(); }
 8003a94:	f000 f9ea 	bl	8003e6c <recepcionCommand>
}
 8003a98:	bf00      	nop
 8003a9a:	bd80      	pop	{r7, pc}
 8003a9c:	20000010 	.word	0x20000010
 8003aa0:	20008f51 	.word	0x20008f51
 8003aa4:	00000000 	.word	0x00000000

08003aa8 <BasicTimer3_Callback>:

//-------------------------study--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el TIM2
void BasicTimer3_Callback(void)
{
 8003aa8:	b580      	push	{r7, lr}
 8003aaa:	ed2d 8b02 	vpush	{d8}
 8003aae:	af00      	add	r7, sp, #0
	//----------------Accion a Realizar con el tiempo del TIMER--------------------
	//Leemos el angulo
	parameter_Posicion_Robot.grad_relativo = getAngle(&handler_MPUAccel_MPU6050, &sample_Gyro, parameter_Posicion_Robot.grad_relativo, READ_GYRO_Z, gyro_offset);
 8003ab0:	4bb9      	ldr	r3, [pc, #740]	; (8003d98 <BasicTimer3_Callback+0x2f0>)
 8003ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ab6:	4610      	mov	r0, r2
 8003ab8:	4619      	mov	r1, r3
 8003aba:	f7fd f8ad 	bl	8000c18 <__aeabi_d2f>
 8003abe:	4601      	mov	r1, r0
 8003ac0:	4bb6      	ldr	r3, [pc, #728]	; (8003d9c <BasicTimer3_Callback+0x2f4>)
 8003ac2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003ac6:	2205      	movs	r2, #5
 8003ac8:	ee00 1a10 	vmov	s0, r1
 8003acc:	49b4      	ldr	r1, [pc, #720]	; (8003da0 <BasicTimer3_Callback+0x2f8>)
 8003ace:	48b5      	ldr	r0, [pc, #724]	; (8003da4 <BasicTimer3_Callback+0x2fc>)
 8003ad0:	f7fe fb82 	bl	80021d8 <getAngle>
 8003ad4:	ee10 3a10 	vmov	r3, s0
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f7fc fd4d 	bl	8000578 <__aeabi_f2d>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	460b      	mov	r3, r1
 8003ae2:	49ad      	ldr	r1, [pc, #692]	; (8003d98 <BasicTimer3_Callback+0x2f0>)
 8003ae4:	e9c1 2300 	strd	r2, r3, [r1]
	//Verificamos el modo
	if(flag_mode == 1)
 8003ae8:	4baf      	ldr	r3, [pc, #700]	; (8003da8 <BasicTimer3_Callback+0x300>)
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	f040 80cb 	bne.w	8003c88 <BasicTimer3_Callback+0x1e0>
	{
		//Acumulamos los angulos
		sum_ang += parameter_Posicion_Robot.grad_relativo;
 8003af2:	4bae      	ldr	r3, [pc, #696]	; (8003dac <BasicTimer3_Callback+0x304>)
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4618      	mov	r0, r3
 8003af8:	f7fc fd3e 	bl	8000578 <__aeabi_f2d>
 8003afc:	4ba6      	ldr	r3, [pc, #664]	; (8003d98 <BasicTimer3_Callback+0x2f0>)
 8003afe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b02:	f7fc fbdb 	bl	80002bc <__adddf3>
 8003b06:	4602      	mov	r2, r0
 8003b08:	460b      	mov	r3, r1
 8003b0a:	4610      	mov	r0, r2
 8003b0c:	4619      	mov	r1, r3
 8003b0e:	f7fd f883 	bl	8000c18 <__aeabi_d2f>
 8003b12:	4603      	mov	r3, r0
 8003b14:	4aa5      	ldr	r2, [pc, #660]	; (8003dac <BasicTimer3_Callback+0x304>)
 8003b16:	6013      	str	r3, [r2, #0]
		//Se acumula el tiempo
		time_accumulated += sample_Gyro.delta_timer;
 8003b18:	4ba1      	ldr	r3, [pc, #644]	; (8003da0 <BasicTimer3_Callback+0x2f8>)
 8003b1a:	891a      	ldrh	r2, [r3, #8]
 8003b1c:	4ba4      	ldr	r3, [pc, #656]	; (8003db0 <BasicTimer3_Callback+0x308>)
 8003b1e:	881b      	ldrh	r3, [r3, #0]
 8003b20:	4413      	add	r3, r2
 8003b22:	b29a      	uxth	r2, r3
 8003b24:	4ba2      	ldr	r3, [pc, #648]	; (8003db0 <BasicTimer3_Callback+0x308>)
 8003b26:	801a      	strh	r2, [r3, #0]

		//----------------Accion a realizar con un tiempo especifico--------------------
		if(counting_action>=timeAction_TIMER_Sampling)
 8003b28:	4ba2      	ldr	r3, [pc, #648]	; (8003db4 <BasicTimer3_Callback+0x30c>)
 8003b2a:	881a      	ldrh	r2, [r3, #0]
 8003b2c:	4ba2      	ldr	r3, [pc, #648]	; (8003db8 <BasicTimer3_Callback+0x310>)
 8003b2e:	881b      	ldrh	r3, [r3, #0]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	f0c0 80a2 	bcc.w	8003c7a <BasicTimer3_Callback+0x1d2>
		{
			//Guardamos el tiempo entre acciones especificas
			time_accion = time_accumulated;
 8003b36:	4b9e      	ldr	r3, [pc, #632]	; (8003db0 <BasicTimer3_Callback+0x308>)
 8003b38:	881b      	ldrh	r3, [r3, #0]
 8003b3a:	461a      	mov	r2, r3
 8003b3c:	4b9f      	ldr	r3, [pc, #636]	; (8003dbc <BasicTimer3_Callback+0x314>)
 8003b3e:	601a      	str	r2, [r3, #0]
			//Calculamos el angulo promedio y la establecemis como el angulo relativo
			prom_ang = sum_ang/counting_action;
 8003b40:	4b9a      	ldr	r3, [pc, #616]	; (8003dac <BasicTimer3_Callback+0x304>)
 8003b42:	edd3 6a00 	vldr	s13, [r3]
 8003b46:	4b9b      	ldr	r3, [pc, #620]	; (8003db4 <BasicTimer3_Callback+0x30c>)
 8003b48:	881b      	ldrh	r3, [r3, #0]
 8003b4a:	ee07 3a90 	vmov	s15, r3
 8003b4e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003b52:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b56:	4b9a      	ldr	r3, [pc, #616]	; (8003dc0 <BasicTimer3_Callback+0x318>)
 8003b58:	edc3 7a00 	vstr	s15, [r3]
			parameter_Posicion_Robot.phi_relativo = (prom_ang*M_PI)/180;          //[rad]
 8003b5c:	4b98      	ldr	r3, [pc, #608]	; (8003dc0 <BasicTimer3_Callback+0x318>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4618      	mov	r0, r3
 8003b62:	f7fc fd09 	bl	8000578 <__aeabi_f2d>
 8003b66:	a388      	add	r3, pc, #544	; (adr r3, 8003d88 <BasicTimer3_Callback+0x2e0>)
 8003b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b6c:	f7fc fd5c 	bl	8000628 <__aeabi_dmul>
 8003b70:	4602      	mov	r2, r0
 8003b72:	460b      	mov	r3, r1
 8003b74:	4610      	mov	r0, r2
 8003b76:	4619      	mov	r1, r3
 8003b78:	f04f 0200 	mov.w	r2, #0
 8003b7c:	4b91      	ldr	r3, [pc, #580]	; (8003dc4 <BasicTimer3_Callback+0x31c>)
 8003b7e:	f7fc fe7d 	bl	800087c <__aeabi_ddiv>
 8003b82:	4602      	mov	r2, r0
 8003b84:	460b      	mov	r3, r1
 8003b86:	4984      	ldr	r1, [pc, #528]	; (8003d98 <BasicTimer3_Callback+0x2f0>)
 8003b88:	e9c1 2302 	strd	r2, r3, [r1, #8]
			parameter_Posicion_Robot.phi_relativo = atan2(sin(parameter_Posicion_Robot.phi_relativo),cos(parameter_Posicion_Robot.phi_relativo));
 8003b8c:	4b82      	ldr	r3, [pc, #520]	; (8003d98 <BasicTimer3_Callback+0x2f0>)
 8003b8e:	ed93 7b02 	vldr	d7, [r3, #8]
 8003b92:	eeb0 0a47 	vmov.f32	s0, s14
 8003b96:	eef0 0a67 	vmov.f32	s1, s15
 8003b9a:	f009 fbe5 	bl	800d368 <sin>
 8003b9e:	eeb0 8a40 	vmov.f32	s16, s0
 8003ba2:	eef0 8a60 	vmov.f32	s17, s1
 8003ba6:	4b7c      	ldr	r3, [pc, #496]	; (8003d98 <BasicTimer3_Callback+0x2f0>)
 8003ba8:	ed93 7b02 	vldr	d7, [r3, #8]
 8003bac:	eeb0 0a47 	vmov.f32	s0, s14
 8003bb0:	eef0 0a67 	vmov.f32	s1, s15
 8003bb4:	f009 fb3c 	bl	800d230 <cos>
 8003bb8:	eeb0 7a40 	vmov.f32	s14, s0
 8003bbc:	eef0 7a60 	vmov.f32	s15, s1
 8003bc0:	eeb0 1a47 	vmov.f32	s2, s14
 8003bc4:	eef0 1a67 	vmov.f32	s3, s15
 8003bc8:	eeb0 0a48 	vmov.f32	s0, s16
 8003bcc:	eef0 0a68 	vmov.f32	s1, s17
 8003bd0:	f009 fc56 	bl	800d480 <atan2>
 8003bd4:	eeb0 7a40 	vmov.f32	s14, s0
 8003bd8:	eef0 7a60 	vmov.f32	s15, s1
 8003bdc:	4b6e      	ldr	r3, [pc, #440]	; (8003d98 <BasicTimer3_Callback+0x2f0>)
 8003bde:	ed83 7b02 	vstr	d7, [r3, #8]
			//Calculamos la velocidad
			handler_Motor_L.parametersMotor.distance = (cm_L*handler_Motor_L.parametersMotor.count);                   //[mm]
 8003be2:	4b79      	ldr	r3, [pc, #484]	; (8003dc8 <BasicTimer3_Callback+0x320>)
 8003be4:	8b9b      	ldrh	r3, [r3, #28]
 8003be6:	ee07 3a90 	vmov	s15, r3
 8003bea:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003bee:	4b77      	ldr	r3, [pc, #476]	; (8003dcc <BasicTimer3_Callback+0x324>)
 8003bf0:	edd3 7a00 	vldr	s15, [r3]
 8003bf4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bf8:	4b73      	ldr	r3, [pc, #460]	; (8003dc8 <BasicTimer3_Callback+0x320>)
 8003bfa:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			handler_Motor_R.parametersMotor.distance = (cm_R*handler_Motor_R.parametersMotor.count);				   //[mm]
 8003bfe:	4b74      	ldr	r3, [pc, #464]	; (8003dd0 <BasicTimer3_Callback+0x328>)
 8003c00:	8b9b      	ldrh	r3, [r3, #28]
 8003c02:	ee07 3a90 	vmov	s15, r3
 8003c06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003c0a:	4b72      	ldr	r3, [pc, #456]	; (8003dd4 <BasicTimer3_Callback+0x32c>)
 8003c0c:	edd3 7a00 	vldr	s15, [r3]
 8003c10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c14:	4b6e      	ldr	r3, [pc, #440]	; (8003dd0 <BasicTimer3_Callback+0x328>)
 8003c16:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			handler_Motor_L.parametersMotor.velocity = handler_Motor_L.parametersMotor.distance/time_accion;      //[m/s]
 8003c1a:	4b6b      	ldr	r3, [pc, #428]	; (8003dc8 <BasicTimer3_Callback+0x320>)
 8003c1c:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003c20:	4b66      	ldr	r3, [pc, #408]	; (8003dbc <BasicTimer3_Callback+0x314>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	ee07 3a90 	vmov	s15, r3
 8003c28:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c30:	4b65      	ldr	r3, [pc, #404]	; (8003dc8 <BasicTimer3_Callback+0x320>)
 8003c32:	edc3 7a08 	vstr	s15, [r3, #32]
			handler_Motor_R.parametersMotor.velocity = handler_Motor_R.parametersMotor.distance/time_accion;      //[m/s]
 8003c36:	4b66      	ldr	r3, [pc, #408]	; (8003dd0 <BasicTimer3_Callback+0x328>)
 8003c38:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003c3c:	4b5f      	ldr	r3, [pc, #380]	; (8003dbc <BasicTimer3_Callback+0x314>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	ee07 3a90 	vmov	s15, r3
 8003c44:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003c48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c4c:	4b60      	ldr	r3, [pc, #384]	; (8003dd0 <BasicTimer3_Callback+0x328>)
 8003c4e:	edc3 7a08 	vstr	s15, [r3, #32]
			//Reiniciamos el numero de conteos
			handler_Motor_R.parametersMotor.count = 0;
 8003c52:	4b5f      	ldr	r3, [pc, #380]	; (8003dd0 <BasicTimer3_Callback+0x328>)
 8003c54:	2200      	movs	r2, #0
 8003c56:	839a      	strh	r2, [r3, #28]
			handler_Motor_L.parametersMotor.count = 0;
 8003c58:	4b5b      	ldr	r3, [pc, #364]	; (8003dc8 <BasicTimer3_Callback+0x320>)
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	839a      	strh	r2, [r3, #28]
			//Reiniciamos variable
			sum_ang = 0;
 8003c5e:	4b53      	ldr	r3, [pc, #332]	; (8003dac <BasicTimer3_Callback+0x304>)
 8003c60:	f04f 0200 	mov.w	r2, #0
 8003c64:	601a      	str	r2, [r3, #0]
			//Reiniciamos tiempo
			time_accumulated = 0;
 8003c66:	4b52      	ldr	r3, [pc, #328]	; (8003db0 <BasicTimer3_Callback+0x308>)
 8003c68:	2200      	movs	r2, #0
 8003c6a:	801a      	strh	r2, [r3, #0]
			//Reiniciamos el contador de accion
			counting_action = 0;
 8003c6c:	4b51      	ldr	r3, [pc, #324]	; (8003db4 <BasicTimer3_Callback+0x30c>)
 8003c6e:	2200      	movs	r2, #0
 8003c70:	801a      	strh	r2, [r3, #0]
			//Levantamos bandera
			flag_action = 1;
 8003c72:	4b59      	ldr	r3, [pc, #356]	; (8003dd8 <BasicTimer3_Callback+0x330>)
 8003c74:	2201      	movs	r2, #1
 8003c76:	701a      	strb	r2, [r3, #0]

		//Combinar ambos ngulos
		ang_complementary = parameter_Posicion_Robot.grad_relativo + ang_for_Displament_ICR;
	}
	else{  __NOP(); }
}
 8003c78:	e0cb      	b.n	8003e12 <BasicTimer3_Callback+0x36a>
		else{ counting_action++; }
 8003c7a:	4b4e      	ldr	r3, [pc, #312]	; (8003db4 <BasicTimer3_Callback+0x30c>)
 8003c7c:	881b      	ldrh	r3, [r3, #0]
 8003c7e:	3301      	adds	r3, #1
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	4b4c      	ldr	r3, [pc, #304]	; (8003db4 <BasicTimer3_Callback+0x30c>)
 8003c84:	801a      	strh	r2, [r3, #0]
}
 8003c86:	e0c4      	b.n	8003e12 <BasicTimer3_Callback+0x36a>
	else if(flag_mode==2)
 8003c88:	4b47      	ldr	r3, [pc, #284]	; (8003da8 <BasicTimer3_Callback+0x300>)
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	2b02      	cmp	r3, #2
 8003c8e:	f040 80bf 	bne.w	8003e10 <BasicTimer3_Callback+0x368>
		if(counting_action>=timeAction_TIMER_Sampling)
 8003c92:	4b48      	ldr	r3, [pc, #288]	; (8003db4 <BasicTimer3_Callback+0x30c>)
 8003c94:	881a      	ldrh	r2, [r3, #0]
 8003c96:	4b48      	ldr	r3, [pc, #288]	; (8003db8 <BasicTimer3_Callback+0x310>)
 8003c98:	881b      	ldrh	r3, [r3, #0]
 8003c9a:	429a      	cmp	r2, r3
 8003c9c:	f0c0 80a4 	bcc.w	8003de8 <BasicTimer3_Callback+0x340>
			time_accion = time_accumulated;
 8003ca0:	4b43      	ldr	r3, [pc, #268]	; (8003db0 <BasicTimer3_Callback+0x308>)
 8003ca2:	881b      	ldrh	r3, [r3, #0]
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	4b45      	ldr	r3, [pc, #276]	; (8003dbc <BasicTimer3_Callback+0x314>)
 8003ca8:	601a      	str	r2, [r3, #0]
			handler_Motor_L.parametersMotor.distance = (cm_L*handler_Motor_L.parametersMotor.count);                   //[mm]
 8003caa:	4b47      	ldr	r3, [pc, #284]	; (8003dc8 <BasicTimer3_Callback+0x320>)
 8003cac:	8b9b      	ldrh	r3, [r3, #28]
 8003cae:	ee07 3a90 	vmov	s15, r3
 8003cb2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003cb6:	4b45      	ldr	r3, [pc, #276]	; (8003dcc <BasicTimer3_Callback+0x324>)
 8003cb8:	edd3 7a00 	vldr	s15, [r3]
 8003cbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cc0:	4b41      	ldr	r3, [pc, #260]	; (8003dc8 <BasicTimer3_Callback+0x320>)
 8003cc2:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			handler_Motor_R.parametersMotor.distance = (cm_R*handler_Motor_R.parametersMotor.count);				   //[mm]
 8003cc6:	4b42      	ldr	r3, [pc, #264]	; (8003dd0 <BasicTimer3_Callback+0x328>)
 8003cc8:	8b9b      	ldrh	r3, [r3, #28]
 8003cca:	ee07 3a90 	vmov	s15, r3
 8003cce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003cd2:	4b40      	ldr	r3, [pc, #256]	; (8003dd4 <BasicTimer3_Callback+0x32c>)
 8003cd4:	edd3 7a00 	vldr	s15, [r3]
 8003cd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cdc:	4b3c      	ldr	r3, [pc, #240]	; (8003dd0 <BasicTimer3_Callback+0x328>)
 8003cde:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			handler_Motor_L.parametersMotor.velocity = handler_Motor_L.parametersMotor.distance/time_accion;      //[m/s]
 8003ce2:	4b39      	ldr	r3, [pc, #228]	; (8003dc8 <BasicTimer3_Callback+0x320>)
 8003ce4:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003ce8:	4b34      	ldr	r3, [pc, #208]	; (8003dbc <BasicTimer3_Callback+0x314>)
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	ee07 3a90 	vmov	s15, r3
 8003cf0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003cf4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cf8:	4b33      	ldr	r3, [pc, #204]	; (8003dc8 <BasicTimer3_Callback+0x320>)
 8003cfa:	edc3 7a08 	vstr	s15, [r3, #32]
			handler_Motor_R.parametersMotor.velocity = handler_Motor_R.parametersMotor.distance/time_accion;      //[m/s]
 8003cfe:	4b34      	ldr	r3, [pc, #208]	; (8003dd0 <BasicTimer3_Callback+0x328>)
 8003d00:	edd3 6a09 	vldr	s13, [r3, #36]	; 0x24
 8003d04:	4b2d      	ldr	r3, [pc, #180]	; (8003dbc <BasicTimer3_Callback+0x314>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	ee07 3a90 	vmov	s15, r3
 8003d0c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003d10:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d14:	4b2e      	ldr	r3, [pc, #184]	; (8003dd0 <BasicTimer3_Callback+0x328>)
 8003d16:	edc3 7a08 	vstr	s15, [r3, #32]
			handler_Motor_R.parametersMotor.count = 0;
 8003d1a:	4b2d      	ldr	r3, [pc, #180]	; (8003dd0 <BasicTimer3_Callback+0x328>)
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	839a      	strh	r2, [r3, #28]
			handler_Motor_L.parametersMotor.count = 0;
 8003d20:	4b29      	ldr	r3, [pc, #164]	; (8003dc8 <BasicTimer3_Callback+0x320>)
 8003d22:	2200      	movs	r2, #0
 8003d24:	839a      	strh	r2, [r3, #28]
			ang_for_Displament_ICR += (((handler_Motor_R.parametersMotor.distance - handler_Motor_L.parametersMotor.distance)*100)
 8003d26:	4b2a      	ldr	r3, [pc, #168]	; (8003dd0 <BasicTimer3_Callback+0x328>)
 8003d28:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 8003d2c:	4b26      	ldr	r3, [pc, #152]	; (8003dc8 <BasicTimer3_Callback+0x320>)
 8003d2e:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003d32:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d36:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8003ddc <BasicTimer3_Callback+0x334>
 8003d3a:	ee67 7a87 	vmul.f32	s15, s15, s14
					/distanceBetweenWheels)*(180/M_PI); //[rad]
 8003d3e:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003de0 <BasicTimer3_Callback+0x338>
 8003d42:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003d46:	ee16 0a90 	vmov	r0, s13
 8003d4a:	f7fc fc15 	bl	8000578 <__aeabi_f2d>
 8003d4e:	a310      	add	r3, pc, #64	; (adr r3, 8003d90 <BasicTimer3_Callback+0x2e8>)
 8003d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d54:	f7fc fc68 	bl	8000628 <__aeabi_dmul>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	4610      	mov	r0, r2
 8003d5e:	4619      	mov	r1, r3
			ang_for_Displament_ICR += (((handler_Motor_R.parametersMotor.distance - handler_Motor_L.parametersMotor.distance)*100)
 8003d60:	4b20      	ldr	r3, [pc, #128]	; (8003de4 <BasicTimer3_Callback+0x33c>)
 8003d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d66:	f7fc faa9 	bl	80002bc <__adddf3>
 8003d6a:	4602      	mov	r2, r0
 8003d6c:	460b      	mov	r3, r1
 8003d6e:	491d      	ldr	r1, [pc, #116]	; (8003de4 <BasicTimer3_Callback+0x33c>)
 8003d70:	e9c1 2300 	strd	r2, r3, [r1]
			time_accumulated = 0;
 8003d74:	4b0e      	ldr	r3, [pc, #56]	; (8003db0 <BasicTimer3_Callback+0x308>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	801a      	strh	r2, [r3, #0]
			counting_action = 0;
 8003d7a:	4b0e      	ldr	r3, [pc, #56]	; (8003db4 <BasicTimer3_Callback+0x30c>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	801a      	strh	r2, [r3, #0]
 8003d80:	e038      	b.n	8003df4 <BasicTimer3_Callback+0x34c>
 8003d82:	bf00      	nop
 8003d84:	f3af 8000 	nop.w
 8003d88:	54442d18 	.word	0x54442d18
 8003d8c:	400921fb 	.word	0x400921fb
 8003d90:	1a63c1f8 	.word	0x1a63c1f8
 8003d94:	404ca5dc 	.word	0x404ca5dc
 8003d98:	20008fe0 	.word	0x20008fe0
 8003d9c:	20008f54 	.word	0x20008f54
 8003da0:	20009028 	.word	0x20009028
 8003da4:	2000027c 	.word	0x2000027c
 8003da8:	20009426 	.word	0x20009426
 8003dac:	20009040 	.word	0x20009040
 8003db0:	20009438 	.word	0x20009438
 8003db4:	2000943a 	.word	0x2000943a
 8003db8:	20000014 	.word	0x20000014
 8003dbc:	20009434 	.word	0x20009434
 8003dc0:	20009044 	.word	0x20009044
 8003dc4:	40668000 	.word	0x40668000
 8003dc8:	2000038c 	.word	0x2000038c
 8003dcc:	20009048 	.word	0x20009048
 8003dd0:	20000318 	.word	0x20000318
 8003dd4:	2000904c 	.word	0x2000904c
 8003dd8:	20009425 	.word	0x20009425
 8003ddc:	42c80000 	.word	0x42c80000
 8003de0:	4625a000 	.word	0x4625a000
 8003de4:	20009050 	.word	0x20009050
		else{counting_action++;}
 8003de8:	4b0c      	ldr	r3, [pc, #48]	; (8003e1c <BasicTimer3_Callback+0x374>)
 8003dea:	881b      	ldrh	r3, [r3, #0]
 8003dec:	3301      	adds	r3, #1
 8003dee:	b29a      	uxth	r2, r3
 8003df0:	4b0a      	ldr	r3, [pc, #40]	; (8003e1c <BasicTimer3_Callback+0x374>)
 8003df2:	801a      	strh	r2, [r3, #0]
		ang_complementary = parameter_Posicion_Robot.grad_relativo + ang_for_Displament_ICR;
 8003df4:	4b0a      	ldr	r3, [pc, #40]	; (8003e20 <BasicTimer3_Callback+0x378>)
 8003df6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003dfa:	4b0a      	ldr	r3, [pc, #40]	; (8003e24 <BasicTimer3_Callback+0x37c>)
 8003dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e00:	f7fc fa5c 	bl	80002bc <__adddf3>
 8003e04:	4602      	mov	r2, r0
 8003e06:	460b      	mov	r3, r1
 8003e08:	4907      	ldr	r1, [pc, #28]	; (8003e28 <BasicTimer3_Callback+0x380>)
 8003e0a:	e9c1 2300 	strd	r2, r3, [r1]
}
 8003e0e:	e000      	b.n	8003e12 <BasicTimer3_Callback+0x36a>
	else{  __NOP(); }
 8003e10:	bf00      	nop
}
 8003e12:	bf00      	nop
 8003e14:	46bd      	mov	sp, r7
 8003e16:	ecbd 8b02 	vpop	{d8}
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	2000943a 	.word	0x2000943a
 8003e20:	20008fe0 	.word	0x20008fe0
 8003e24:	20009050 	.word	0x20009050
 8003e28:	20009058 	.word	0x20009058

08003e2c <callback_extInt1>:

//-------------------------Fotocompuerta--------------------------------
//Definimos la funcion que se desea ejecutar cuando se genera la interrupcion por el EXTI13 y EXTI13
void callback_extInt1(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	af00      	add	r7, sp, #0
	//Aumentamos valor en als cuentas
	handler_Motor_R.parametersMotor.count++;
 8003e30:	4b05      	ldr	r3, [pc, #20]	; (8003e48 <callback_extInt1+0x1c>)
 8003e32:	8b9b      	ldrh	r3, [r3, #28]
 8003e34:	3301      	adds	r3, #1
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	4b03      	ldr	r3, [pc, #12]	; (8003e48 <callback_extInt1+0x1c>)
 8003e3a:	839a      	strh	r2, [r3, #28]
}
 8003e3c:	bf00      	nop
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	20000318 	.word	0x20000318

08003e4c <callback_extInt3>:
void callback_extInt3(void)
{
 8003e4c:	b480      	push	{r7}
 8003e4e:	af00      	add	r7, sp, #0
	//Aumentamos valor en las cuentas
	handler_Motor_L.parametersMotor.count++;
 8003e50:	4b05      	ldr	r3, [pc, #20]	; (8003e68 <callback_extInt3+0x1c>)
 8003e52:	8b9b      	ldrh	r3, [r3, #28]
 8003e54:	3301      	adds	r3, #1
 8003e56:	b29a      	uxth	r2, r3
 8003e58:	4b03      	ldr	r3, [pc, #12]	; (8003e68 <callback_extInt3+0x1c>)
 8003e5a:	839a      	strh	r2, [r3, #28]
}
 8003e5c:	bf00      	nop
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e64:	4770      	bx	lr
 8003e66:	bf00      	nop
 8003e68:	2000038c 	.word	0x2000038c

08003e6c <recepcionCommand>:

//----------------------------Inicio de la definicion de las funciones de los comandos----------------------------------------

//Funcion que recibe los caracteres del comando recibido
void recepcionCommand(void)
{
 8003e6c:	b480      	push	{r7}
 8003e6e:	af00      	add	r7, sp, #0
	if(charRead == '@')
 8003e70:	4b11      	ldr	r3, [pc, #68]	; (8003eb8 <recepcionCommand+0x4c>)
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	2b40      	cmp	r3, #64	; 0x40
 8003e76:	d10c      	bne.n	8003e92 <recepcionCommand+0x26>
	{
		//Almacenamos el elemento nulo
		bufferRecepcion[counterRecepcion] = '\0';
 8003e78:	4b10      	ldr	r3, [pc, #64]	; (8003ebc <recepcionCommand+0x50>)
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	4b10      	ldr	r3, [pc, #64]	; (8003ec0 <recepcionCommand+0x54>)
 8003e80:	2100      	movs	r1, #0
 8003e82:	5499      	strb	r1, [r3, r2]
		//Establecemos la bandera como alta
		commandComplete = 1;
 8003e84:	4b0f      	ldr	r3, [pc, #60]	; (8003ec4 <recepcionCommand+0x58>)
 8003e86:	2201      	movs	r2, #1
 8003e88:	701a      	strb	r2, [r3, #0]
		//Reiniciamos la variable
		counterRecepcion = 0;
 8003e8a:	4b0c      	ldr	r3, [pc, #48]	; (8003ebc <recepcionCommand+0x50>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	701a      	strb	r2, [r3, #0]
		//Aumentamos en uno la posicion del arreglo
		counterRecepcion++;
		//Reiniciamos la variable
	}

}
 8003e90:	e00c      	b.n	8003eac <recepcionCommand+0x40>
		bufferRecepcion[counterRecepcion] = charRead;
 8003e92:	4b0a      	ldr	r3, [pc, #40]	; (8003ebc <recepcionCommand+0x50>)
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	461a      	mov	r2, r3
 8003e98:	4b07      	ldr	r3, [pc, #28]	; (8003eb8 <recepcionCommand+0x4c>)
 8003e9a:	7819      	ldrb	r1, [r3, #0]
 8003e9c:	4b08      	ldr	r3, [pc, #32]	; (8003ec0 <recepcionCommand+0x54>)
 8003e9e:	5499      	strb	r1, [r3, r2]
		counterRecepcion++;
 8003ea0:	4b06      	ldr	r3, [pc, #24]	; (8003ebc <recepcionCommand+0x50>)
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	3301      	adds	r3, #1
 8003ea6:	b2da      	uxtb	r2, r3
 8003ea8:	4b04      	ldr	r3, [pc, #16]	; (8003ebc <recepcionCommand+0x50>)
 8003eaa:	701a      	strb	r2, [r3, #0]
}
 8003eac:	bf00      	nop
 8003eae:	46bd      	mov	sp, r7
 8003eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb4:	4770      	bx	lr
 8003eb6:	bf00      	nop
 8003eb8:	20000010 	.word	0x20000010
 8003ebc:	2000943c 	.word	0x2000943c
 8003ec0:	20009440 	.word	0x20009440
 8003ec4:	20000019 	.word	0x20000019

08003ec8 <runCommand>:

//Funcion que ejecuta el comando ingresando
void runCommand(char *prtcommand)
{
 8003ec8:	b5b0      	push	{r4, r5, r7, lr}
 8003eca:	b09a      	sub	sp, #104	; 0x68
 8003ecc:	af04      	add	r7, sp, #16
 8003ece:	6078      	str	r0, [r7, #4]
	//Variables para almacenar los elmentos que entrega el comando luego de ser divididos por la funcion sscanf
	char cmd[64]= {0};
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	61bb      	str	r3, [r7, #24]
 8003ed4:	f107 031c 	add.w	r3, r7, #28
 8003ed8:	223c      	movs	r2, #60	; 0x3c
 8003eda:	2100      	movs	r1, #0
 8003edc:	4618      	mov	r0, r3
 8003ede:	f004 f8e1 	bl	80080a4 <memset>
	int firtsParameter = 0;
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	617b      	str	r3, [r7, #20]
	int secondParameter = 0;
 8003ee6:	2300      	movs	r3, #0
 8003ee8:	613b      	str	r3, [r7, #16]
	int thirdParameter = 0;
 8003eea:	2300      	movs	r3, #0
 8003eec:	60fb      	str	r3, [r7, #12]
	int forthParameter = 0;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	60bb      	str	r3, [r7, #8]
	//char bufferMsg[64]= {0};

	//Funcion que lee la cadena de caracteres y la divide en los elementos definidos
	sscanf(prtcommand, "%s %u %u %u %u", cmd, &firtsParameter, &secondParameter, &thirdParameter, &forthParameter);
 8003ef2:	f107 0114 	add.w	r1, r7, #20
 8003ef6:	f107 0218 	add.w	r2, r7, #24
 8003efa:	f107 0308 	add.w	r3, r7, #8
 8003efe:	9302      	str	r3, [sp, #8]
 8003f00:	f107 030c 	add.w	r3, r7, #12
 8003f04:	9301      	str	r3, [sp, #4]
 8003f06:	f107 0310 	add.w	r3, r7, #16
 8003f0a:	9300      	str	r3, [sp, #0]
 8003f0c:	460b      	mov	r3, r1
 8003f0e:	4998      	ldr	r1, [pc, #608]	; (8004170 <runCommand+0x2a8>)
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f004 ff6f 	bl	8008df4 <siscanf>

	//Imprime lista que muestra los comandos que tiene el dispositivo
	if(strcmp(cmd, "help")==0)
 8003f16:	f107 0318 	add.w	r3, r7, #24
 8003f1a:	4996      	ldr	r1, [pc, #600]	; (8004174 <runCommand+0x2ac>)
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f7fc f95f 	bl	80001e0 <strcmp>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d12c      	bne.n	8003f82 <runCommand+0xba>
	{
		writeMsgForTXE(&handler_USART_USB, "Help Menu: \n");
 8003f28:	4993      	ldr	r1, [pc, #588]	; (8004178 <runCommand+0x2b0>)
 8003f2a:	4894      	ldr	r0, [pc, #592]	; (800417c <runCommand+0x2b4>)
 8003f2c:	f003 fe80 	bl	8007c30 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "1) help  ---Imprime lista de comandos. \n");
 8003f30:	4993      	ldr	r1, [pc, #588]	; (8004180 <runCommand+0x2b8>)
 8003f32:	4892      	ldr	r0, [pc, #584]	; (800417c <runCommand+0x2b4>)
 8003f34:	f003 fe7c 	bl	8007c30 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "2) dutty # --- Cambiar el valor de dutty [%] \n");
 8003f38:	4992      	ldr	r1, [pc, #584]	; (8004184 <runCommand+0x2bc>)
 8003f3a:	4890      	ldr	r0, [pc, #576]	; (800417c <runCommand+0x2b4>)
 8003f3c:	f003 fe78 	bl	8007c30 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "3) frequency # --- Cambiar el valor de la frecuenencia del motor [HZ] \n");
 8003f40:	4991      	ldr	r1, [pc, #580]	; (8004188 <runCommand+0x2c0>)
 8003f42:	488e      	ldr	r0, [pc, #568]	; (800417c <runCommand+0x2b4>)
 8003f44:	f003 fe74 	bl	8007c30 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "4) line # ---Inicia Linea recta, #: dist [mm]  \n");
 8003f48:	4990      	ldr	r1, [pc, #576]	; (800418c <runCommand+0x2c4>)
 8003f4a:	488c      	ldr	r0, [pc, #560]	; (800417c <runCommand+0x2b4>)
 8003f4c:	f003 fe70 	bl	8007c30 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "5) turn # # ---Iniciamos el giro del robot #: ang [grados]# \n");
 8003f50:	498f      	ldr	r1, [pc, #572]	; (8004190 <runCommand+0x2c8>)
 8003f52:	488a      	ldr	r0, [pc, #552]	; (800417c <runCommand+0x2b4>)
 8003f54:	f003 fe6c 	bl	8007c30 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "6) square # # --- Ejecucion del cuadrado #: lado [mm], #: dir 0->L 1->R \n");
 8003f58:	498e      	ldr	r1, [pc, #568]	; (8004194 <runCommand+0x2cc>)
 8003f5a:	4888      	ldr	r0, [pc, #544]	; (800417c <runCommand+0x2b4>)
 8003f5c:	f003 fe68 	bl	8007c30 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "7) applyastar --- Indicador de calcular trayectoria con A-Star \n");
 8003f60:	498d      	ldr	r1, [pc, #564]	; (8004198 <runCommand+0x2d0>)
 8003f62:	4886      	ldr	r0, [pc, #536]	; (800417c <runCommand+0x2b4>)
 8003f64:	f003 fe64 	bl	8007c30 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "8) exepathastar --- se ejecuta el A-Star calculado \n");
 8003f68:	498c      	ldr	r1, [pc, #560]	; (800419c <runCommand+0x2d4>)
 8003f6a:	4884      	ldr	r0, [pc, #528]	; (800417c <runCommand+0x2b4>)
 8003f6c:	f003 fe60 	bl	8007c30 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "9) stop --- Para la ejecucion de los motore \n");
 8003f70:	498b      	ldr	r1, [pc, #556]	; (80041a0 <runCommand+0x2d8>)
 8003f72:	4882      	ldr	r0, [pc, #520]	; (800417c <runCommand+0x2b4>)
 8003f74:	f003 fe5c 	bl	8007c30 <writeMsgForTXE>
		writeMsgForTXE(&handler_USART_USB, "10) init --- Reinicia las coordenadas globales \n");
 8003f78:	498a      	ldr	r1, [pc, #552]	; (80041a4 <runCommand+0x2dc>)
 8003f7a:	4880      	ldr	r0, [pc, #512]	; (800417c <runCommand+0x2b4>)
 8003f7c:	f003 fe58 	bl	8007c30 <writeMsgForTXE>
		//Se imprime que el comando no fue valido
		writeMsgForTXE(&handler_USART_USB, "Comando no correcto \n");
	}


}
 8003f80:	e0e9      	b.n	8004156 <runCommand+0x28e>
	else if (strcmp(cmd, "dutty") == 0)
 8003f82:	f107 0318 	add.w	r3, r7, #24
 8003f86:	4988      	ldr	r1, [pc, #544]	; (80041a8 <runCommand+0x2e0>)
 8003f88:	4618      	mov	r0, r3
 8003f8a:	f7fc f929 	bl	80001e0 <strcmp>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d120      	bne.n	8003fd6 <runCommand+0x10e>
		duttySetPoint= firtsParameter;
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	b2da      	uxtb	r2, r3
 8003f98:	4b84      	ldr	r3, [pc, #528]	; (80041ac <runCommand+0x2e4>)
 8003f9a:	701a      	strb	r2, [r3, #0]
		velSetPoint = (0.00169*duttySetPoint + 0.0619);
 8003f9c:	4b83      	ldr	r3, [pc, #524]	; (80041ac <runCommand+0x2e4>)
 8003f9e:	781b      	ldrb	r3, [r3, #0]
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f7fc fad7 	bl	8000554 <__aeabi_i2d>
 8003fa6:	a36e      	add	r3, pc, #440	; (adr r3, 8004160 <runCommand+0x298>)
 8003fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fac:	f7fc fb3c 	bl	8000628 <__aeabi_dmul>
 8003fb0:	4602      	mov	r2, r0
 8003fb2:	460b      	mov	r3, r1
 8003fb4:	4610      	mov	r0, r2
 8003fb6:	4619      	mov	r1, r3
 8003fb8:	a36b      	add	r3, pc, #428	; (adr r3, 8004168 <runCommand+0x2a0>)
 8003fba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fbe:	f7fc f97d 	bl	80002bc <__adddf3>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	460b      	mov	r3, r1
 8003fc6:	4610      	mov	r0, r2
 8003fc8:	4619      	mov	r1, r3
 8003fca:	f7fc fe25 	bl	8000c18 <__aeabi_d2f>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	4a77      	ldr	r2, [pc, #476]	; (80041b0 <runCommand+0x2e8>)
 8003fd2:	6013      	str	r3, [r2, #0]
}
 8003fd4:	e0bf      	b.n	8004156 <runCommand+0x28e>
	else if (strcmp(cmd, "frequency") == 0)
 8003fd6:	f107 0318 	add.w	r3, r7, #24
 8003fda:	4976      	ldr	r1, [pc, #472]	; (80041b4 <runCommand+0x2ec>)
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f7fc f8ff 	bl	80001e0 <strcmp>
 8003fe2:	4603      	mov	r3, r0
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d104      	bne.n	8003ff2 <runCommand+0x12a>
		frequency_PWM_Motor = firtsParameter;
 8003fe8:	697b      	ldr	r3, [r7, #20]
 8003fea:	b29a      	uxth	r2, r3
 8003fec:	4b72      	ldr	r3, [pc, #456]	; (80041b8 <runCommand+0x2f0>)
 8003fee:	801a      	strh	r2, [r3, #0]
}
 8003ff0:	e0b1      	b.n	8004156 <runCommand+0x28e>
	else if (strcmp(cmd, "line") == 0)
 8003ff2:	f107 0318 	add.w	r3, r7, #24
 8003ff6:	4971      	ldr	r1, [pc, #452]	; (80041bc <runCommand+0x2f4>)
 8003ff8:	4618      	mov	r0, r3
 8003ffa:	f7fc f8f1 	bl	80001e0 <strcmp>
 8003ffe:	4603      	mov	r3, r0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d118      	bne.n	8004036 <runCommand+0x16e>
		change_position(&parameter_Path_Robot, firtsParameter, parameter_Path_Robot.goal_Position_x, parameter_Path_Robot.goal_Position_y);
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	4a6e      	ldr	r2, [pc, #440]	; (80041c0 <runCommand+0x2f8>)
 8004008:	ed92 7b16 	vldr	d7, [r2, #88]	; 0x58
 800400c:	4a6c      	ldr	r2, [pc, #432]	; (80041c0 <runCommand+0x2f8>)
 800400e:	ed92 6b18 	vldr	d6, [r2, #96]	; 0x60
 8004012:	eeb0 1a46 	vmov.f32	s2, s12
 8004016:	eef0 1a66 	vmov.f32	s3, s13
 800401a:	eeb0 0a47 	vmov.f32	s0, s14
 800401e:	eef0 0a67 	vmov.f32	s1, s15
 8004022:	4619      	mov	r1, r3
 8004024:	4866      	ldr	r0, [pc, #408]	; (80041c0 <runCommand+0x2f8>)
 8004026:	f7fe fa27 	bl	8002478 <change_position>
		straight_line(duttySetPoint);
 800402a:	4b60      	ldr	r3, [pc, #384]	; (80041ac <runCommand+0x2e4>)
 800402c:	781b      	ldrb	r3, [r3, #0]
 800402e:	4618      	mov	r0, r3
 8004030:	f000 fb02 	bl	8004638 <straight_line>
}
 8004034:	e08f      	b.n	8004156 <runCommand+0x28e>
	else if (strcmp(cmd, "turn") == 0)
 8004036:	f107 0318 	add.w	r3, r7, #24
 800403a:	4962      	ldr	r1, [pc, #392]	; (80041c4 <runCommand+0x2fc>)
 800403c:	4618      	mov	r0, r3
 800403e:	f7fc f8cf 	bl	80001e0 <strcmp>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d10b      	bne.n	8004060 <runCommand+0x198>
		if(secondParameter==1){ firtsParameter = -1*firtsParameter;}
 8004048:	693b      	ldr	r3, [r7, #16]
 800404a:	2b01      	cmp	r3, #1
 800404c:	d102      	bne.n	8004054 <runCommand+0x18c>
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	425b      	negs	r3, r3
 8004052:	617b      	str	r3, [r7, #20]
		turn_itself(firtsParameter);    //a = [grados], b = Direccion giro, c = Porcentaje dutty
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	b21b      	sxth	r3, r3
 8004058:	4618      	mov	r0, r3
 800405a:	f000 fbf1 	bl	8004840 <turn_itself>
}
 800405e:	e07a      	b.n	8004156 <runCommand+0x28e>
	else if (strcmp(cmd, "square") == 0)
 8004060:	f107 0318 	add.w	r3, r7, #24
 8004064:	4958      	ldr	r1, [pc, #352]	; (80041c8 <runCommand+0x300>)
 8004066:	4618      	mov	r0, r3
 8004068:	f7fc f8ba 	bl	80001e0 <strcmp>
 800406c:	4603      	mov	r3, r0
 800406e:	2b00      	cmp	r3, #0
 8004070:	d11b      	bne.n	80040aa <runCommand+0x1e2>
		init_coordinates();
 8004072:	f000 fc51 	bl	8004918 <init_coordinates>
		set_operation_square(list_operation, firtsParameter, secondParameter);
 8004076:	697b      	ldr	r3, [r7, #20]
 8004078:	4618      	mov	r0, r3
 800407a:	f7fc fa6b 	bl	8000554 <__aeabi_i2d>
 800407e:	4604      	mov	r4, r0
 8004080:	460d      	mov	r5, r1
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	4618      	mov	r0, r3
 8004086:	f7fc fa65 	bl	8000554 <__aeabi_i2d>
 800408a:	4602      	mov	r2, r0
 800408c:	460b      	mov	r3, r1
 800408e:	ec43 2b11 	vmov	d1, r2, r3
 8004092:	ec45 4b10 	vmov	d0, r4, r5
 8004096:	484d      	ldr	r0, [pc, #308]	; (80041cc <runCommand+0x304>)
 8004098:	f000 fcc0 	bl	8004a1c <set_operation_square>
		counting_operation = 0;
 800409c:	4b4c      	ldr	r3, [pc, #304]	; (80041d0 <runCommand+0x308>)
 800409e:	2200      	movs	r2, #0
 80040a0:	701a      	strb	r2, [r3, #0]
		flag_multioperation = 1;
 80040a2:	4b4c      	ldr	r3, [pc, #304]	; (80041d4 <runCommand+0x30c>)
 80040a4:	2201      	movs	r2, #1
 80040a6:	701a      	strb	r2, [r3, #0]
}
 80040a8:	e055      	b.n	8004156 <runCommand+0x28e>
	else if (strcmp(cmd,"applyastar") == 0)
 80040aa:	f107 0318 	add.w	r3, r7, #24
 80040ae:	494a      	ldr	r1, [pc, #296]	; (80041d8 <runCommand+0x310>)
 80040b0:	4618      	mov	r0, r3
 80040b2:	f7fc f895 	bl	80001e0 <strcmp>
 80040b6:	4603      	mov	r3, r0
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d103      	bne.n	80040c4 <runCommand+0x1fc>
		flag_A_Star = 1;
 80040bc:	4b47      	ldr	r3, [pc, #284]	; (80041dc <runCommand+0x314>)
 80040be:	2201      	movs	r2, #1
 80040c0:	701a      	strb	r2, [r3, #0]
}
 80040c2:	e048      	b.n	8004156 <runCommand+0x28e>
	else if (strcmp(cmd,"exepathastar") == 0)
 80040c4:	f107 0318 	add.w	r3, r7, #24
 80040c8:	4945      	ldr	r1, [pc, #276]	; (80041e0 <runCommand+0x318>)
 80040ca:	4618      	mov	r0, r3
 80040cc:	f7fc f888 	bl	80001e0 <strcmp>
 80040d0:	4603      	mov	r3, r0
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d118      	bne.n	8004108 <runCommand+0x240>
		if(flag_navegation_AStar)
 80040d6:	4b43      	ldr	r3, [pc, #268]	; (80041e4 <runCommand+0x31c>)
 80040d8:	781b      	ldrb	r3, [r3, #0]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d00f      	beq.n	80040fe <runCommand+0x236>
			init_coordinates();
 80040de:	f000 fc1b 	bl	8004918 <init_coordinates>
			set_operation_AStar(list_operation, file_path, &parameter_Posicion_Robot, &parameter_Path_Robot);
 80040e2:	4b41      	ldr	r3, [pc, #260]	; (80041e8 <runCommand+0x320>)
 80040e4:	6819      	ldr	r1, [r3, #0]
 80040e6:	4b36      	ldr	r3, [pc, #216]	; (80041c0 <runCommand+0x2f8>)
 80040e8:	4a40      	ldr	r2, [pc, #256]	; (80041ec <runCommand+0x324>)
 80040ea:	4838      	ldr	r0, [pc, #224]	; (80041cc <runCommand+0x304>)
 80040ec:	f000 fd54 	bl	8004b98 <set_operation_AStar>
			counting_operation = 0;
 80040f0:	4b37      	ldr	r3, [pc, #220]	; (80041d0 <runCommand+0x308>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	701a      	strb	r2, [r3, #0]
			flag_multioperation = 1;
 80040f6:	4b37      	ldr	r3, [pc, #220]	; (80041d4 <runCommand+0x30c>)
 80040f8:	2201      	movs	r2, #1
 80040fa:	701a      	strb	r2, [r3, #0]
}
 80040fc:	e02b      	b.n	8004156 <runCommand+0x28e>
		else{writeMsgForTXE(&handler_USART_USB, "Accion no valida. No se a ingresado el grid map \n");}
 80040fe:	493c      	ldr	r1, [pc, #240]	; (80041f0 <runCommand+0x328>)
 8004100:	481e      	ldr	r0, [pc, #120]	; (800417c <runCommand+0x2b4>)
 8004102:	f003 fd95 	bl	8007c30 <writeMsgForTXE>
}
 8004106:	e026      	b.n	8004156 <runCommand+0x28e>
	else if (strcmp(cmd, "stop") == 0)
 8004108:	f107 0318 	add.w	r3, r7, #24
 800410c:	4939      	ldr	r1, [pc, #228]	; (80041f4 <runCommand+0x32c>)
 800410e:	4618      	mov	r0, r3
 8004110:	f7fc f866 	bl	80001e0 <strcmp>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d10d      	bne.n	8004136 <runCommand+0x26e>
		flag_multioperation = 0;
 800411a:	4b2e      	ldr	r3, [pc, #184]	; (80041d4 <runCommand+0x30c>)
 800411c:	2200      	movs	r2, #0
 800411e:	701a      	strb	r2, [r3, #0]
		counting_operation = 0;
 8004120:	4b2b      	ldr	r3, [pc, #172]	; (80041d0 <runCommand+0x308>)
 8004122:	2200      	movs	r2, #0
 8004124:	701a      	strb	r2, [r3, #0]
		status_motor(RESET);
 8004126:	2000      	movs	r0, #0
 8004128:	f000 feb4 	bl	8004e94 <status_motor>
		writeMsgForTXE(&handler_USART_USB, "Operacion Detenida \n");
 800412c:	4932      	ldr	r1, [pc, #200]	; (80041f8 <runCommand+0x330>)
 800412e:	4813      	ldr	r0, [pc, #76]	; (800417c <runCommand+0x2b4>)
 8004130:	f003 fd7e 	bl	8007c30 <writeMsgForTXE>
}
 8004134:	e00f      	b.n	8004156 <runCommand+0x28e>
	else if (strcmp(cmd, "init") == 0)
 8004136:	f107 0318 	add.w	r3, r7, #24
 800413a:	4930      	ldr	r1, [pc, #192]	; (80041fc <runCommand+0x334>)
 800413c:	4618      	mov	r0, r3
 800413e:	f7fc f84f 	bl	80001e0 <strcmp>
 8004142:	4603      	mov	r3, r0
 8004144:	2b00      	cmp	r3, #0
 8004146:	d102      	bne.n	800414e <runCommand+0x286>
		init_coordinates();
 8004148:	f000 fbe6 	bl	8004918 <init_coordinates>
}
 800414c:	e003      	b.n	8004156 <runCommand+0x28e>
		writeMsgForTXE(&handler_USART_USB, "Comando no correcto \n");
 800414e:	492c      	ldr	r1, [pc, #176]	; (8004200 <runCommand+0x338>)
 8004150:	480a      	ldr	r0, [pc, #40]	; (800417c <runCommand+0x2b4>)
 8004152:	f003 fd6d 	bl	8007c30 <writeMsgForTXE>
}
 8004156:	bf00      	nop
 8004158:	3758      	adds	r7, #88	; 0x58
 800415a:	46bd      	mov	sp, r7
 800415c:	bdb0      	pop	{r4, r5, r7, pc}
 800415e:	bf00      	nop
 8004160:	aebc408e 	.word	0xaebc408e
 8004164:	3f5bb05f 	.word	0x3f5bb05f
 8004168:	573eab36 	.word	0x573eab36
 800416c:	3fafb15b 	.word	0x3fafb15b
 8004170:	0800fc00 	.word	0x0800fc00
 8004174:	0800fc10 	.word	0x0800fc10
 8004178:	0800fc18 	.word	0x0800fc18
 800417c:	2000029c 	.word	0x2000029c
 8004180:	0800fc28 	.word	0x0800fc28
 8004184:	0800fc54 	.word	0x0800fc54
 8004188:	0800fc84 	.word	0x0800fc84
 800418c:	0800fccc 	.word	0x0800fccc
 8004190:	0800fd00 	.word	0x0800fd00
 8004194:	0800fd40 	.word	0x0800fd40
 8004198:	0800fd8c 	.word	0x0800fd8c
 800419c:	0800fdd0 	.word	0x0800fdd0
 80041a0:	0800fe08 	.word	0x0800fe08
 80041a4:	0800fe38 	.word	0x0800fe38
 80041a8:	0800fe6c 	.word	0x0800fe6c
 80041ac:	20000018 	.word	0x20000018
 80041b0:	20009430 	.word	0x20009430
 80041b4:	0800fe74 	.word	0x0800fe74
 80041b8:	20000016 	.word	0x20000016
 80041bc:	0800fe80 	.word	0x0800fe80
 80041c0:	20008f78 	.word	0x20008f78
 80041c4:	0800fe88 	.word	0x0800fe88
 80041c8:	0800fe90 	.word	0x0800fe90
 80041cc:	20009060 	.word	0x20009060
 80041d0:	20009427 	.word	0x20009427
 80041d4:	20009424 	.word	0x20009424
 80041d8:	0800fe98 	.word	0x0800fe98
 80041dc:	20008f51 	.word	0x20008f51
 80041e0:	0800fea4 	.word	0x0800fea4
 80041e4:	20008f52 	.word	0x20008f52
 80041e8:	20008f34 	.word	0x20008f34
 80041ec:	20008fe0 	.word	0x20008fe0
 80041f0:	0800feb4 	.word	0x0800feb4
 80041f4:	0800fee8 	.word	0x0800fee8
 80041f8:	0800fef0 	.word	0x0800fef0
 80041fc:	0800ff08 	.word	0x0800ff08
 8004200:	0800ff10 	.word	0x0800ff10

08004204 <recepcion_Sring_Parameter_Grid_Map>:

//------------------------------Inicio de la definicion de funciones del A-STAR----------------------------------------

//Funcion para la recepcion de los parametros del grip map
void recepcion_Sring_Parameter_Grid_Map(char newchar)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	4603      	mov	r3, r0
 800420c:	71fb      	strb	r3, [r7, #7]
	if(string_aStar_Complete!=1)
 800420e:	4b14      	ldr	r3, [pc, #80]	; (8004260 <recepcion_Sring_Parameter_Grid_Map+0x5c>)
 8004210:	781b      	ldrb	r3, [r3, #0]
 8004212:	2b01      	cmp	r3, #1
 8004214:	d01c      	beq.n	8004250 <recepcion_Sring_Parameter_Grid_Map+0x4c>
		if(newchar == '$')
 8004216:	79fb      	ldrb	r3, [r7, #7]
 8004218:	2b24      	cmp	r3, #36	; 0x24
 800421a:	d10c      	bne.n	8004236 <recepcion_Sring_Parameter_Grid_Map+0x32>
		{
			//Almacenamos el elemento nulo
			bufferParameterStringGM[index_String_GM]= '\0';
 800421c:	4b11      	ldr	r3, [pc, #68]	; (8004264 <recepcion_Sring_Parameter_Grid_Map+0x60>)
 800421e:	881b      	ldrh	r3, [r3, #0]
 8004220:	461a      	mov	r2, r3
 8004222:	4b11      	ldr	r3, [pc, #68]	; (8004268 <recepcion_Sring_Parameter_Grid_Map+0x64>)
 8004224:	2100      	movs	r1, #0
 8004226:	5499      	strb	r1, [r3, r2]
			//Establecemos la bandera como alta
			string_aStar_Complete = 1;
 8004228:	4b0d      	ldr	r3, [pc, #52]	; (8004260 <recepcion_Sring_Parameter_Grid_Map+0x5c>)
 800422a:	2201      	movs	r2, #1
 800422c:	701a      	strb	r2, [r3, #0]
			//Reiniciamos contador
			index_String_GM = 0;
 800422e:	4b0d      	ldr	r3, [pc, #52]	; (8004264 <recepcion_Sring_Parameter_Grid_Map+0x60>)
 8004230:	2200      	movs	r2, #0
 8004232:	801a      	strh	r2, [r3, #0]
			bufferParameterStringGM[index_String_GM] = newchar;
			//Aumentamos en uno la posicion del arreglo
			index_String_GM++;
		}
	else{__NOP();}
}
 8004234:	e00d      	b.n	8004252 <recepcion_Sring_Parameter_Grid_Map+0x4e>
			bufferParameterStringGM[index_String_GM] = newchar;
 8004236:	4b0b      	ldr	r3, [pc, #44]	; (8004264 <recepcion_Sring_Parameter_Grid_Map+0x60>)
 8004238:	881b      	ldrh	r3, [r3, #0]
 800423a:	4619      	mov	r1, r3
 800423c:	4a0a      	ldr	r2, [pc, #40]	; (8004268 <recepcion_Sring_Parameter_Grid_Map+0x64>)
 800423e:	79fb      	ldrb	r3, [r7, #7]
 8004240:	5453      	strb	r3, [r2, r1]
			index_String_GM++;
 8004242:	4b08      	ldr	r3, [pc, #32]	; (8004264 <recepcion_Sring_Parameter_Grid_Map+0x60>)
 8004244:	881b      	ldrh	r3, [r3, #0]
 8004246:	3301      	adds	r3, #1
 8004248:	b29a      	uxth	r2, r3
 800424a:	4b06      	ldr	r3, [pc, #24]	; (8004264 <recepcion_Sring_Parameter_Grid_Map+0x60>)
 800424c:	801a      	strh	r2, [r3, #0]
}
 800424e:	e000      	b.n	8004252 <recepcion_Sring_Parameter_Grid_Map+0x4e>
	else{__NOP();}
 8004250:	bf00      	nop
}
 8004252:	bf00      	nop
 8004254:	370c      	adds	r7, #12
 8004256:	46bd      	mov	sp, r7
 8004258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425c:	4770      	bx	lr
 800425e:	bf00      	nop
 8004260:	20008f50 	.word	0x20008f50
 8004264:	20008f38 	.word	0x20008f38
 8004268:	20008d70 	.word	0x20008d70

0800426c <Separate_parameters>:

//Funcion para separar los diferentes parametros del string
void Separate_parameters(Cell_map_t array_string[20][20], char *parameter_string)
{
 800426c:	b580      	push	{r7, lr}
 800426e:	b08a      	sub	sp, #40	; 0x28
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
 8004274:	6039      	str	r1, [r7, #0]
  //Definicion de variables
  char buffercharSeparate[10];
  uint8_t index_charSeparate = 0;
 8004276:	2300      	movs	r3, #0
 8004278:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t flag_Separate = 0;
 800427c:	2300      	movs	r3, #0
 800427e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  uint8_t status_parameter = 0;
 8004282:	2300      	movs	r3, #0
 8004284:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  uint8_t index_init_Grid_map = 0;
 8004288:	2300      	movs	r3, #0
 800428a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24

  //---------------Definicion de los parametros iniciales---------------
  for (uint16_t i = 0; parameter_string[i] != '\0'; i++)
 800428e:	2300      	movs	r3, #0
 8004290:	847b      	strh	r3, [r7, #34]	; 0x22
 8004292:	e068      	b.n	8004366 <Separate_parameters+0xfa>
  {
    //Verificacion del estado
    if(status_parameter<3)
 8004294:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8004298:	2b02      	cmp	r3, #2
 800429a:	d85d      	bhi.n	8004358 <Separate_parameters+0xec>
    {
      //Busqueda de la separacion dentro del string
      if (parameter_string[i] == ':')
 800429c:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800429e:	683a      	ldr	r2, [r7, #0]
 80042a0:	4413      	add	r3, r2
 80042a2:	781b      	ldrb	r3, [r3, #0]
 80042a4:	2b3a      	cmp	r3, #58	; 0x3a
 80042a6:	d10d      	bne.n	80042c4 <Separate_parameters+0x58>
      {
        buffercharSeparate[index_charSeparate] = '\0';
 80042a8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80042ac:	3328      	adds	r3, #40	; 0x28
 80042ae:	443b      	add	r3, r7
 80042b0:	2200      	movs	r2, #0
 80042b2:	f803 2c20 	strb.w	r2, [r3, #-32]
        index_charSeparate = 0;
 80042b6:	2300      	movs	r3, #0
 80042b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        flag_Separate = 1;
 80042bc:	2301      	movs	r3, #1
 80042be:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80042c2:	e00e      	b.n	80042e2 <Separate_parameters+0x76>
      }
      else
      {
        buffercharSeparate[index_charSeparate] = parameter_string[i];
 80042c4:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80042c6:	683a      	ldr	r2, [r7, #0]
 80042c8:	441a      	add	r2, r3
 80042ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80042ce:	7812      	ldrb	r2, [r2, #0]
 80042d0:	3328      	adds	r3, #40	; 0x28
 80042d2:	443b      	add	r3, r7
 80042d4:	f803 2c20 	strb.w	r2, [r3, #-32]
        index_charSeparate++;
 80042d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80042dc:	3301      	adds	r3, #1
 80042de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      }
      //Si la bandera se levanta se asigna el valor correspondiente al parametro
      if(flag_Separate == 1)
 80042e2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80042e6:	2b01      	cmp	r3, #1
 80042e8:	d13a      	bne.n	8004360 <Separate_parameters+0xf4>
      {
        switch(status_parameter)
 80042ea:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80042ee:	2b02      	cmp	r3, #2
 80042f0:	d01a      	beq.n	8004328 <Separate_parameters+0xbc>
 80042f2:	2b02      	cmp	r3, #2
 80042f4:	dc27      	bgt.n	8004346 <Separate_parameters+0xda>
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d002      	beq.n	8004300 <Separate_parameters+0x94>
 80042fa:	2b01      	cmp	r3, #1
 80042fc:	d00a      	beq.n	8004314 <Separate_parameters+0xa8>
 80042fe:	e022      	b.n	8004346 <Separate_parameters+0xda>
        {
          case 0:
          {
            grid_map_row = atoi(buffercharSeparate);
 8004300:	f107 0308 	add.w	r3, r7, #8
 8004304:	4618      	mov	r0, r3
 8004306:	f003 fe9e 	bl	8008046 <atoi>
 800430a:	4603      	mov	r3, r0
 800430c:	b2da      	uxtb	r2, r3
 800430e:	4b70      	ldr	r3, [pc, #448]	; (80044d0 <Separate_parameters+0x264>)
 8004310:	701a      	strb	r2, [r3, #0]
            break;
 8004312:	e018      	b.n	8004346 <Separate_parameters+0xda>
          }
          case 1:
          {
            grid_map_colum = atoi(buffercharSeparate);
 8004314:	f107 0308 	add.w	r3, r7, #8
 8004318:	4618      	mov	r0, r3
 800431a:	f003 fe94 	bl	8008046 <atoi>
 800431e:	4603      	mov	r3, r0
 8004320:	b2da      	uxtb	r2, r3
 8004322:	4b6c      	ldr	r3, [pc, #432]	; (80044d4 <Separate_parameters+0x268>)
 8004324:	701a      	strb	r2, [r3, #0]
            break;
 8004326:	e00e      	b.n	8004346 <Separate_parameters+0xda>
          }
          case 2:
          {
            cell_separation = atof(buffercharSeparate);
 8004328:	f107 0308 	add.w	r3, r7, #8
 800432c:	4618      	mov	r0, r3
 800432e:	f003 fe87 	bl	8008040 <atof>
 8004332:	ec53 2b10 	vmov	r2, r3, d0
 8004336:	4610      	mov	r0, r2
 8004338:	4619      	mov	r1, r3
 800433a:	f7fc fc6d 	bl	8000c18 <__aeabi_d2f>
 800433e:	4603      	mov	r3, r0
 8004340:	4a65      	ldr	r2, [pc, #404]	; (80044d8 <Separate_parameters+0x26c>)
 8004342:	6013      	str	r3, [r2, #0]
            break;
 8004344:	bf00      	nop
          }
        }
        status_parameter++;
 8004346:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800434a:	3301      	adds	r3, #1
 800434c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        flag_Separate = 0;
 8004350:	2300      	movs	r3, #0
 8004352:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8004356:	e003      	b.n	8004360 <Separate_parameters+0xf4>
      }
    }
    else
    {
      index_init_Grid_map = i;
 8004358:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800435a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
      break;
 800435e:	e008      	b.n	8004372 <Separate_parameters+0x106>
  for (uint16_t i = 0; parameter_string[i] != '\0'; i++)
 8004360:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004362:	3301      	adds	r3, #1
 8004364:	847b      	strh	r3, [r7, #34]	; 0x22
 8004366:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8004368:	683a      	ldr	r2, [r7, #0]
 800436a:	4413      	add	r3, r2
 800436c:	781b      	ldrb	r3, [r3, #0]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d190      	bne.n	8004294 <Separate_parameters+0x28>
    }
  }
  //---------------transformacion del string grid map en un array---------------
  //Variables para los indices
  uint8_t index_row = 0;
 8004372:	2300      	movs	r3, #0
 8004374:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
  uint8_t index_col = 0;
 8004378:	2300      	movs	r3, #0
 800437a:	f887 3020 	strb.w	r3, [r7, #32]

  //Separacion de cada caracter
  for (uint16_t i = index_init_Grid_map; parameter_string[i] != '\0'; i++)
 800437e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8004382:	83fb      	strh	r3, [r7, #30]
 8004384:	e02b      	b.n	80043de <Separate_parameters+0x172>
  {
    if (parameter_string[i] == ';')
 8004386:	8bfb      	ldrh	r3, [r7, #30]
 8004388:	683a      	ldr	r2, [r7, #0]
 800438a:	4413      	add	r3, r2
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	2b3b      	cmp	r3, #59	; 0x3b
 8004390:	d108      	bne.n	80043a4 <Separate_parameters+0x138>
    {
      //Se aumenta el indice de la fila y se reinicia el indice de la columna
      index_row++;
 8004392:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8004396:	3301      	adds	r3, #1
 8004398:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
      index_col = 0;
 800439c:	2300      	movs	r3, #0
 800439e:	f887 3020 	strb.w	r3, [r7, #32]
 80043a2:	e019      	b.n	80043d8 <Separate_parameters+0x16c>
    }
    else
    {
      //Se guarda el caracter
      array_string[index_row][index_col].feature = parameter_string[i];
 80043a4:	8bfb      	ldrh	r3, [r7, #30]
 80043a6:	683a      	ldr	r2, [r7, #0]
 80043a8:	18d1      	adds	r1, r2, r3
 80043aa:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80043ae:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 80043b2:	fb02 f303 	mul.w	r3, r2, r3
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	441a      	add	r2, r3
 80043ba:	f897 3020 	ldrb.w	r3, [r7, #32]
 80043be:	7808      	ldrb	r0, [r1, #0]
 80043c0:	2158      	movs	r1, #88	; 0x58
 80043c2:	fb01 f303 	mul.w	r3, r1, r3
 80043c6:	4413      	add	r3, r2
 80043c8:	334c      	adds	r3, #76	; 0x4c
 80043ca:	4602      	mov	r2, r0
 80043cc:	701a      	strb	r2, [r3, #0]
      //se aumenta el indice de la columna
      index_col++;
 80043ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80043d2:	3301      	adds	r3, #1
 80043d4:	f887 3020 	strb.w	r3, [r7, #32]
  for (uint16_t i = index_init_Grid_map; parameter_string[i] != '\0'; i++)
 80043d8:	8bfb      	ldrh	r3, [r7, #30]
 80043da:	3301      	adds	r3, #1
 80043dc:	83fb      	strh	r3, [r7, #30]
 80043de:	8bfb      	ldrh	r3, [r7, #30]
 80043e0:	683a      	ldr	r2, [r7, #0]
 80043e2:	4413      	add	r3, r2
 80043e4:	781b      	ldrb	r3, [r3, #0]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d1cd      	bne.n	8004386 <Separate_parameters+0x11a>
    }
  }
  //---------------Definicion del start y del goal---------------
  //Recorremo el array creado para encontrar la posicion de los objetivos
  for(int i = 0; i < grid_map_row; i++)
 80043ea:	2300      	movs	r3, #0
 80043ec:	61bb      	str	r3, [r7, #24]
 80043ee:	e063      	b.n	80044b8 <Separate_parameters+0x24c>
  {
    for(int j = 0; j < grid_map_colum; j++)
 80043f0:	2300      	movs	r3, #0
 80043f2:	617b      	str	r3, [r7, #20]
 80043f4:	e057      	b.n	80044a6 <Separate_parameters+0x23a>
    {
      if(array_string[i][j].feature == 'S')
 80043f6:	69bb      	ldr	r3, [r7, #24]
 80043f8:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 80043fc:	fb02 f303 	mul.w	r3, r2, r3
 8004400:	687a      	ldr	r2, [r7, #4]
 8004402:	441a      	add	r2, r3
 8004404:	697b      	ldr	r3, [r7, #20]
 8004406:	2158      	movs	r1, #88	; 0x58
 8004408:	fb01 f303 	mul.w	r3, r1, r3
 800440c:	4413      	add	r3, r2
 800440e:	334c      	adds	r3, #76	; 0x4c
 8004410:	781b      	ldrb	r3, [r3, #0]
 8004412:	2b53      	cmp	r3, #83	; 0x53
 8004414:	d11a      	bne.n	800444c <Separate_parameters+0x1e0>
      {
        //Definimos su posicion
        start_x = j*cell_separation;
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	ee07 3a90 	vmov	s15, r3
 800441c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004420:	4b2d      	ldr	r3, [pc, #180]	; (80044d8 <Separate_parameters+0x26c>)
 8004422:	edd3 7a00 	vldr	s15, [r3]
 8004426:	ee67 7a27 	vmul.f32	s15, s14, s15
 800442a:	4b2c      	ldr	r3, [pc, #176]	; (80044dc <Separate_parameters+0x270>)
 800442c:	edc3 7a00 	vstr	s15, [r3]
        start_y = i*cell_separation;
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	ee07 3a90 	vmov	s15, r3
 8004436:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800443a:	4b27      	ldr	r3, [pc, #156]	; (80044d8 <Separate_parameters+0x26c>)
 800443c:	edd3 7a00 	vldr	s15, [r3]
 8004440:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004444:	4b26      	ldr	r3, [pc, #152]	; (80044e0 <Separate_parameters+0x274>)
 8004446:	edc3 7a00 	vstr	s15, [r3]
 800444a:	e029      	b.n	80044a0 <Separate_parameters+0x234>
      }
      else if (array_string[i][j].feature == 'G')
 800444c:	69bb      	ldr	r3, [r7, #24]
 800444e:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 8004452:	fb02 f303 	mul.w	r3, r2, r3
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	441a      	add	r2, r3
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	2158      	movs	r1, #88	; 0x58
 800445e:	fb01 f303 	mul.w	r3, r1, r3
 8004462:	4413      	add	r3, r2
 8004464:	334c      	adds	r3, #76	; 0x4c
 8004466:	781b      	ldrb	r3, [r3, #0]
 8004468:	2b47      	cmp	r3, #71	; 0x47
 800446a:	d119      	bne.n	80044a0 <Separate_parameters+0x234>
      {
      //Definimos su posicion
        goal_x= j*cell_separation;
 800446c:	697b      	ldr	r3, [r7, #20]
 800446e:	ee07 3a90 	vmov	s15, r3
 8004472:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004476:	4b18      	ldr	r3, [pc, #96]	; (80044d8 <Separate_parameters+0x26c>)
 8004478:	edd3 7a00 	vldr	s15, [r3]
 800447c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004480:	4b18      	ldr	r3, [pc, #96]	; (80044e4 <Separate_parameters+0x278>)
 8004482:	edc3 7a00 	vstr	s15, [r3]
        goal_y= i*cell_separation;
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	ee07 3a90 	vmov	s15, r3
 800448c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004490:	4b11      	ldr	r3, [pc, #68]	; (80044d8 <Separate_parameters+0x26c>)
 8004492:	edd3 7a00 	vldr	s15, [r3]
 8004496:	ee67 7a27 	vmul.f32	s15, s14, s15
 800449a:	4b13      	ldr	r3, [pc, #76]	; (80044e8 <Separate_parameters+0x27c>)
 800449c:	edc3 7a00 	vstr	s15, [r3]
    for(int j = 0; j < grid_map_colum; j++)
 80044a0:	697b      	ldr	r3, [r7, #20]
 80044a2:	3301      	adds	r3, #1
 80044a4:	617b      	str	r3, [r7, #20]
 80044a6:	4b0b      	ldr	r3, [pc, #44]	; (80044d4 <Separate_parameters+0x268>)
 80044a8:	781b      	ldrb	r3, [r3, #0]
 80044aa:	461a      	mov	r2, r3
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	4293      	cmp	r3, r2
 80044b0:	dba1      	blt.n	80043f6 <Separate_parameters+0x18a>
  for(int i = 0; i < grid_map_row; i++)
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	3301      	adds	r3, #1
 80044b6:	61bb      	str	r3, [r7, #24]
 80044b8:	4b05      	ldr	r3, [pc, #20]	; (80044d0 <Separate_parameters+0x264>)
 80044ba:	781b      	ldrb	r3, [r3, #0]
 80044bc:	461a      	mov	r2, r3
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	4293      	cmp	r3, r2
 80044c2:	db95      	blt.n	80043f0 <Separate_parameters+0x184>
      }
    }
  }
}
 80044c4:	bf00      	nop
 80044c6:	bf00      	nop
 80044c8:	3728      	adds	r7, #40	; 0x28
 80044ca:	46bd      	mov	sp, r7
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	20008f3a 	.word	0x20008f3a
 80044d4:	20008f3b 	.word	0x20008f3b
 80044d8:	20008f3c 	.word	0x20008f3c
 80044dc:	20008f40 	.word	0x20008f40
 80044e0:	20008f44 	.word	0x20008f44
 80044e4:	20008f48 	.word	0x20008f48
 80044e8:	20008f4c 	.word	0x20008f4c

080044ec <send_path>:


//Funcion para imprimir la ruta encontrada
void send_path(file_cell_t *file_cell, Cell_map_t array_string[20][20], uint8_t row, uint8_t colum)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	b08e      	sub	sp, #56	; 0x38
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	60f8      	str	r0, [r7, #12]
 80044f4:	60b9      	str	r1, [r7, #8]
 80044f6:	4611      	mov	r1, r2
 80044f8:	461a      	mov	r2, r3
 80044fa:	460b      	mov	r3, r1
 80044fc:	71fb      	strb	r3, [r7, #7]
 80044fe:	4613      	mov	r3, r2
 8004500:	71bb      	strb	r3, [r7, #6]
  //Variables
  uint8_t index = 0;
 8004502:	2300      	movs	r3, #0
 8004504:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  char buffermsg[22] = {0};
 8004508:	2300      	movs	r3, #0
 800450a:	617b      	str	r3, [r7, #20]
 800450c:	f107 0318 	add.w	r3, r7, #24
 8004510:	2200      	movs	r2, #0
 8004512:	601a      	str	r2, [r3, #0]
 8004514:	605a      	str	r2, [r3, #4]
 8004516:	609a      	str	r2, [r3, #8]
 8004518:	60da      	str	r2, [r3, #12]
 800451a:	821a      	strh	r2, [r3, #16]

  //Cambiamos los caracteres de la malla de strings por caracteres que indican la ruta establecida con A Star
  while(1)
  {
	if(file_cell->ptrCell_parent[index] != NULL)
 800451c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004520:	68fa      	ldr	r2, [r7, #12]
 8004522:	009b      	lsls	r3, r3, #2
 8004524:	4413      	add	r3, r2
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d022      	beq.n	8004572 <send_path+0x86>
	{
	   array_string[file_cell->ptrCell_parent[index]->index_row][file_cell->ptrCell_parent[index]->index_col].feature = '+';
 800452c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8004530:	68fa      	ldr	r2, [r7, #12]
 8004532:	009b      	lsls	r3, r3, #2
 8004534:	4413      	add	r3, r2
 8004536:	685b      	ldr	r3, [r3, #4]
 8004538:	789b      	ldrb	r3, [r3, #2]
 800453a:	461a      	mov	r2, r3
 800453c:	f44f 63dc 	mov.w	r3, #1760	; 0x6e0
 8004540:	fb02 f303 	mul.w	r3, r2, r3
 8004544:	68ba      	ldr	r2, [r7, #8]
 8004546:	441a      	add	r2, r3
 8004548:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800454c:	68f9      	ldr	r1, [r7, #12]
 800454e:	009b      	lsls	r3, r3, #2
 8004550:	440b      	add	r3, r1
 8004552:	685b      	ldr	r3, [r3, #4]
 8004554:	78db      	ldrb	r3, [r3, #3]
 8004556:	4619      	mov	r1, r3
 8004558:	2358      	movs	r3, #88	; 0x58
 800455a:	fb01 f303 	mul.w	r3, r1, r3
 800455e:	4413      	add	r3, r2
 8004560:	334c      	adds	r3, #76	; 0x4c
 8004562:	222b      	movs	r2, #43	; 0x2b
 8004564:	701a      	strb	r2, [r3, #0]
	  index++;
 8004566:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800456a:	3301      	adds	r3, #1
 800456c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if(file_cell->ptrCell_parent[index] != NULL)
 8004570:	e7d4      	b.n	800451c <send_path+0x30>
	}
	else
	{
	  break;
 8004572:	bf00      	nop
	}
  }
  //Indica de nuevo el inicio del recorrido
   array_string[file_cell->ptrCell_parent[0]->index_row][file_cell->ptrCell_parent[0]->index_col].feature = 'S';
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	789b      	ldrb	r3, [r3, #2]
 800457a:	461a      	mov	r2, r3
 800457c:	f44f 63dc 	mov.w	r3, #1760	; 0x6e0
 8004580:	fb02 f303 	mul.w	r3, r2, r3
 8004584:	68ba      	ldr	r2, [r7, #8]
 8004586:	441a      	add	r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	78db      	ldrb	r3, [r3, #3]
 800458e:	4619      	mov	r1, r3
 8004590:	2358      	movs	r3, #88	; 0x58
 8004592:	fb01 f303 	mul.w	r3, r1, r3
 8004596:	4413      	add	r3, r2
 8004598:	334c      	adds	r3, #76	; 0x4c
 800459a:	2253      	movs	r2, #83	; 0x53
 800459c:	701a      	strb	r2, [r3, #0]

  //Envio de caracter para indicar que se trata del grid map
  writeChar(&handler_USART_USB, '$');
 800459e:	2124      	movs	r1, #36	; 0x24
 80045a0:	4822      	ldr	r0, [pc, #136]	; (800462c <send_path+0x140>)
 80045a2:	f003 fb0d 	bl	8007bc0 <writeChar>
  //Imprimir la malla modificada
  for(int i=0;i<row;i++)
 80045a6:	2300      	movs	r3, #0
 80045a8:	633b      	str	r3, [r7, #48]	; 0x30
 80045aa:	e036      	b.n	800461a <send_path+0x12e>
  {
	for(int j=0;j<colum;j++)
 80045ac:	2300      	movs	r3, #0
 80045ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045b0:	e019      	b.n	80045e6 <send_path+0xfa>
	{
	  //Agregamos las caracteristicas por fila a un buffer
	  buffermsg[j] = array_string[i][j].feature;
 80045b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80045b4:	f44f 62dc 	mov.w	r2, #1760	; 0x6e0
 80045b8:	fb02 f303 	mul.w	r3, r2, r3
 80045bc:	68ba      	ldr	r2, [r7, #8]
 80045be:	441a      	add	r2, r3
 80045c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045c2:	2158      	movs	r1, #88	; 0x58
 80045c4:	fb01 f303 	mul.w	r3, r1, r3
 80045c8:	4413      	add	r3, r2
 80045ca:	334c      	adds	r3, #76	; 0x4c
 80045cc:	7819      	ldrb	r1, [r3, #0]
 80045ce:	f107 0214 	add.w	r2, r7, #20
 80045d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045d4:	4413      	add	r3, r2
 80045d6:	460a      	mov	r2, r1
 80045d8:	701a      	strb	r2, [r3, #0]
	  index = j;
 80045da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045dc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	for(int j=0;j<colum;j++)
 80045e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045e2:	3301      	adds	r3, #1
 80045e4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045e6:	79bb      	ldrb	r3, [r7, #6]
 80045e8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80045ea:	429a      	cmp	r2, r3
 80045ec:	dbe1      	blt.n	80045b2 <send_path+0xc6>
	}
	//Agragamos el valor nullo al final del string
	buffermsg[index+1] = '\0';
 80045ee:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80045f2:	3301      	adds	r3, #1
 80045f4:	3338      	adds	r3, #56	; 0x38
 80045f6:	443b      	add	r3, r7
 80045f8:	2200      	movs	r2, #0
 80045fa:	f803 2c24 	strb.w	r2, [r3, #-36]
	//imprimimos el string
	sprintf(bufferMsg, "%s;",buffermsg);
 80045fe:	f107 0314 	add.w	r3, r7, #20
 8004602:	461a      	mov	r2, r3
 8004604:	490a      	ldr	r1, [pc, #40]	; (8004630 <send_path+0x144>)
 8004606:	480b      	ldr	r0, [pc, #44]	; (8004634 <send_path+0x148>)
 8004608:	f004 fbd4 	bl	8008db4 <siprintf>
	writeMsg(&handler_USART_USB, bufferMsg);
 800460c:	4909      	ldr	r1, [pc, #36]	; (8004634 <send_path+0x148>)
 800460e:	4807      	ldr	r0, [pc, #28]	; (800462c <send_path+0x140>)
 8004610:	f003 faef 	bl	8007bf2 <writeMsg>
  for(int i=0;i<row;i++)
 8004614:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004616:	3301      	adds	r3, #1
 8004618:	633b      	str	r3, [r7, #48]	; 0x30
 800461a:	79fb      	ldrb	r3, [r7, #7]
 800461c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800461e:	429a      	cmp	r2, r3
 8004620:	dbc4      	blt.n	80045ac <send_path+0xc0>
  }
}
 8004622:	bf00      	nop
 8004624:	bf00      	nop
 8004626:	3738      	adds	r7, #56	; 0x38
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}
 800462c:	2000029c 	.word	0x2000029c
 8004630:	0800ff28 	.word	0x0800ff28
 8004634:	200002a8 	.word	0x200002a8

08004638 <straight_line>:


//------------------------------Inicio de la definicion de funciones del modo----------------------------------------
//------linea recta------
void straight_line(uint8_t dutty)   //a = [mm]
{
 8004638:	b580      	push	{r7, lr}
 800463a:	b082      	sub	sp, #8
 800463c:	af00      	add	r7, sp, #0
 800463e:	4603      	mov	r3, r0
 8004640:	71fb      	strb	r3, [r7, #7]
	//---------Calculo parametros de la linea recta---------
	calculation_parameter_distance(&parameter_Path_Robot);
 8004642:	4871      	ldr	r0, [pc, #452]	; (8004808 <straight_line+0x1d0>)
 8004644:	f7fe f81c 	bl	8002680 <calculation_parameter_distance>
	//---------Configuracion coordenadas medidas---------
	//Coordenadas Globales
	parameter_Posicion_Robot.grad_grobal += ang_complementary;
 8004648:	4b70      	ldr	r3, [pc, #448]	; (800480c <straight_line+0x1d4>)
 800464a:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800464e:	4b70      	ldr	r3, [pc, #448]	; (8004810 <straight_line+0x1d8>)
 8004650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004654:	f7fb fe32 	bl	80002bc <__adddf3>
 8004658:	4602      	mov	r2, r0
 800465a:	460b      	mov	r3, r1
 800465c:	496b      	ldr	r1, [pc, #428]	; (800480c <straight_line+0x1d4>)
 800465e:	e9c1 2304 	strd	r2, r3, [r1, #16]
	//Reiniciaos Coordenadas relativas
	parameter_Posicion_Robot.xr_position = parameter_Posicion_Robot.yr_position = 0;
 8004662:	496a      	ldr	r1, [pc, #424]	; (800480c <straight_line+0x1d4>)
 8004664:	f04f 0200 	mov.w	r2, #0
 8004668:	f04f 0300 	mov.w	r3, #0
 800466c:	e9c1 2308 	strd	r2, r3, [r1, #32]
 8004670:	4b66      	ldr	r3, [pc, #408]	; (800480c <straight_line+0x1d4>)
 8004672:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004676:	4965      	ldr	r1, [pc, #404]	; (800480c <straight_line+0x1d4>)
 8004678:	e9c1 2306 	strd	r2, r3, [r1, #24]
	parameter_Posicion_Robot.phi_relativo = 0;
 800467c:	4963      	ldr	r1, [pc, #396]	; (800480c <straight_line+0x1d4>)
 800467e:	f04f 0200 	mov.w	r2, #0
 8004682:	f04f 0300 	mov.w	r3, #0
 8004686:	e9c1 2302 	strd	r2, r3, [r1, #8]
	parameter_Posicion_Robot.grad_relativo = 0;
 800468a:	4960      	ldr	r1, [pc, #384]	; (800480c <straight_line+0x1d4>)
 800468c:	f04f 0200 	mov.w	r2, #0
 8004690:	f04f 0300 	mov.w	r3, #0
 8004694:	e9c1 2300 	strd	r2, r3, [r1]
	ang_for_Displament_ICR = 0;
 8004698:	495e      	ldr	r1, [pc, #376]	; (8004814 <straight_line+0x1dc>)
 800469a:	f04f 0200 	mov.w	r2, #0
 800469e:	f04f 0300 	mov.w	r3, #0
 80046a2:	e9c1 2300 	strd	r2, r3, [r1]
	//---------Configuracion coordenadas teoricas---------
	parameter_Path_Robot.rotative_Grad_Relative = 0;
 80046a6:	4b58      	ldr	r3, [pc, #352]	; (8004808 <straight_line+0x1d0>)
 80046a8:	2200      	movs	r2, #0
 80046aa:	639a      	str	r2, [r3, #56]	; 0x38
	//Calculos extra
	cos_cal = cos(((parameter_Posicion_Robot.grad_grobal*M_PI)/180));
 80046ac:	4b57      	ldr	r3, [pc, #348]	; (800480c <straight_line+0x1d4>)
 80046ae:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80046b2:	a353      	add	r3, pc, #332	; (adr r3, 8004800 <straight_line+0x1c8>)
 80046b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b8:	f7fb ffb6 	bl	8000628 <__aeabi_dmul>
 80046bc:	4602      	mov	r2, r0
 80046be:	460b      	mov	r3, r1
 80046c0:	4610      	mov	r0, r2
 80046c2:	4619      	mov	r1, r3
 80046c4:	f04f 0200 	mov.w	r2, #0
 80046c8:	4b53      	ldr	r3, [pc, #332]	; (8004818 <straight_line+0x1e0>)
 80046ca:	f7fc f8d7 	bl	800087c <__aeabi_ddiv>
 80046ce:	4602      	mov	r2, r0
 80046d0:	460b      	mov	r3, r1
 80046d2:	ec43 2b17 	vmov	d7, r2, r3
 80046d6:	eeb0 0a47 	vmov.f32	s0, s14
 80046da:	eef0 0a67 	vmov.f32	s1, s15
 80046de:	f008 fda7 	bl	800d230 <cos>
 80046e2:	ec53 2b10 	vmov	r2, r3, d0
 80046e6:	4610      	mov	r0, r2
 80046e8:	4619      	mov	r1, r3
 80046ea:	f7fc fa95 	bl	8000c18 <__aeabi_d2f>
 80046ee:	4603      	mov	r3, r0
 80046f0:	4a4a      	ldr	r2, [pc, #296]	; (800481c <straight_line+0x1e4>)
 80046f2:	6013      	str	r3, [r2, #0]
	sin_cal = sin(((parameter_Posicion_Robot.grad_grobal*M_PI)/180));
 80046f4:	4b45      	ldr	r3, [pc, #276]	; (800480c <straight_line+0x1d4>)
 80046f6:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80046fa:	a341      	add	r3, pc, #260	; (adr r3, 8004800 <straight_line+0x1c8>)
 80046fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004700:	f7fb ff92 	bl	8000628 <__aeabi_dmul>
 8004704:	4602      	mov	r2, r0
 8004706:	460b      	mov	r3, r1
 8004708:	4610      	mov	r0, r2
 800470a:	4619      	mov	r1, r3
 800470c:	f04f 0200 	mov.w	r2, #0
 8004710:	4b41      	ldr	r3, [pc, #260]	; (8004818 <straight_line+0x1e0>)
 8004712:	f7fc f8b3 	bl	800087c <__aeabi_ddiv>
 8004716:	4602      	mov	r2, r0
 8004718:	460b      	mov	r3, r1
 800471a:	ec43 2b17 	vmov	d7, r2, r3
 800471e:	eeb0 0a47 	vmov.f32	s0, s14
 8004722:	eef0 0a67 	vmov.f32	s1, s15
 8004726:	f008 fe1f 	bl	800d368 <sin>
 800472a:	ec53 2b10 	vmov	r2, r3, d0
 800472e:	4610      	mov	r0, r2
 8004730:	4619      	mov	r1, r3
 8004732:	f7fc fa71 	bl	8000c18 <__aeabi_d2f>
 8004736:	4603      	mov	r3, r0
 8004738:	4a39      	ldr	r2, [pc, #228]	; (8004820 <straight_line+0x1e8>)
 800473a:	6013      	str	r3, [r2, #0]
	//-----------------PID-------------------------
	//Establecemos valores iniciales
	handler_Motor_L.parametersMotor.parametersPID.e = handler_Motor_L.parametersMotor.parametersPID.e_prev = 0;
 800473c:	4b39      	ldr	r3, [pc, #228]	; (8004824 <straight_line+0x1ec>)
 800473e:	f04f 0200 	mov.w	r2, #0
 8004742:	60da      	str	r2, [r3, #12]
 8004744:	4b37      	ldr	r3, [pc, #220]	; (8004824 <straight_line+0x1ec>)
 8004746:	68db      	ldr	r3, [r3, #12]
 8004748:	4a36      	ldr	r2, [pc, #216]	; (8004824 <straight_line+0x1ec>)
 800474a:	6053      	str	r3, [r2, #4]
	handler_Motor_L.parametersMotor.parametersPID.u =  handler_Motor_L.parametersMotor.parametersPID.e_intel = 0;
 800474c:	4b35      	ldr	r3, [pc, #212]	; (8004824 <straight_line+0x1ec>)
 800474e:	f04f 0200 	mov.w	r2, #0
 8004752:	609a      	str	r2, [r3, #8]
 8004754:	4b33      	ldr	r3, [pc, #204]	; (8004824 <straight_line+0x1ec>)
 8004756:	689b      	ldr	r3, [r3, #8]
 8004758:	4a32      	ldr	r2, [pc, #200]	; (8004824 <straight_line+0x1ec>)
 800475a:	6013      	str	r3, [r2, #0]
	handler_Motor_R.parametersMotor.parametersPID.e = handler_Motor_R.parametersMotor.parametersPID.e_prev = 0;
 800475c:	4b32      	ldr	r3, [pc, #200]	; (8004828 <straight_line+0x1f0>)
 800475e:	f04f 0200 	mov.w	r2, #0
 8004762:	60da      	str	r2, [r3, #12]
 8004764:	4b30      	ldr	r3, [pc, #192]	; (8004828 <straight_line+0x1f0>)
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	4a2f      	ldr	r2, [pc, #188]	; (8004828 <straight_line+0x1f0>)
 800476a:	6053      	str	r3, [r2, #4]
	handler_Motor_R.parametersMotor.parametersPID.u =  handler_Motor_R.parametersMotor.parametersPID.e_intel = 0;
 800476c:	4b2e      	ldr	r3, [pc, #184]	; (8004828 <straight_line+0x1f0>)
 800476e:	f04f 0200 	mov.w	r2, #0
 8004772:	609a      	str	r2, [r3, #8]
 8004774:	4b2c      	ldr	r3, [pc, #176]	; (8004828 <straight_line+0x1f0>)
 8004776:	689b      	ldr	r3, [r3, #8]
 8004778:	4a2b      	ldr	r2, [pc, #172]	; (8004828 <straight_line+0x1f0>)
 800477a:	6013      	str	r3, [r2, #0]
	parameter_PID_distace.e = parameter_PID_distace.e_prev = parameter_PID_distace.u =  parameter_PID_distace.e_intel = 0;
 800477c:	4b2b      	ldr	r3, [pc, #172]	; (800482c <straight_line+0x1f4>)
 800477e:	f04f 0200 	mov.w	r2, #0
 8004782:	609a      	str	r2, [r3, #8]
 8004784:	4b29      	ldr	r3, [pc, #164]	; (800482c <straight_line+0x1f4>)
 8004786:	689b      	ldr	r3, [r3, #8]
 8004788:	4a28      	ldr	r2, [pc, #160]	; (800482c <straight_line+0x1f4>)
 800478a:	6013      	str	r3, [r2, #0]
 800478c:	4b27      	ldr	r3, [pc, #156]	; (800482c <straight_line+0x1f4>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	4a26      	ldr	r2, [pc, #152]	; (800482c <straight_line+0x1f4>)
 8004792:	60d3      	str	r3, [r2, #12]
 8004794:	4b25      	ldr	r3, [pc, #148]	; (800482c <straight_line+0x1f4>)
 8004796:	68db      	ldr	r3, [r3, #12]
 8004798:	4a24      	ldr	r2, [pc, #144]	; (800482c <straight_line+0x1f4>)
 800479a:	6053      	str	r3, [r2, #4]
	//-------------Configruacion Modo--------------
	//Definimos el dutty inicial
	handler_Motor_L.configMotor.new_dutty = duttySetPoint;
 800479c:	4b24      	ldr	r3, [pc, #144]	; (8004830 <straight_line+0x1f8>)
 800479e:	781b      	ldrb	r3, [r3, #0]
 80047a0:	ee07 3a90 	vmov	s15, r3
 80047a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047a8:	4b1e      	ldr	r3, [pc, #120]	; (8004824 <straight_line+0x1ec>)
 80047aa:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	handler_Motor_R.configMotor.new_dutty = duttySetPoint;
 80047ae:	4b20      	ldr	r3, [pc, #128]	; (8004830 <straight_line+0x1f8>)
 80047b0:	781b      	ldrb	r3, [r3, #0]
 80047b2:	ee07 3a90 	vmov	s15, r3
 80047b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047ba:	4b1b      	ldr	r3, [pc, #108]	; (8004828 <straight_line+0x1f0>)
 80047bc:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
	//Reiniciamos variables
	time_accumulated = counting_action = flag_action = 0;
 80047c0:	4b1c      	ldr	r3, [pc, #112]	; (8004834 <straight_line+0x1fc>)
 80047c2:	2200      	movs	r2, #0
 80047c4:	701a      	strb	r2, [r3, #0]
 80047c6:	4b1c      	ldr	r3, [pc, #112]	; (8004838 <straight_line+0x200>)
 80047c8:	2200      	movs	r2, #0
 80047ca:	801a      	strh	r2, [r3, #0]
 80047cc:	4b1a      	ldr	r3, [pc, #104]	; (8004838 <straight_line+0x200>)
 80047ce:	881a      	ldrh	r2, [r3, #0]
 80047d0:	4b1a      	ldr	r3, [pc, #104]	; (800483c <straight_line+0x204>)
 80047d2:	801a      	strh	r2, [r3, #0]
	//Cargamos la configuracion del modo e iniciamos el modo
	config_mode(1, dutty, dutty);
 80047d4:	79fb      	ldrb	r3, [r7, #7]
 80047d6:	ee07 3a90 	vmov	s15, r3
 80047da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047de:	79fb      	ldrb	r3, [r7, #7]
 80047e0:	ee07 3a10 	vmov	s14, r3
 80047e4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80047e8:	eef0 0a47 	vmov.f32	s1, s14
 80047ec:	eeb0 0a67 	vmov.f32	s0, s15
 80047f0:	2001      	movs	r0, #1
 80047f2:	f000 f861 	bl	80048b8 <config_mode>
}
 80047f6:	bf00      	nop
 80047f8:	3708      	adds	r7, #8
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}
 80047fe:	bf00      	nop
 8004800:	54442d18 	.word	0x54442d18
 8004804:	400921fb 	.word	0x400921fb
 8004808:	20008f78 	.word	0x20008f78
 800480c:	20008fe0 	.word	0x20008fe0
 8004810:	20009058 	.word	0x20009058
 8004814:	20009050 	.word	0x20009050
 8004818:	40668000 	.word	0x40668000
 800481c:	20009038 	.word	0x20009038
 8004820:	2000903c 	.word	0x2000903c
 8004824:	2000038c 	.word	0x2000038c
 8004828:	20000318 	.word	0x20000318
 800482c:	20008f58 	.word	0x20008f58
 8004830:	20000018 	.word	0x20000018
 8004834:	20009425 	.word	0x20009425
 8004838:	2000943a 	.word	0x2000943a
 800483c:	20009438 	.word	0x20009438

08004840 <turn_itself>:

//---------Giro sobre si mismo---------
void turn_itself(int16_t turn_grad)     //a = [grados], b = direccion giro
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b082      	sub	sp, #8
 8004844:	af00      	add	r7, sp, #0
 8004846:	4603      	mov	r3, r0
 8004848:	80fb      	strh	r3, [r7, #6]
	//-------------Configruacion Modo--------------
	//Definicion del angulo de giro
	parameter_Path_Robot.rotative_Grad += parameter_Path_Robot.rotative_Grad_Relative += turn_grad;
 800484a:	4b17      	ldr	r3, [pc, #92]	; (80048a8 <turn_itself+0x68>)
 800484c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800484e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004852:	4413      	add	r3, r2
 8004854:	4a14      	ldr	r2, [pc, #80]	; (80048a8 <turn_itself+0x68>)
 8004856:	6393      	str	r3, [r2, #56]	; 0x38
 8004858:	4b13      	ldr	r3, [pc, #76]	; (80048a8 <turn_itself+0x68>)
 800485a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800485c:	4b12      	ldr	r3, [pc, #72]	; (80048a8 <turn_itself+0x68>)
 800485e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004860:	4413      	add	r3, r2
 8004862:	4a11      	ldr	r2, [pc, #68]	; (80048a8 <turn_itself+0x68>)
 8004864:	63d3      	str	r3, [r2, #60]	; 0x3c
	//Cambiamso la direccion del motor
	if(turn_grad<0)
 8004866:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800486a:	2b00      	cmp	r3, #0
 800486c:	da08      	bge.n	8004880 <turn_itself+0x40>
	{
		//Seleccionamos el motor derecho
		handler_Motor_Execute = &handler_Motor_R;
 800486e:	4b0f      	ldr	r3, [pc, #60]	; (80048ac <turn_itself+0x6c>)
 8004870:	4a0f      	ldr	r2, [pc, #60]	; (80048b0 <turn_itself+0x70>)
 8004872:	601a      	str	r2, [r3, #0]
		//Actualizamos la direccion del motor
		updateDirMotor(handler_Motor_Execute);
 8004874:	4b0d      	ldr	r3, [pc, #52]	; (80048ac <turn_itself+0x6c>)
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	4618      	mov	r0, r3
 800487a:	f7fd fd0a 	bl	8002292 <updateDirMotor>
 800487e:	e007      	b.n	8004890 <turn_itself+0x50>
	}
	else
	{
		//Seleccionamos el motor izquierdo
		handler_Motor_Execute = &handler_Motor_L;
 8004880:	4b0a      	ldr	r3, [pc, #40]	; (80048ac <turn_itself+0x6c>)
 8004882:	4a0c      	ldr	r2, [pc, #48]	; (80048b4 <turn_itself+0x74>)
 8004884:	601a      	str	r2, [r3, #0]
		//Actualizamos la direccion del motor
		updateDirMotor(handler_Motor_Execute);
 8004886:	4b09      	ldr	r3, [pc, #36]	; (80048ac <turn_itself+0x6c>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	4618      	mov	r0, r3
 800488c:	f7fd fd01 	bl	8002292 <updateDirMotor>
	}

	//Cargamos la configuracion del modo e iniciamos el modo
	config_mode(2,20,21);
 8004890:	eef3 0a05 	vmov.f32	s1, #53	; 0x41a80000  21.0
 8004894:	eeb3 0a04 	vmov.f32	s0, #52	; 0x41a00000  20.0
 8004898:	2002      	movs	r0, #2
 800489a:	f000 f80d 	bl	80048b8 <config_mode>
}
 800489e:	bf00      	nop
 80048a0:	3708      	adds	r7, #8
 80048a2:	46bd      	mov	sp, r7
 80048a4:	bd80      	pop	{r7, pc}
 80048a6:	bf00      	nop
 80048a8:	20008f78 	.word	0x20008f78
 80048ac:	20009420 	.word	0x20009420
 80048b0:	20000318 	.word	0x20000318
 80048b4:	2000038c 	.word	0x2000038c

080048b8 <config_mode>:


void config_mode(uint8_t status, float dutty_L, float dutty_R)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	4603      	mov	r3, r0
 80048c0:	ed87 0a02 	vstr	s0, [r7, #8]
 80048c4:	edc7 0a01 	vstr	s1, [r7, #4]
 80048c8:	73fb      	strb	r3, [r7, #15]
	//Cargamos la configuracion
	config_motor(status, dutty_L, dutty_R, frequency_PWM_Motor); //Tipo de Estudio, por dutty L, por dutty R, fre pwm [hz]
 80048ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80048ce:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80048d2:	4b0f      	ldr	r3, [pc, #60]	; (8004910 <config_mode+0x58>)
 80048d4:	881b      	ldrh	r3, [r3, #0]
 80048d6:	ee07 3a90 	vmov	s15, r3
 80048da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048de:	7bfb      	ldrb	r3, [r7, #15]
 80048e0:	eef0 0a67 	vmov.f32	s1, s15
 80048e4:	ed97 0a01 	vldr	s0, [r7, #4]
 80048e8:	ee17 1a10 	vmov	r1, s14
 80048ec:	4618      	mov	r0, r3
 80048ee:	f000 fb45 	bl	8004f7c <config_motor>
	//Iniciamos los motores
	status_motor(SET);
 80048f2:	2001      	movs	r0, #1
 80048f4:	f000 face 	bl	8004e94 <status_motor>
	//Medimos el tiempo inicial
	sample_Gyro.timer_prev = getTicksMs();
 80048f8:	f002 fe74 	bl	80075e4 <getTicksMs>
 80048fc:	4602      	mov	r2, r0
 80048fe:	460b      	mov	r3, r1
 8004900:	4904      	ldr	r1, [pc, #16]	; (8004914 <config_mode+0x5c>)
 8004902:	e9c1 2300 	strd	r2, r3, [r1]
}
 8004906:	bf00      	nop
 8004908:	3710      	adds	r7, #16
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	20000016 	.word	0x20000016
 8004914:	20009028 	.word	0x20009028

08004918 <init_coordinates>:

void init_coordinates(void)
{
 8004918:	b480      	push	{r7}
 800491a:	af00      	add	r7, sp, #0
	//Reinicio de varibable
	ang_for_Displament_ICR = 0;
 800491c:	493b      	ldr	r1, [pc, #236]	; (8004a0c <init_coordinates+0xf4>)
 800491e:	f04f 0200 	mov.w	r2, #0
 8004922:	f04f 0300 	mov.w	r3, #0
 8004926:	e9c1 2300 	strd	r2, r3, [r1]
	ang_complementary = 0;
 800492a:	4939      	ldr	r1, [pc, #228]	; (8004a10 <init_coordinates+0xf8>)
 800492c:	f04f 0200 	mov.w	r2, #0
 8004930:	f04f 0300 	mov.w	r3, #0
 8004934:	e9c1 2300 	strd	r2, r3, [r1]
	//Reinicio de parametros de la structura de la posicion del robot
	parameter_Posicion_Robot.grad_grobal = 0; parameter_Posicion_Robot.grad_relativo = 0; parameter_Posicion_Robot.phi_relativo = 0;
 8004938:	4936      	ldr	r1, [pc, #216]	; (8004a14 <init_coordinates+0xfc>)
 800493a:	f04f 0200 	mov.w	r2, #0
 800493e:	f04f 0300 	mov.w	r3, #0
 8004942:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8004946:	4933      	ldr	r1, [pc, #204]	; (8004a14 <init_coordinates+0xfc>)
 8004948:	f04f 0200 	mov.w	r2, #0
 800494c:	f04f 0300 	mov.w	r3, #0
 8004950:	e9c1 2300 	strd	r2, r3, [r1]
 8004954:	492f      	ldr	r1, [pc, #188]	; (8004a14 <init_coordinates+0xfc>)
 8004956:	f04f 0200 	mov.w	r2, #0
 800495a:	f04f 0300 	mov.w	r3, #0
 800495e:	e9c1 2302 	strd	r2, r3, [r1, #8]
	parameter_Posicion_Robot.xg_position = 0; parameter_Posicion_Robot.xg_position_inicial = 0; parameter_Posicion_Robot.xr_position = 0;
 8004962:	492c      	ldr	r1, [pc, #176]	; (8004a14 <init_coordinates+0xfc>)
 8004964:	f04f 0200 	mov.w	r2, #0
 8004968:	f04f 0300 	mov.w	r3, #0
 800496c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8004970:	4928      	ldr	r1, [pc, #160]	; (8004a14 <init_coordinates+0xfc>)
 8004972:	f04f 0200 	mov.w	r2, #0
 8004976:	f04f 0300 	mov.w	r3, #0
 800497a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
 800497e:	4925      	ldr	r1, [pc, #148]	; (8004a14 <init_coordinates+0xfc>)
 8004980:	f04f 0200 	mov.w	r2, #0
 8004984:	f04f 0300 	mov.w	r3, #0
 8004988:	e9c1 2306 	strd	r2, r3, [r1, #24]
	parameter_Posicion_Robot.yg_position = 0; parameter_Posicion_Robot.yg_position_inicial = 0; parameter_Posicion_Robot.yr_position = 0;
 800498c:	4921      	ldr	r1, [pc, #132]	; (8004a14 <init_coordinates+0xfc>)
 800498e:	f04f 0200 	mov.w	r2, #0
 8004992:	f04f 0300 	mov.w	r3, #0
 8004996:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
 800499a:	491e      	ldr	r1, [pc, #120]	; (8004a14 <init_coordinates+0xfc>)
 800499c:	f04f 0200 	mov.w	r2, #0
 80049a0:	f04f 0300 	mov.w	r3, #0
 80049a4:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
 80049a8:	491a      	ldr	r1, [pc, #104]	; (8004a14 <init_coordinates+0xfc>)
 80049aa:	f04f 0200 	mov.w	r2, #0
 80049ae:	f04f 0300 	mov.w	r3, #0
 80049b2:	e9c1 2308 	strd	r2, r3, [r1, #32]
	//Reinicio de parametros de la structura de path
	parameter_Path_Robot.goal_Position_x = 0; parameter_Path_Robot.goal_Position_y = 0;
 80049b6:	4918      	ldr	r1, [pc, #96]	; (8004a18 <init_coordinates+0x100>)
 80049b8:	f04f 0200 	mov.w	r2, #0
 80049bc:	f04f 0300 	mov.w	r3, #0
 80049c0:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
 80049c4:	4914      	ldr	r1, [pc, #80]	; (8004a18 <init_coordinates+0x100>)
 80049c6:	f04f 0200 	mov.w	r2, #0
 80049ca:	f04f 0300 	mov.w	r3, #0
 80049ce:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	parameter_Path_Robot.line_Distance = 0;
 80049d2:	4b11      	ldr	r3, [pc, #68]	; (8004a18 <init_coordinates+0x100>)
 80049d4:	2200      	movs	r2, #0
 80049d6:	641a      	str	r2, [r3, #64]	; 0x40
	parameter_Path_Robot.rotative_Grad = 0; parameter_Path_Robot.rotative_Grad_Relative = 0;
 80049d8:	4b0f      	ldr	r3, [pc, #60]	; (8004a18 <init_coordinates+0x100>)
 80049da:	2200      	movs	r2, #0
 80049dc:	63da      	str	r2, [r3, #60]	; 0x3c
 80049de:	4b0e      	ldr	r3, [pc, #56]	; (8004a18 <init_coordinates+0x100>)
 80049e0:	2200      	movs	r2, #0
 80049e2:	639a      	str	r2, [r3, #56]	; 0x38
	parameter_Path_Robot.start_position_x = 0; parameter_Path_Robot.start_position_y = 0;
 80049e4:	490c      	ldr	r1, [pc, #48]	; (8004a18 <init_coordinates+0x100>)
 80049e6:	f04f 0200 	mov.w	r2, #0
 80049ea:	f04f 0300 	mov.w	r3, #0
 80049ee:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 80049f2:	4909      	ldr	r1, [pc, #36]	; (8004a18 <init_coordinates+0x100>)
 80049f4:	f04f 0200 	mov.w	r2, #0
 80049f8:	f04f 0300 	mov.w	r3, #0
 80049fc:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 8004a00:	bf00      	nop
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr
 8004a0a:	bf00      	nop
 8004a0c:	20009050 	.word	0x20009050
 8004a10:	20009058 	.word	0x20009058
 8004a14:	20008fe0 	.word	0x20008fe0
 8004a18:	20008f78 	.word	0x20008f78

08004a1c <set_operation_square>:
//-----------------------------Fin de la definicio de funciones del modo--------------------------------------------


//-------------Inicio de la definicion de las funciones para la contruccion de la lista de operaciones ----------------------------------
void set_operation_square(Parameters_Operation_t *prtList, double dis_side, double direction_square)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b0a8      	sub	sp, #160	; 0xa0
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	6178      	str	r0, [r7, #20]
 8004a24:	ed87 0b02 	vstr	d0, [r7, #8]
 8004a28:	ed87 1b00 	vstr	d1, [r7]
	//Definicion de variables
	Parameter_build_t parameter_build = {0};
 8004a2c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004a30:	2230      	movs	r2, #48	; 0x30
 8004a32:	2100      	movs	r1, #0
 8004a34:	4618      	mov	r0, r3
 8004a36:	f003 fb35 	bl	80080a4 <memset>
	int8_t value_side = 0;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	//Definicion de las coordenadas del cuadrado
	if(direction_square == 0){value_side = 1;}
 8004a40:	f04f 0200 	mov.w	r2, #0
 8004a44:	f04f 0300 	mov.w	r3, #0
 8004a48:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004a4c:	f7fc f854 	bl	8000af8 <__aeabi_dcmpeq>
 8004a50:	4603      	mov	r3, r0
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d003      	beq.n	8004a5e <set_operation_square+0x42>
 8004a56:	2301      	movs	r3, #1
 8004a58:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
 8004a5c:	e002      	b.n	8004a64 <set_operation_square+0x48>
	else{ value_side = -1;}
 8004a5e:	23ff      	movs	r3, #255	; 0xff
 8004a60:	f887 309f 	strb.w	r3, [r7, #159]	; 0x9f
	double coordination_position_square[2][5] = {{0, dis_side, dis_side, 0, 0},{0, 0, value_side*dis_side,value_side*dis_side,0}};
 8004a64:	f04f 0200 	mov.w	r2, #0
 8004a68:	f04f 0300 	mov.w	r3, #0
 8004a6c:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8004a70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a74:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8004a78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a7c:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 8004a80:	f04f 0200 	mov.w	r2, #0
 8004a84:	f04f 0300 	mov.w	r3, #0
 8004a88:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8004a8c:	f04f 0200 	mov.w	r2, #0
 8004a90:	f04f 0300 	mov.w	r3, #0
 8004a94:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8004a98:	f04f 0200 	mov.w	r2, #0
 8004a9c:	f04f 0300 	mov.w	r3, #0
 8004aa0:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
 8004aa4:	f04f 0200 	mov.w	r2, #0
 8004aa8:	f04f 0300 	mov.w	r3, #0
 8004aac:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
 8004ab0:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7fb fd4d 	bl	8000554 <__aeabi_i2d>
 8004aba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004abe:	f7fb fdb3 	bl	8000628 <__aeabi_dmul>
 8004ac2:	4602      	mov	r2, r0
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
 8004aca:	f997 309f 	ldrsb.w	r3, [r7, #159]	; 0x9f
 8004ace:	4618      	mov	r0, r3
 8004ad0:	f7fb fd40 	bl	8000554 <__aeabi_i2d>
 8004ad4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004ad8:	f7fb fda6 	bl	8000628 <__aeabi_dmul>
 8004adc:	4602      	mov	r2, r0
 8004ade:	460b      	mov	r3, r1
 8004ae0:	e9c7 2316 	strd	r2, r3, [r7, #88]	; 0x58
 8004ae4:	f04f 0200 	mov.w	r2, #0
 8004ae8:	f04f 0300 	mov.w	r3, #0
 8004aec:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
	//Definimos la posicion inicial del cuadrado
	parameter_build.initline_x = coordination_position_square[0][0]; parameter_build.initline_y = coordination_position_square[0][0];
 8004af0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004af4:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
 8004af8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004afc:	e9c7 231c 	strd	r2, r3, [r7, #112]	; 0x70
	parameter_build.grad_vector_init = 0; parameter_build.number_operation = 0;
 8004b00:	f04f 0200 	mov.w	r2, #0
 8004b04:	f04f 0300 	mov.w	r3, #0
 8004b08:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	f887 3091 	strb.w	r3, [r7, #145]	; 0x91
	parameter_build.delta_before[0] = dis_side; parameter_build.delta_before[1] = 0;
 8004b12:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004b16:	e9c7 231e 	strd	r2, r3, [r7, #120]	; 0x78
 8004b1a:	f04f 0200 	mov.w	r2, #0
 8004b1e:	f04f 0300 	mov.w	r3, #0
 8004b22:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
	//Construccion de las operaciones
	for(uint8_t i=1; i<5; i++)
 8004b26:	2301      	movs	r3, #1
 8004b28:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
 8004b2c:	e023      	b.n	8004b76 <set_operation_square+0x15a>
	{
		build_Operation(prtList, &parameter_build, coordination_position_square[0][i], coordination_position_square[1][i]);
 8004b2e:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8004b32:	00db      	lsls	r3, r3, #3
 8004b34:	33a0      	adds	r3, #160	; 0xa0
 8004b36:	443b      	add	r3, r7
 8004b38:	3b88      	subs	r3, #136	; 0x88
 8004b3a:	ed93 7b00 	vldr	d7, [r3]
 8004b3e:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8004b42:	3305      	adds	r3, #5
 8004b44:	00db      	lsls	r3, r3, #3
 8004b46:	33a0      	adds	r3, #160	; 0xa0
 8004b48:	443b      	add	r3, r7
 8004b4a:	3b88      	subs	r3, #136	; 0x88
 8004b4c:	ed93 6b00 	vldr	d6, [r3]
 8004b50:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004b54:	eeb0 1a46 	vmov.f32	s2, s12
 8004b58:	eef0 1a66 	vmov.f32	s3, s13
 8004b5c:	eeb0 0a47 	vmov.f32	s0, s14
 8004b60:	eef0 0a67 	vmov.f32	s1, s15
 8004b64:	4619      	mov	r1, r3
 8004b66:	6978      	ldr	r0, [r7, #20]
 8004b68:	f7fd fbc2 	bl	80022f0 <build_Operation>
	for(uint8_t i=1; i<5; i++)
 8004b6c:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8004b70:	3301      	adds	r3, #1
 8004b72:	f887 309e 	strb.w	r3, [r7, #158]	; 0x9e
 8004b76:	f897 309e 	ldrb.w	r3, [r7, #158]	; 0x9e
 8004b7a:	2b04      	cmp	r3, #4
 8004b7c:	d9d7      	bls.n	8004b2e <set_operation_square+0x112>
	}
	//Agregamos indicador de la operacion final
	prtList[parameter_build.number_operation+1].operacion = NULL_OPERATION;
 8004b7e:	f897 3091 	ldrb.w	r3, [r7, #145]	; 0x91
 8004b82:	3301      	adds	r3, #1
 8004b84:	015b      	lsls	r3, r3, #5
 8004b86:	697a      	ldr	r2, [r7, #20]
 8004b88:	4413      	add	r3, r2
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	701a      	strb	r2, [r3, #0]
}
 8004b8e:	bf00      	nop
 8004b90:	37a0      	adds	r7, #160	; 0xa0
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
	...

08004b98 <set_operation_AStar>:


void set_operation_AStar(Parameters_Operation_t *prtList, file_cell_t *file_cell, Parameters_Position_t *ptrParameterPosition, Parameters_Path_t *ptrParameterPath)
{
 8004b98:	b5b0      	push	{r4, r5, r7, lr}
 8004b9a:	b092      	sub	sp, #72	; 0x48
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	607a      	str	r2, [r7, #4]
 8004ba4:	603b      	str	r3, [r7, #0]
	//Definicion de variables
	Parameter_build_t parameter_build = {0};
 8004ba6:	f107 0310 	add.w	r3, r7, #16
 8004baa:	2230      	movs	r2, #48	; 0x30
 8004bac:	2100      	movs	r1, #0
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f003 fa78 	bl	80080a4 <memset>
	//Definimos la posicion inicial del cuadrado
	//-----------------NOTA: RECORDAR QUE EL OPPY ESTA INICIALMENTE ORIENTADO 90 GRADOS CON RESPECTO AL EJE X---------------
	ptrParameterPath->rotative_Grad = ptrParameterPosition->grad_grobal = 90;
 8004bb4:	6879      	ldr	r1, [r7, #4]
 8004bb6:	f04f 0200 	mov.w	r2, #0
 8004bba:	4b67      	ldr	r3, [pc, #412]	; (8004d58 <set_operation_AStar+0x1c0>)
 8004bbc:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	225a      	movs	r2, #90	; 0x5a
 8004bc4:	63da      	str	r2, [r3, #60]	; 0x3c
	parameter_build.initline_x = ptrParameterPosition->xg_position_inicial = ptrParameterPath->goal_Position_x = (file_cell->ptrCell_parent[0]->coor_x)*10;
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	685b      	ldr	r3, [r3, #4]
 8004bca:	edd3 7a01 	vldr	s15, [r3, #4]
 8004bce:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004bd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004bd6:	ee17 0a90 	vmov	r0, s15
 8004bda:	f7fb fccd 	bl	8000578 <__aeabi_f2d>
 8004bde:	4602      	mov	r2, r0
 8004be0:	460b      	mov	r3, r1
 8004be2:	6839      	ldr	r1, [r7, #0]
 8004be4:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	; 0x58
 8004bee:	6879      	ldr	r1, [r7, #4]
 8004bf0:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8004bfa:	e9c7 2304 	strd	r2, r3, [r7, #16]
	parameter_build.initline_y = ptrParameterPosition->yg_position_inicial = ptrParameterPath->goal_Position_y = (file_cell->ptrCell_parent[0]->coor_y)*10;
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	685b      	ldr	r3, [r3, #4]
 8004c02:	edd3 7a02 	vldr	s15, [r3, #8]
 8004c06:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004c0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c0e:	ee17 0a90 	vmov	r0, s15
 8004c12:	f7fb fcb1 	bl	8000578 <__aeabi_f2d>
 8004c16:	4602      	mov	r2, r0
 8004c18:	460b      	mov	r3, r1
 8004c1a:	6839      	ldr	r1, [r7, #0]
 8004c1c:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
 8004c20:	683b      	ldr	r3, [r7, #0]
 8004c22:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8004c26:	6879      	ldr	r1, [r7, #4]
 8004c28:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8004c32:	e9c7 2306 	strd	r2, r3, [r7, #24]
	parameter_build.grad_vector_init = 0; parameter_build.number_operation = parameter_build.routelist = 0;
 8004c36:	f04f 0200 	mov.w	r2, #0
 8004c3a:	f04f 0300 	mov.w	r3, #0
 8004c3e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
 8004c42:	2300      	movs	r3, #0
 8004c44:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8004c48:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8004c4c:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
	parameter_build.delta_before[0] = 0; parameter_build.delta_before[1] = 10;
 8004c50:	f04f 0200 	mov.w	r2, #0
 8004c54:	f04f 0300 	mov.w	r3, #0
 8004c58:	e9c7 2308 	strd	r2, r3, [r7, #32]
 8004c5c:	f04f 0200 	mov.w	r2, #0
 8004c60:	4b3e      	ldr	r3, [pc, #248]	; (8004d5c <set_operation_AStar+0x1c4>)
 8004c62:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	//Construccion de las operaciones
	for(uint8_t i=1; i<100; i++)
 8004c66:	2301      	movs	r3, #1
 8004c68:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8004c6c:	e03e      	b.n	8004cec <set_operation_AStar+0x154>
	{
		//Comprobamos si la celda no es un elemento nulo
		if(file_cell->ptrCell_parent[i] != NULL)
 8004c6e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004c72:	68ba      	ldr	r2, [r7, #8]
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	4413      	add	r3, r2
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d03b      	beq.n	8004cf6 <set_operation_AStar+0x15e>
		{
			//Construimos la operacion
			build_Operation(prtList, &parameter_build, (file_cell->ptrCell_parent[i]->coor_x)*10, (file_cell->ptrCell_parent[i]->coor_y)*10);
 8004c7e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004c82:	68ba      	ldr	r2, [r7, #8]
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	4413      	add	r3, r2
 8004c88:	685b      	ldr	r3, [r3, #4]
 8004c8a:	edd3 7a01 	vldr	s15, [r3, #4]
 8004c8e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004c92:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004c96:	ee17 0a90 	vmov	r0, s15
 8004c9a:	f7fb fc6d 	bl	8000578 <__aeabi_f2d>
 8004c9e:	4604      	mov	r4, r0
 8004ca0:	460d      	mov	r5, r1
 8004ca2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004ca6:	68ba      	ldr	r2, [r7, #8]
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	4413      	add	r3, r2
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	edd3 7a02 	vldr	s15, [r3, #8]
 8004cb2:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004cb6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004cba:	ee17 0a90 	vmov	r0, s15
 8004cbe:	f7fb fc5b 	bl	8000578 <__aeabi_f2d>
 8004cc2:	f107 0310 	add.w	r3, r7, #16
 8004cc6:	ec41 0b11 	vmov	d1, r0, r1
 8004cca:	ec45 4b10 	vmov	d0, r4, r5
 8004cce:	4619      	mov	r1, r3
 8004cd0:	68f8      	ldr	r0, [r7, #12]
 8004cd2:	f7fd fb0d 	bl	80022f0 <build_Operation>
			//Aumentamos el valor en el recorrido
			parameter_build.routelist++;
 8004cd6:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8004cda:	3301      	adds	r3, #1
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
	for(uint8_t i=1; i<100; i++)
 8004ce2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004ce6:	3301      	adds	r3, #1
 8004ce8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8004cec:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004cf0:	2b63      	cmp	r3, #99	; 0x63
 8004cf2:	d9bc      	bls.n	8004c6e <set_operation_AStar+0xd6>
 8004cf4:	e000      	b.n	8004cf8 <set_operation_AStar+0x160>
		}
		else{break;}
 8004cf6:	bf00      	nop
	}
	//Se Agrega la operacion final para llegar al goal
	//Construimos la operacion
	build_Operation(prtList, &parameter_build, (file_cell->ptrCell_file->coor_x)*10, (file_cell->ptrCell_file->coor_y)*10);
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	edd3 7a01 	vldr	s15, [r3, #4]
 8004d00:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004d04:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d08:	ee17 0a90 	vmov	r0, s15
 8004d0c:	f7fb fc34 	bl	8000578 <__aeabi_f2d>
 8004d10:	4604      	mov	r4, r0
 8004d12:	460d      	mov	r5, r1
 8004d14:	68bb      	ldr	r3, [r7, #8]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	edd3 7a02 	vldr	s15, [r3, #8]
 8004d1c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8004d20:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004d24:	ee17 0a90 	vmov	r0, s15
 8004d28:	f7fb fc26 	bl	8000578 <__aeabi_f2d>
 8004d2c:	f107 0310 	add.w	r3, r7, #16
 8004d30:	ec41 0b11 	vmov	d1, r0, r1
 8004d34:	ec45 4b10 	vmov	d0, r4, r5
 8004d38:	4619      	mov	r1, r3
 8004d3a:	68f8      	ldr	r0, [r7, #12]
 8004d3c:	f7fd fad8 	bl	80022f0 <build_Operation>
	//Agregamos indicador de la operacion final
	prtList[parameter_build.number_operation+1].operacion = NULL_OPERATION;
 8004d40:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8004d44:	3301      	adds	r3, #1
 8004d46:	015b      	lsls	r3, r3, #5
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	4413      	add	r3, r2
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	701a      	strb	r2, [r3, #0]
}
 8004d50:	bf00      	nop
 8004d52:	3748      	adds	r7, #72	; 0x48
 8004d54:	46bd      	mov	sp, r7
 8004d56:	bdb0      	pop	{r4, r5, r7, pc}
 8004d58:	40568000 	.word	0x40568000
 8004d5c:	40240000 	.word	0x40240000

08004d60 <PID_simple>:

//----------------------------Inicio de la definicion de las funciones-----------------------------------------


void PID_simple(Parameters_PID_t *ptrPIDHandler, float timer, float setpoint, float measure)
{
 8004d60:	b480      	push	{r7}
 8004d62:	b087      	sub	sp, #28
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	60f8      	str	r0, [r7, #12]
 8004d68:	ed87 0a02 	vstr	s0, [r7, #8]
 8004d6c:	edc7 0a01 	vstr	s1, [r7, #4]
 8004d70:	ed87 1a00 	vstr	s2, [r7]
	//Calculo del error
	ptrPIDHandler->e = setpoint-measure;
 8004d74:	ed97 7a01 	vldr	s14, [r7, #4]
 8004d78:	edd7 7a00 	vldr	s15, [r7]
 8004d7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	edc3 7a01 	vstr	s15, [r3, #4]
    // Controle PID
	float pro =  ptrPIDHandler->kp*ptrPIDHandler->e;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	ed93 7a04 	vldr	s14, [r3, #16]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	edd3 7a01 	vldr	s15, [r3, #4]
 8004d92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d96:	edc7 7a05 	vstr	s15, [r7, #20]
	ptrPIDHandler->e_intel +=  ptrPIDHandler->e*timer;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	ed93 7a02 	vldr	s14, [r3, #8]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	edd3 6a01 	vldr	s13, [r3, #4]
 8004da6:	edd7 7a02 	vldr	s15, [r7, #8]
 8004daa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004dae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	edc3 7a02 	vstr	s15, [r3, #8]
	float deriv =  ptrPIDHandler->kd*(ptrPIDHandler->e - ptrPIDHandler->e_prev)/timer;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	ed93 7a06 	vldr	s14, [r3, #24]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	edd3 6a01 	vldr	s13, [r3, #4]
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	edd3 7a03 	vldr	s15, [r3, #12]
 8004dca:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004dce:	ee67 6a27 	vmul.f32	s13, s14, s15
 8004dd2:	ed97 7a02 	vldr	s14, [r7, #8]
 8004dd6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004dda:	edc7 7a04 	vstr	s15, [r7, #16]
	ptrPIDHandler->u =  pro + ptrPIDHandler->ki*ptrPIDHandler->e_intel + deriv;        //Ley del controlador PID discreto
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	ed93 7a05 	vldr	s14, [r3, #20]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	edd3 7a02 	vldr	s15, [r3, #8]
 8004dea:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004dee:	edd7 7a05 	vldr	s15, [r7, #20]
 8004df2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004df6:	edd7 7a04 	vldr	s15, [r7, #16]
 8004dfa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	edc3 7a00 	vstr	s15, [r3]
     //Retorno a los valores reales
	ptrPIDHandler->e_prev = ptrPIDHandler->e;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	685a      	ldr	r2, [r3, #4]
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	60da      	str	r2, [r3, #12]
}
 8004e0c:	bf00      	nop
 8004e0e:	371c      	adds	r7, #28
 8004e10:	46bd      	mov	sp, r7
 8004e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e16:	4770      	bx	lr

08004e18 <correction>:

void correction(Motor_Handler_t *ptrMotorHandler)
{
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	6078      	str	r0, [r7, #4]
	//Definimos variables auxiliares
	float port_dutty = 0;
 8004e20:	f04f 0300 	mov.w	r3, #0
 8004e24:	60fb      	str	r3, [r7, #12]
	//Guardamos valor
	port_dutty = ptrMotorHandler->configMotor.new_dutty;
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e2a:	60fb      	str	r3, [r7, #12]
    //Saturo el porcentaje de dutty en un tope maximo y minimo
    if (port_dutty >= 60) { port_dutty = 60; }
 8004e2c:	edd7 7a03 	vldr	s15, [r7, #12]
 8004e30:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8004e88 <correction+0x70>
 8004e34:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e3c:	db02      	blt.n	8004e44 <correction+0x2c>
 8004e3e:	4b13      	ldr	r3, [pc, #76]	; (8004e8c <correction+0x74>)
 8004e40:	60fb      	str	r3, [r7, #12]
 8004e42:	e018      	b.n	8004e76 <correction+0x5e>
    else if(port_dutty <= duttySetPoint-5) { port_dutty = duttySetPoint-5; }
 8004e44:	4b12      	ldr	r3, [pc, #72]	; (8004e90 <correction+0x78>)
 8004e46:	781b      	ldrb	r3, [r3, #0]
 8004e48:	3b05      	subs	r3, #5
 8004e4a:	ee07 3a90 	vmov	s15, r3
 8004e4e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e52:	ed97 7a03 	vldr	s14, [r7, #12]
 8004e56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e5e:	d809      	bhi.n	8004e74 <correction+0x5c>
 8004e60:	4b0b      	ldr	r3, [pc, #44]	; (8004e90 <correction+0x78>)
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	3b05      	subs	r3, #5
 8004e66:	ee07 3a90 	vmov	s15, r3
 8004e6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004e6e:	edc7 7a03 	vstr	s15, [r7, #12]
 8004e72:	e000      	b.n	8004e76 <correction+0x5e>
    else{ __NOP();}
 8004e74:	bf00      	nop

    //Actualizamoe el valor del dutty
    updateDuttyMotor(ptrMotorHandler, port_dutty);
 8004e76:	ed97 0a03 	vldr	s0, [r7, #12]
 8004e7a:	6878      	ldr	r0, [r7, #4]
 8004e7c:	f7fd f9f2 	bl	8002264 <updateDuttyMotor>
}
 8004e80:	bf00      	nop
 8004e82:	3710      	adds	r7, #16
 8004e84:	46bd      	mov	sp, r7
 8004e86:	bd80      	pop	{r7, pc}
 8004e88:	42700000 	.word	0x42700000
 8004e8c:	42700000 	.word	0x42700000
 8004e90:	20000018 	.word	0x20000018

08004e94 <status_motor>:

//--------------------Operacion Motor----------------------
void status_motor(uint8_t status)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b082      	sub	sp, #8
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	71fb      	strb	r3, [r7, #7]
	if(status == 1)
 8004e9e:	79fb      	ldrb	r3, [r7, #7]
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d134      	bne.n	8004f0e <status_motor+0x7a>
	{
		//Activamos el motor
		statusInOutPWM(handler_Motor_L.phandlerPWM, CHANNEL_ENABLE);
 8004ea4:	4b31      	ldr	r3, [pc, #196]	; (8004f6c <status_motor+0xd8>)
 8004ea6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea8:	2101      	movs	r1, #1
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f002 f9c4 	bl	8007238 <statusInOutPWM>
		statusInOutPWM(handler_Motor_R.phandlerPWM, CHANNEL_ENABLE);
 8004eb0:	4b2f      	ldr	r3, [pc, #188]	; (8004f70 <status_motor+0xdc>)
 8004eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb4:	2101      	movs	r1, #1
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f002 f9be 	bl	8007238 <statusInOutPWM>
		GPIO_writePin(handler_Motor_L.phandlerGPIOIN, (handler_Motor_L.configMotor.dir)&SET);
 8004ebc:	4b2b      	ldr	r3, [pc, #172]	; (8004f6c <status_motor+0xd8>)
 8004ebe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ec0:	4b2a      	ldr	r3, [pc, #168]	; (8004f6c <status_motor+0xd8>)
 8004ec2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004ec6:	f003 0301 	and.w	r3, r3, #1
 8004eca:	b2db      	uxtb	r3, r3
 8004ecc:	4619      	mov	r1, r3
 8004ece:	4610      	mov	r0, r2
 8004ed0:	f001 fd16 	bl	8006900 <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOIN, (handler_Motor_R.configMotor.dir)&SET);
 8004ed4:	4b26      	ldr	r3, [pc, #152]	; (8004f70 <status_motor+0xdc>)
 8004ed6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004ed8:	4b25      	ldr	r3, [pc, #148]	; (8004f70 <status_motor+0xdc>)
 8004eda:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004ede:	f003 0301 	and.w	r3, r3, #1
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	4610      	mov	r0, r2
 8004ee8:	f001 fd0a 	bl	8006900 <GPIO_writePin>
		GPIO_writePin(handler_Motor_L.phandlerGPIOEN, RESET);
 8004eec:	4b1f      	ldr	r3, [pc, #124]	; (8004f6c <status_motor+0xd8>)
 8004eee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ef0:	2100      	movs	r1, #0
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f001 fd04 	bl	8006900 <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOEN, RESET);
 8004ef8:	4b1d      	ldr	r3, [pc, #116]	; (8004f70 <status_motor+0xdc>)
 8004efa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004efc:	2100      	movs	r1, #0
 8004efe:	4618      	mov	r0, r3
 8004f00:	f001 fcfe 	bl	8006900 <GPIO_writePin>
		//Activamos la interrupcion
		statusiInterruptionTimer(&handler_TIMER_Sampling, INTERRUPTION_ENABLE);
 8004f04:	2101      	movs	r1, #1
 8004f06:	481b      	ldr	r0, [pc, #108]	; (8004f74 <status_motor+0xe0>)
 8004f08:	f000 fab8 	bl	800547c <statusiInterruptionTimer>
		//Reiniciamos Bandera
		flag_mode = 0;
		//Desactivamos interrupcion
		statusiInterruptionTimer(&handler_TIMER_Sampling, INTERRUPTION_DISABLE);
	}
}
 8004f0c:	e02a      	b.n	8004f64 <status_motor+0xd0>
		statusInOutPWM(handler_Motor_L.phandlerPWM, CHANNEL_DISABLE);
 8004f0e:	4b17      	ldr	r3, [pc, #92]	; (8004f6c <status_motor+0xd8>)
 8004f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f12:	2100      	movs	r1, #0
 8004f14:	4618      	mov	r0, r3
 8004f16:	f002 f98f 	bl	8007238 <statusInOutPWM>
		statusInOutPWM(handler_Motor_R.phandlerPWM, CHANNEL_DISABLE);
 8004f1a:	4b15      	ldr	r3, [pc, #84]	; (8004f70 <status_motor+0xdc>)
 8004f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f1e:	2100      	movs	r1, #0
 8004f20:	4618      	mov	r0, r3
 8004f22:	f002 f989 	bl	8007238 <statusInOutPWM>
		GPIO_writePin(handler_Motor_L.phandlerGPIOIN, (handler_Motor_L.configMotor.dir)&RESET);
 8004f26:	4b11      	ldr	r3, [pc, #68]	; (8004f6c <status_motor+0xd8>)
 8004f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f2a:	2100      	movs	r1, #0
 8004f2c:	4618      	mov	r0, r3
 8004f2e:	f001 fce7 	bl	8006900 <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOIN, (handler_Motor_R.configMotor.dir)&RESET);
 8004f32:	4b0f      	ldr	r3, [pc, #60]	; (8004f70 <status_motor+0xdc>)
 8004f34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f36:	2100      	movs	r1, #0
 8004f38:	4618      	mov	r0, r3
 8004f3a:	f001 fce1 	bl	8006900 <GPIO_writePin>
		GPIO_writePin(handler_Motor_L.phandlerGPIOEN, SET);
 8004f3e:	4b0b      	ldr	r3, [pc, #44]	; (8004f6c <status_motor+0xd8>)
 8004f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f42:	2101      	movs	r1, #1
 8004f44:	4618      	mov	r0, r3
 8004f46:	f001 fcdb 	bl	8006900 <GPIO_writePin>
		GPIO_writePin(handler_Motor_R.phandlerGPIOEN, SET);
 8004f4a:	4b09      	ldr	r3, [pc, #36]	; (8004f70 <status_motor+0xdc>)
 8004f4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f4e:	2101      	movs	r1, #1
 8004f50:	4618      	mov	r0, r3
 8004f52:	f001 fcd5 	bl	8006900 <GPIO_writePin>
		flag_mode = 0;
 8004f56:	4b08      	ldr	r3, [pc, #32]	; (8004f78 <status_motor+0xe4>)
 8004f58:	2200      	movs	r2, #0
 8004f5a:	701a      	strb	r2, [r3, #0]
		statusiInterruptionTimer(&handler_TIMER_Sampling, INTERRUPTION_DISABLE);
 8004f5c:	2100      	movs	r1, #0
 8004f5e:	4805      	ldr	r0, [pc, #20]	; (8004f74 <status_motor+0xe0>)
 8004f60:	f000 fa8c 	bl	800547c <statusiInterruptionTimer>
}
 8004f64:	bf00      	nop
 8004f66:	3708      	adds	r7, #8
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}
 8004f6c:	2000038c 	.word	0x2000038c
 8004f70:	20000318 	.word	0x20000318
 8004f74:	200003e0 	.word	0x200003e0
 8004f78:	20009426 	.word	0x20009426

08004f7c <config_motor>:

//Funcion para al configuracion de los motores
void config_motor(uint8_t status, int firth, float second, float third)  //Tipo de Estudio, por dutty L, por dutty R, fre pwm [hz]
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	b084      	sub	sp, #16
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	4603      	mov	r3, r0
 8004f84:	60b9      	str	r1, [r7, #8]
 8004f86:	ed87 0a01 	vstr	s0, [r7, #4]
 8004f8a:	edc7 0a00 	vstr	s1, [r7]
 8004f8e:	73fb      	strb	r3, [r7, #15]
	//Establecer valores
	handler_Motor_R.parametersMotor.count = 0;
 8004f90:	4b17      	ldr	r3, [pc, #92]	; (8004ff0 <config_motor+0x74>)
 8004f92:	2200      	movs	r2, #0
 8004f94:	839a      	strh	r2, [r3, #28]
	handler_Motor_L.parametersMotor.count = 0;
 8004f96:	4b17      	ldr	r3, [pc, #92]	; (8004ff4 <config_motor+0x78>)
 8004f98:	2200      	movs	r2, #0
 8004f9a:	839a      	strh	r2, [r3, #28]
	//Actualizamos el valor del dutty y frecuencia
	value_period = 100000/third;
 8004f9c:	eddf 6a16 	vldr	s13, [pc, #88]	; 8004ff8 <config_motor+0x7c>
 8004fa0:	ed97 7a00 	vldr	s14, [r7]
 8004fa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fa8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004fac:	ee17 3a90 	vmov	r3, s15
 8004fb0:	b29a      	uxth	r2, r3
 8004fb2:	4b12      	ldr	r3, [pc, #72]	; (8004ffc <config_motor+0x80>)
 8004fb4:	801a      	strh	r2, [r3, #0]
	updateFrequencyTimer(&handler_TIMER_Motor, value_period);
 8004fb6:	4b11      	ldr	r3, [pc, #68]	; (8004ffc <config_motor+0x80>)
 8004fb8:	881b      	ldrh	r3, [r3, #0]
 8004fba:	4619      	mov	r1, r3
 8004fbc:	4810      	ldr	r0, [pc, #64]	; (8005000 <config_motor+0x84>)
 8004fbe:	f000 fa7d 	bl	80054bc <updateFrequencyTimer>
	updateDuttyMotor(&handler_Motor_R, second);
 8004fc2:	ed97 0a01 	vldr	s0, [r7, #4]
 8004fc6:	480a      	ldr	r0, [pc, #40]	; (8004ff0 <config_motor+0x74>)
 8004fc8:	f7fd f94c 	bl	8002264 <updateDuttyMotor>
	updateDuttyMotor(&handler_Motor_L, firth);
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	ee07 3a90 	vmov	s15, r3
 8004fd2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fd6:	eeb0 0a67 	vmov.f32	s0, s15
 8004fda:	4806      	ldr	r0, [pc, #24]	; (8004ff4 <config_motor+0x78>)
 8004fdc:	f7fd f942 	bl	8002264 <updateDuttyMotor>
	//Cambio valor bandera
	flag_mode=status;
 8004fe0:	4a08      	ldr	r2, [pc, #32]	; (8005004 <config_motor+0x88>)
 8004fe2:	7bfb      	ldrb	r3, [r7, #15]
 8004fe4:	7013      	strb	r3, [r2, #0]
}
 8004fe6:	bf00      	nop
 8004fe8:	3710      	adds	r7, #16
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	bf00      	nop
 8004ff0:	20000318 	.word	0x20000318
 8004ff4:	2000038c 	.word	0x2000038c
 8004ff8:	47c35000 	.word	0x47c35000
 8004ffc:	20000012 	.word	0x20000012
 8005000:	200003d0 	.word	0x200003d0
 8005004:	20009426 	.word	0x20009426

08005008 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005008:	480d      	ldr	r0, [pc, #52]	; (8005040 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800500a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800500c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005010:	480c      	ldr	r0, [pc, #48]	; (8005044 <LoopForever+0x6>)
  ldr r1, =_edata
 8005012:	490d      	ldr	r1, [pc, #52]	; (8005048 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005014:	4a0d      	ldr	r2, [pc, #52]	; (800504c <LoopForever+0xe>)
  movs r3, #0
 8005016:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005018:	e002      	b.n	8005020 <LoopCopyDataInit>

0800501a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800501a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800501c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800501e:	3304      	adds	r3, #4

08005020 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005020:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005022:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005024:	d3f9      	bcc.n	800501a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005026:	4a0a      	ldr	r2, [pc, #40]	; (8005050 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005028:	4c0a      	ldr	r4, [pc, #40]	; (8005054 <LoopForever+0x16>)
  movs r3, #0
 800502a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800502c:	e001      	b.n	8005032 <LoopFillZerobss>

0800502e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800502e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005030:	3204      	adds	r2, #4

08005032 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005032:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005034:	d3fb      	bcc.n	800502e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005036:	f003 f811 	bl	800805c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800503a:	f7fd ff1d 	bl	8002e78 <main>

0800503e <LoopForever>:

LoopForever:
    b LoopForever
 800503e:	e7fe      	b.n	800503e <LoopForever>
  ldr   r0, =_estack
 8005040:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8005044:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005048:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 800504c:	08010680 	.word	0x08010680
  ldr r2, =_sbss
 8005050:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8005054:	20009d10 	.word	0x20009d10

08005058 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8005058:	e7fe      	b.n	8005058 <ADC_IRQHandler>

0800505a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800505a:	b480      	push	{r7}
 800505c:	af00      	add	r7, sp, #0
	return 1;
 800505e:	2301      	movs	r3, #1
}
 8005060:	4618      	mov	r0, r3
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr

0800506a <_kill>:

int _kill(int pid, int sig)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b082      	sub	sp, #8
 800506e:	af00      	add	r7, sp, #0
 8005070:	6078      	str	r0, [r7, #4]
 8005072:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8005074:	f002 ffec 	bl	8008050 <__errno>
 8005078:	4603      	mov	r3, r0
 800507a:	2216      	movs	r2, #22
 800507c:	601a      	str	r2, [r3, #0]
	return -1;
 800507e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005082:	4618      	mov	r0, r3
 8005084:	3708      	adds	r7, #8
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}

0800508a <_exit>:

void _exit (int status)
{
 800508a:	b580      	push	{r7, lr}
 800508c:	b082      	sub	sp, #8
 800508e:	af00      	add	r7, sp, #0
 8005090:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005092:	f04f 31ff 	mov.w	r1, #4294967295
 8005096:	6878      	ldr	r0, [r7, #4]
 8005098:	f7ff ffe7 	bl	800506a <_kill>
	while (1) {}		/* Make sure we hang here */
 800509c:	e7fe      	b.n	800509c <_exit+0x12>

0800509e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800509e:	b580      	push	{r7, lr}
 80050a0:	b086      	sub	sp, #24
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	60f8      	str	r0, [r7, #12]
 80050a6:	60b9      	str	r1, [r7, #8]
 80050a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050aa:	2300      	movs	r3, #0
 80050ac:	617b      	str	r3, [r7, #20]
 80050ae:	e00a      	b.n	80050c6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80050b0:	f3af 8000 	nop.w
 80050b4:	4601      	mov	r1, r0
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	1c5a      	adds	r2, r3, #1
 80050ba:	60ba      	str	r2, [r7, #8]
 80050bc:	b2ca      	uxtb	r2, r1
 80050be:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	3301      	adds	r3, #1
 80050c4:	617b      	str	r3, [r7, #20]
 80050c6:	697a      	ldr	r2, [r7, #20]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	429a      	cmp	r2, r3
 80050cc:	dbf0      	blt.n	80050b0 <_read+0x12>
	}

return len;
 80050ce:	687b      	ldr	r3, [r7, #4]
}
 80050d0:	4618      	mov	r0, r3
 80050d2:	3718      	adds	r7, #24
 80050d4:	46bd      	mov	sp, r7
 80050d6:	bd80      	pop	{r7, pc}

080050d8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b086      	sub	sp, #24
 80050dc:	af00      	add	r7, sp, #0
 80050de:	60f8      	str	r0, [r7, #12]
 80050e0:	60b9      	str	r1, [r7, #8]
 80050e2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050e4:	2300      	movs	r3, #0
 80050e6:	617b      	str	r3, [r7, #20]
 80050e8:	e009      	b.n	80050fe <_write+0x26>
	{
		__io_putchar(*ptr++);
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	1c5a      	adds	r2, r3, #1
 80050ee:	60ba      	str	r2, [r7, #8]
 80050f0:	781b      	ldrb	r3, [r3, #0]
 80050f2:	4618      	mov	r0, r3
 80050f4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050f8:	697b      	ldr	r3, [r7, #20]
 80050fa:	3301      	adds	r3, #1
 80050fc:	617b      	str	r3, [r7, #20]
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	429a      	cmp	r2, r3
 8005104:	dbf1      	blt.n	80050ea <_write+0x12>
	}
	return len;
 8005106:	687b      	ldr	r3, [r7, #4]
}
 8005108:	4618      	mov	r0, r3
 800510a:	3718      	adds	r7, #24
 800510c:	46bd      	mov	sp, r7
 800510e:	bd80      	pop	{r7, pc}

08005110 <_close>:

int _close(int file)
{
 8005110:	b480      	push	{r7}
 8005112:	b083      	sub	sp, #12
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
	return -1;
 8005118:	f04f 33ff 	mov.w	r3, #4294967295
}
 800511c:	4618      	mov	r0, r3
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005138:	605a      	str	r2, [r3, #4]
	return 0;
 800513a:	2300      	movs	r3, #0
}
 800513c:	4618      	mov	r0, r3
 800513e:	370c      	adds	r7, #12
 8005140:	46bd      	mov	sp, r7
 8005142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005146:	4770      	bx	lr

08005148 <_isatty>:

int _isatty(int file)
{
 8005148:	b480      	push	{r7}
 800514a:	b083      	sub	sp, #12
 800514c:	af00      	add	r7, sp, #0
 800514e:	6078      	str	r0, [r7, #4]
	return 1;
 8005150:	2301      	movs	r3, #1
}
 8005152:	4618      	mov	r0, r3
 8005154:	370c      	adds	r7, #12
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr

0800515e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800515e:	b480      	push	{r7}
 8005160:	b085      	sub	sp, #20
 8005162:	af00      	add	r7, sp, #0
 8005164:	60f8      	str	r0, [r7, #12]
 8005166:	60b9      	str	r1, [r7, #8]
 8005168:	607a      	str	r2, [r7, #4]
	return 0;
 800516a:	2300      	movs	r3, #0
}
 800516c:	4618      	mov	r0, r3
 800516e:	3714      	adds	r7, #20
 8005170:	46bd      	mov	sp, r7
 8005172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005176:	4770      	bx	lr

08005178 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b086      	sub	sp, #24
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005180:	4a14      	ldr	r2, [pc, #80]	; (80051d4 <_sbrk+0x5c>)
 8005182:	4b15      	ldr	r3, [pc, #84]	; (80051d8 <_sbrk+0x60>)
 8005184:	1ad3      	subs	r3, r2, r3
 8005186:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800518c:	4b13      	ldr	r3, [pc, #76]	; (80051dc <_sbrk+0x64>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d102      	bne.n	800519a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005194:	4b11      	ldr	r3, [pc, #68]	; (80051dc <_sbrk+0x64>)
 8005196:	4a12      	ldr	r2, [pc, #72]	; (80051e0 <_sbrk+0x68>)
 8005198:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800519a:	4b10      	ldr	r3, [pc, #64]	; (80051dc <_sbrk+0x64>)
 800519c:	681a      	ldr	r2, [r3, #0]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4413      	add	r3, r2
 80051a2:	693a      	ldr	r2, [r7, #16]
 80051a4:	429a      	cmp	r2, r3
 80051a6:	d207      	bcs.n	80051b8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80051a8:	f002 ff52 	bl	8008050 <__errno>
 80051ac:	4603      	mov	r3, r0
 80051ae:	220c      	movs	r2, #12
 80051b0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80051b2:	f04f 33ff 	mov.w	r3, #4294967295
 80051b6:	e009      	b.n	80051cc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80051b8:	4b08      	ldr	r3, [pc, #32]	; (80051dc <_sbrk+0x64>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80051be:	4b07      	ldr	r3, [pc, #28]	; (80051dc <_sbrk+0x64>)
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4413      	add	r3, r2
 80051c6:	4a05      	ldr	r2, [pc, #20]	; (80051dc <_sbrk+0x64>)
 80051c8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80051ca:	68fb      	ldr	r3, [r7, #12]
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3718      	adds	r7, #24
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	20020000 	.word	0x20020000
 80051d8:	00000400 	.word	0x00000400
 80051dc:	20009484 	.word	0x20009484
 80051e0:	20009d10 	.word	0x20009d10

080051e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	4603      	mov	r3, r0
 80051ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80051ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	db0b      	blt.n	800520e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80051f6:	79fb      	ldrb	r3, [r7, #7]
 80051f8:	f003 021f 	and.w	r2, r3, #31
 80051fc:	4907      	ldr	r1, [pc, #28]	; (800521c <__NVIC_EnableIRQ+0x38>)
 80051fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005202:	095b      	lsrs	r3, r3, #5
 8005204:	2001      	movs	r0, #1
 8005206:	fa00 f202 	lsl.w	r2, r0, r2
 800520a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800520e:	bf00      	nop
 8005210:	370c      	adds	r7, #12
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
 800521a:	bf00      	nop
 800521c:	e000e100 	.word	0xe000e100

08005220 <BasicTimer_Config>:
TIM_TypeDef *ptrTimer4Used;
TIM_TypeDef *ptrTimer5Used;

//Funcion para cargar la configuracion del Timer
void BasicTimer_Config(BasicTimer_Handler_t *ptrBTimerHandler)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]

	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR

	//Verificamos para TIM2
	if(ptrBTimerHandler->ptrTIMx==TIM2)
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	68db      	ldr	r3, [r3, #12]
 800522c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005230:	d10a      	bne.n	8005248 <BasicTimer_Config+0x28>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8005232:	4b62      	ldr	r3, [pc, #392]	; (80053bc <BasicTimer_Config+0x19c>)
 8005234:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005236:	4a61      	ldr	r2, [pc, #388]	; (80053bc <BasicTimer_Config+0x19c>)
 8005238:	f043 0301 	orr.w	r3, r3, #1
 800523c:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer2Used = ptrBTimerHandler->ptrTIMx;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	68db      	ldr	r3, [r3, #12]
 8005242:	4a5f      	ldr	r2, [pc, #380]	; (80053c0 <BasicTimer_Config+0x1a0>)
 8005244:	6013      	str	r3, [r2, #0]
 8005246:	e02e      	b.n	80052a6 <BasicTimer_Config+0x86>

	}
	//Verificamos para TIM3
	else if(ptrBTimerHandler->ptrTIMx==TIM3)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	68db      	ldr	r3, [r3, #12]
 800524c:	4a5d      	ldr	r2, [pc, #372]	; (80053c4 <BasicTimer_Config+0x1a4>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d10a      	bne.n	8005268 <BasicTimer_Config+0x48>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8005252:	4b5a      	ldr	r3, [pc, #360]	; (80053bc <BasicTimer_Config+0x19c>)
 8005254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005256:	4a59      	ldr	r2, [pc, #356]	; (80053bc <BasicTimer_Config+0x19c>)
 8005258:	f043 0302 	orr.w	r3, r3, #2
 800525c:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer3Used = ptrBTimerHandler->ptrTIMx;
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	4a59      	ldr	r2, [pc, #356]	; (80053c8 <BasicTimer_Config+0x1a8>)
 8005264:	6013      	str	r3, [r2, #0]
 8005266:	e01e      	b.n	80052a6 <BasicTimer_Config+0x86>
	}
	//Verificamos para TIM4
	else if(ptrBTimerHandler->ptrTIMx==TIM4)
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	68db      	ldr	r3, [r3, #12]
 800526c:	4a57      	ldr	r2, [pc, #348]	; (80053cc <BasicTimer_Config+0x1ac>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d10a      	bne.n	8005288 <BasicTimer_Config+0x68>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8005272:	4b52      	ldr	r3, [pc, #328]	; (80053bc <BasicTimer_Config+0x19c>)
 8005274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005276:	4a51      	ldr	r2, [pc, #324]	; (80053bc <BasicTimer_Config+0x19c>)
 8005278:	f043 0304 	orr.w	r3, r3, #4
 800527c:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer4Used = ptrBTimerHandler->ptrTIMx;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	68db      	ldr	r3, [r3, #12]
 8005282:	4a53      	ldr	r2, [pc, #332]	; (80053d0 <BasicTimer_Config+0x1b0>)
 8005284:	6013      	str	r3, [r2, #0]
 8005286:	e00e      	b.n	80052a6 <BasicTimer_Config+0x86>
	}
	//Verificamos para TIM5
	else if(ptrBTimerHandler->ptrTIMx==TIM5)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	4a51      	ldr	r2, [pc, #324]	; (80053d4 <BasicTimer_Config+0x1b4>)
 800528e:	4293      	cmp	r3, r2
 8005290:	d109      	bne.n	80052a6 <BasicTimer_Config+0x86>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8005292:	4b4a      	ldr	r3, [pc, #296]	; (80053bc <BasicTimer_Config+0x19c>)
 8005294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005296:	4a49      	ldr	r2, [pc, #292]	; (80053bc <BasicTimer_Config+0x19c>)
 8005298:	f043 0308 	orr.w	r3, r3, #8
 800529c:	6413      	str	r3, [r2, #64]	; 0x40

		//Guardamos una referencia al periferico que estamos utilizando
		ptrTimer5Used = ptrBTimerHandler->ptrTIMx;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	68db      	ldr	r3, [r3, #12]
 80052a2:	4a4d      	ldr	r2, [pc, #308]	; (80053d8 <BasicTimer_Config+0x1b8>)
 80052a4:	6013      	str	r3, [r2, #0]
	}
	//------------------------------2) Configurando el pre-escaler-----------------------------------------
	//Registro:TIMx_PSC		//Es un valor de 32 bit

	uint8_t clockSystem = getConfigPLL();          //Guardamos la velocidad de reloj entregada al bus APB1
 80052a6:	f001 fdb7 	bl	8006e18 <getConfigPLL>
 80052aa:	4603      	mov	r3, r0
 80052ac:	73bb      	strb	r3, [r7, #14]
	uint8_t clock = getClockAPB1();          //Guardamos la velocidad de reloj entregada al bus APB1
 80052ae:	f001 fdcf 	bl	8006e50 <getClockAPB1>
 80052b2:	4603      	mov	r3, r0
 80052b4:	73fb      	strb	r3, [r7, #15]

	//Verificamos si el multiplicador del Timer esta activado por el preescaler
	if(clockSystem>=50)
 80052b6:	7bbb      	ldrb	r3, [r7, #14]
 80052b8:	2b31      	cmp	r3, #49	; 0x31
 80052ba:	d903      	bls.n	80052c4 <BasicTimer_Config+0xa4>
	{
		clock = clock*2;
 80052bc:	7bfb      	ldrb	r3, [r7, #15]
 80052be:	005b      	lsls	r3, r3, #1
 80052c0:	73fb      	strb	r3, [r7, #15]
 80052c2:	e000      	b.n	80052c6 <BasicTimer_Config+0xa6>
	}
	else
	{
		__NOP();
 80052c4:	bf00      	nop
	}

	/*La frecuencia de reloj contador CK_CNT es igual a fck_psc/(psc[15:0]+1)
	 * por tanto define la velocidad a la que incrementa el counter*/
	ptrBTimerHandler->ptrTIMx->PSC = (clock)*(ptrBTimerHandler->TIMx_Config.TIMx_periodcnt)-1; //(min:0, max:65536)
 80052c6:	7bfb      	ldrb	r3, [r7, #15]
 80052c8:	687a      	ldr	r2, [r7, #4]
 80052ca:	8852      	ldrh	r2, [r2, #2]
 80052cc:	fb02 f303 	mul.w	r3, r2, r3
 80052d0:	1e5a      	subs	r2, r3, #1
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	68db      	ldr	r3, [r3, #12]
 80052d6:	629a      	str	r2, [r3, #40]	; 0x28
	//Registro:TIMx_CR1		Es un registro de configuracion del TIMx
	//Registro:TIMx_ARR		Es un valor de 32 bit
	//Registro:TIMx_CNT/	Es un valor de 32 bit

	//verificamos si el timer se configuro como up o dowm
	if(ptrBTimerHandler->TIMx_Config.TIMx_mode==BTIMER_MODE_UP)
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	781b      	ldrb	r3, [r3, #0]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d112      	bne.n	8005306 <BasicTimer_Config+0xe6>
	{
		//-------a)Definimos la direccion para el conteo-------------
		ptrBTimerHandler->ptrTIMx->CR1 &= ~(0b1<<4);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	681a      	ldr	r2, [r3, #0]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	f022 0210 	bic.w	r2, r2, #16
 80052ee:	601a      	str	r2, [r3, #0]
		//-------b)Configuracion del Auto-Reload---------------------
		ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMX_period+1;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	685a      	ldr	r2, [r3, #4]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	68db      	ldr	r3, [r3, #12]
 80052f8:	3201      	adds	r2, #1
 80052fa:	62da      	str	r2, [r3, #44]	; 0x2c
		//-------c)Reinicio del registro counter----------------------
		ptrBTimerHandler->ptrTIMx->CNT = 0;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	2200      	movs	r2, #0
 8005302:	625a      	str	r2, [r3, #36]	; 0x24
 8005304:	e018      	b.n	8005338 <BasicTimer_Config+0x118>
	}
	else
	{
		//-------a)Definimos la direccion para el conteo-------------
		ptrBTimerHandler->ptrTIMx->CR1 &= ~(0b1<<4); //limpiamos
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	68db      	ldr	r3, [r3, #12]
 800530a:	681a      	ldr	r2, [r3, #0]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	68db      	ldr	r3, [r3, #12]
 8005310:	f022 0210 	bic.w	r2, r2, #16
 8005314:	601a      	str	r2, [r3, #0]
		ptrBTimerHandler->ptrTIMx->CR1 |= (0b1<<4);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	68db      	ldr	r3, [r3, #12]
 800531a:	681a      	ldr	r2, [r3, #0]
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	f042 0210 	orr.w	r2, r2, #16
 8005324:	601a      	str	r2, [r3, #0]
		//-------b)Configuracion del Auto-Reload---------------------
		ptrBTimerHandler->ptrTIMx->ARR = 0;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	68db      	ldr	r3, [r3, #12]
 800532a:	2200      	movs	r2, #0
 800532c:	62da      	str	r2, [r3, #44]	; 0x2c
		//-------c)Reinicio del registro counter----------------------
		ptrBTimerHandler->ptrTIMx->CNT = ptrBTimerHandler->TIMx_Config.TIMX_period;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	68db      	ldr	r3, [r3, #12]
 8005332:	687a      	ldr	r2, [r7, #4]
 8005334:	6852      	ldr	r2, [r2, #4]
 8005336:	625a      	str	r2, [r3, #36]	; 0x24
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8005338:	b672      	cpsid	i
}
 800533a:	bf00      	nop

	//Desactivamos las interrupciones Globales
	__disable_irq();

	//Matriculamos la interrupcion en el NVCI
	if(ptrBTimerHandler->ptrTIMx==TIM2)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	68db      	ldr	r3, [r3, #12]
 8005340:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005344:	d103      	bne.n	800534e <BasicTimer_Config+0x12e>
	{
		//Activamos el NVIC para la interrupcion del TIM2
		NVIC_EnableIRQ(TIM2_IRQn);
 8005346:	201c      	movs	r0, #28
 8005348:	f7ff ff4c 	bl	80051e4 <__NVIC_EnableIRQ>
 800534c:	e019      	b.n	8005382 <BasicTimer_Config+0x162>
	}
	else if(ptrBTimerHandler->ptrTIMx==TIM3)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	4a1c      	ldr	r2, [pc, #112]	; (80053c4 <BasicTimer_Config+0x1a4>)
 8005354:	4293      	cmp	r3, r2
 8005356:	d103      	bne.n	8005360 <BasicTimer_Config+0x140>
	{
		//Activamos el NVIC para la interrupcion del TIM3
		NVIC_EnableIRQ(TIM3_IRQn);
 8005358:	201d      	movs	r0, #29
 800535a:	f7ff ff43 	bl	80051e4 <__NVIC_EnableIRQ>
 800535e:	e010      	b.n	8005382 <BasicTimer_Config+0x162>
	}
	else if(ptrBTimerHandler->ptrTIMx==TIM4)
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	68db      	ldr	r3, [r3, #12]
 8005364:	4a19      	ldr	r2, [pc, #100]	; (80053cc <BasicTimer_Config+0x1ac>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d103      	bne.n	8005372 <BasicTimer_Config+0x152>
	{
		//Activamos el NVIC para la interrupcion del TIM4
		NVIC_EnableIRQ(TIM4_IRQn);
 800536a:	201e      	movs	r0, #30
 800536c:	f7ff ff3a 	bl	80051e4 <__NVIC_EnableIRQ>
 8005370:	e007      	b.n	8005382 <BasicTimer_Config+0x162>
	}
	else if(ptrBTimerHandler->ptrTIMx==TIM5)
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	68db      	ldr	r3, [r3, #12]
 8005376:	4a17      	ldr	r2, [pc, #92]	; (80053d4 <BasicTimer_Config+0x1b4>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d102      	bne.n	8005382 <BasicTimer_Config+0x162>
	{
		//Activamos el NVIC para la interrupcion del TIM5
		NVIC_EnableIRQ(TIM5_IRQn);
 800537c:	2032      	movs	r0, #50	; 0x32
 800537e:	f7ff ff31 	bl	80051e4 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8005382:	b662      	cpsie	i
}
 8005384:	bf00      	nop
	//Activo las interrupciones Globales
	__enable_irq();

	//----------------------5)Definimos el estado de la interrupcion---------------------------------

	statusiInterruptionTimer(ptrBTimerHandler, (ptrBTimerHandler->TIMx_Config.TIMx_interruptEnable));
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	7a1b      	ldrb	r3, [r3, #8]
 800538a:	4619      	mov	r1, r3
 800538c:	6878      	ldr	r0, [r7, #4]
 800538e:	f000 f875 	bl	800547c <statusiInterruptionTimer>

	//----------------------6) Activamos el Timer---------------------------------
	//Registro:TIMx_CR1

	ptrBTimerHandler->ptrTIMx->CR1 &= ~TIM_CR1_CEN;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	68db      	ldr	r3, [r3, #12]
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	68db      	ldr	r3, [r3, #12]
 800539c:	f022 0201 	bic.w	r2, r2, #1
 80053a0:	601a      	str	r2, [r3, #0]
	ptrBTimerHandler->ptrTIMx->CR1 |= TIM_CR1_CEN;
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	68db      	ldr	r3, [r3, #12]
 80053a6:	681a      	ldr	r2, [r3, #0]
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	f042 0201 	orr.w	r2, r2, #1
 80053b0:	601a      	str	r2, [r3, #0]
}
 80053b2:	bf00      	nop
 80053b4:	3710      	adds	r7, #16
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	bf00      	nop
 80053bc:	40023800 	.word	0x40023800
 80053c0:	20009488 	.word	0x20009488
 80053c4:	40000400 	.word	0x40000400
 80053c8:	2000948c 	.word	0x2000948c
 80053cc:	40000800 	.word	0x40000800
 80053d0:	20009490 	.word	0x20009490
 80053d4:	40000c00 	.word	0x40000c00
 80053d8:	20009494 	.word	0x20009494

080053dc <BasicTimer4_Callback>:
{
	__NOP();
}

__attribute__((weak)) void BasicTimer4_Callback(void)
{
 80053dc:	b480      	push	{r7}
 80053de:	af00      	add	r7, sp, #0
	__NOP();
 80053e0:	bf00      	nop
}
 80053e2:	bf00      	nop
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <BasicTimer5_Callback>:

__attribute__((weak)) void BasicTimer5_Callback(void)
{
 80053ec:	b480      	push	{r7}
 80053ee:	af00      	add	r7, sp, #0
	__NOP();
 80053f0:	bf00      	nop
}
 80053f2:	bf00      	nop
 80053f4:	46bd      	mov	sp, r7
 80053f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fa:	4770      	bx	lr

080053fc <TIM2_IRQHandler>:

/* Cuando se produce una interrupcion en el NVIC debido a uno de los TIMER apuntara a una de
 * estas funciones en el vector de interrupciones respectivamente
 */
void TIM2_IRQHandler(void)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer2Used->SR &= ~TIM_SR_UIF;
 8005400:	4b05      	ldr	r3, [pc, #20]	; (8005418 <TIM2_IRQHandler+0x1c>)
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	691a      	ldr	r2, [r3, #16]
 8005406:	4b04      	ldr	r3, [pc, #16]	; (8005418 <TIM2_IRQHandler+0x1c>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f022 0201 	bic.w	r2, r2, #1
 800540e:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer2_Callback();
 8005410:	f7fe fb24 	bl	8003a5c <BasicTimer2_Callback>

}
 8005414:	bf00      	nop
 8005416:	bd80      	pop	{r7, pc}
 8005418:	20009488 	.word	0x20009488

0800541c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer3Used->SR &= ~TIM_SR_UIF;
 8005420:	4b05      	ldr	r3, [pc, #20]	; (8005438 <TIM3_IRQHandler+0x1c>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	691a      	ldr	r2, [r3, #16]
 8005426:	4b04      	ldr	r3, [pc, #16]	; (8005438 <TIM3_IRQHandler+0x1c>)
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f022 0201 	bic.w	r2, r2, #1
 800542e:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer3_Callback();
 8005430:	f7fe fb3a 	bl	8003aa8 <BasicTimer3_Callback>

}
 8005434:	bf00      	nop
 8005436:	bd80      	pop	{r7, pc}
 8005438:	2000948c 	.word	0x2000948c

0800543c <TIM4_IRQHandler>:

void TIM4_IRQHandler(void)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer4Used->SR &= ~TIM_SR_UIF;
 8005440:	4b05      	ldr	r3, [pc, #20]	; (8005458 <TIM4_IRQHandler+0x1c>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	691a      	ldr	r2, [r3, #16]
 8005446:	4b04      	ldr	r3, [pc, #16]	; (8005458 <TIM4_IRQHandler+0x1c>)
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f022 0201 	bic.w	r2, r2, #1
 800544e:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer4_Callback();
 8005450:	f7ff ffc4 	bl	80053dc <BasicTimer4_Callback>

}
 8005454:	bf00      	nop
 8005456:	bd80      	pop	{r7, pc}
 8005458:	20009490 	.word	0x20009490

0800545c <TIM5_IRQHandler>:

void TIM5_IRQHandler(void)
{
 800545c:	b580      	push	{r7, lr}
 800545e:	af00      	add	r7, sp, #0
	//Registro:TIMx_SR    Es un registro de almacenamiento del TIMx
	//limpiamos la bandera que indica que la interrupcion se a generado
	ptrTimer5Used->SR &= ~TIM_SR_UIF;
 8005460:	4b05      	ldr	r3, [pc, #20]	; (8005478 <TIM5_IRQHandler+0x1c>)
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	691a      	ldr	r2, [r3, #16]
 8005466:	4b04      	ldr	r3, [pc, #16]	; (8005478 <TIM5_IRQHandler+0x1c>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	f022 0201 	bic.w	r2, r2, #1
 800546e:	611a      	str	r2, [r3, #16]

	//Ejecute la funcion correspondiente a la interupccion
	BasicTimer5_Callback();
 8005470:	f7ff ffbc 	bl	80053ec <BasicTimer5_Callback>

}
 8005474:	bf00      	nop
 8005476:	bd80      	pop	{r7, pc}
 8005478:	20009494 	.word	0x20009494

0800547c <statusiInterruptionTimer>:


//Definir la interrupcion por el timer
void statusiInterruptionTimer(BasicTimer_Handler_t *ptrBTimerHandler, uint8_t status)
{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
 8005484:	460b      	mov	r3, r1
 8005486:	70fb      	strb	r3, [r7, #3]
	//Verificar el estado que se desea con definir
	if(status == INTERRUPTION_ENABLE)
 8005488:	78fb      	ldrb	r3, [r7, #3]
 800548a:	2b01      	cmp	r3, #1
 800548c:	d108      	bne.n	80054a0 <statusiInterruptionTimer+0x24>
	{
		//Activamos las interrupciones
		ptrBTimerHandler->ptrTIMx->DIER |=TIM_DIER_UIE;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	68da      	ldr	r2, [r3, #12]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	f042 0201 	orr.w	r2, r2, #1
 800549c:	60da      	str	r2, [r3, #12]
	else
	{
		//Desactivamos las interrupciones
		ptrBTimerHandler->ptrTIMx->DIER &= ~TIM_DIER_UIE;
	}
}
 800549e:	e007      	b.n	80054b0 <statusiInterruptionTimer+0x34>
		ptrBTimerHandler->ptrTIMx->DIER &= ~TIM_DIER_UIE;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	68db      	ldr	r3, [r3, #12]
 80054a4:	68da      	ldr	r2, [r3, #12]
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	68db      	ldr	r3, [r3, #12]
 80054aa:	f022 0201 	bic.w	r2, r2, #1
 80054ae:	60da      	str	r2, [r3, #12]
}
 80054b0:	bf00      	nop
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <updateFrequencyTimer>:


//Actualizamos la frecuencia del TIMER
void updateFrequencyTimer(BasicTimer_Handler_t *ptrBTimerHandler, uint16_t newPer)
{
 80054bc:	b480      	push	{r7}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
 80054c4:	460b      	mov	r3, r1
 80054c6:	807b      	strh	r3, [r7, #2]
	//Establecemos el nuevo valor del periodo en la configuracion del PWM
	ptrBTimerHandler->TIMx_Config.TIMX_period = newPer;
 80054c8:	887a      	ldrh	r2, [r7, #2]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	605a      	str	r2, [r3, #4]
	//Reiniamos el contador
	ptrBTimerHandler->ptrTIMx->CNT = 0;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	68db      	ldr	r3, [r3, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	625a      	str	r2, [r3, #36]	; 0x24
	/*Cargamos el valor del ARR el cual es e limite de incrementos del TIMER
	 */
	ptrBTimerHandler->ptrTIMx->ARR = ptrBTimerHandler->TIMx_Config.TIMX_period;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	68db      	ldr	r3, [r3, #12]
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	6852      	ldr	r2, [r2, #4]
 80054de:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80054e0:	bf00      	nop
 80054e2:	370c      	adds	r7, #12
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr

080054ec <__NVIC_EnableIRQ>:
{
 80054ec:	b480      	push	{r7}
 80054ee:	b083      	sub	sp, #12
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	4603      	mov	r3, r0
 80054f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	db0b      	blt.n	8005516 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054fe:	79fb      	ldrb	r3, [r7, #7]
 8005500:	f003 021f 	and.w	r2, r3, #31
 8005504:	4907      	ldr	r1, [pc, #28]	; (8005524 <__NVIC_EnableIRQ+0x38>)
 8005506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800550a:	095b      	lsrs	r3, r3, #5
 800550c:	2001      	movs	r0, #1
 800550e:	fa00 f202 	lsl.w	r2, r0, r2
 8005512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005516:	bf00      	nop
 8005518:	370c      	adds	r7, #12
 800551a:	46bd      	mov	sp, r7
 800551c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005520:	4770      	bx	lr
 8005522:	bf00      	nop
 8005524:	e000e100 	.word	0xe000e100

08005528 <extInt_Config>:
#include <ExtiDriver.h>
#include <GPIOxDriver.h>

//Configuracion EXTI
void extInt_Config(EXTI_Config_t *extiConfig) // *extiConfig = &handlerEXTI
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b084      	sub	sp, #16
 800552c:	af02      	add	r7, sp, #8
 800552e:	6078      	str	r0, [r7, #4]
	//----------------------1) Configuramos el PINx como entrada ------------------------
	//Definimos la configuracion EXTI para el pin selecionado
	GPIO_PIN_Config(extiConfig->pGPIOHandler, GPIO_MODE_IN, GPIO_OTYPER_PUSHPULL, GPIO_OSPEEDR_MEDIUM, GPIO_PUPDR_NOTHING, AF0);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6818      	ldr	r0, [r3, #0]
 8005534:	2300      	movs	r3, #0
 8005536:	9301      	str	r3, [sp, #4]
 8005538:	2300      	movs	r3, #0
 800553a:	9300      	str	r3, [sp, #0]
 800553c:	2301      	movs	r3, #1
 800553e:	2200      	movs	r2, #0
 8005540:	2100      	movs	r1, #0
 8005542:	f001 f891 	bl	8006668 <GPIO_PIN_Config>

	//Cargamos la configuracion del PIN especifico
	GPIO_Config(extiConfig->pGPIOHandler);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4618      	mov	r0, r3
 800554c:	f001 f8ae 	bl	80066ac <GPIO_Config>
	//-----------2) Configuracion de las lineas de conexion del EXTI-----------------------
	//Registro: APB1ENR  En el pefirefico RCC
	//Registro: EXTICR 	 En el periferico SYSCFG

	//-------a) Activamos la seal de reloj al SYSCFG-------------
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8005550:	4b97      	ldr	r3, [pc, #604]	; (80057b0 <extInt_Config+0x288>)
 8005552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005554:	4a96      	ldr	r2, [pc, #600]	; (80057b0 <extInt_Config+0x288>)
 8005556:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800555a:	6453      	str	r3, [r2, #68]	; 0x44

	//-------b)Asignamos el canal del EXTI que corresponde al pin a usa-------------
	//Deacuerdo al PIN_X y GPIO_X, seleccionamos la conexion del EXTIx
	switch(extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	781b      	ldrb	r3, [r3, #0]
 8005562:	2b0f      	cmp	r3, #15
 8005564:	f200 85cf 	bhi.w	8006106 <extInt_Config+0xbde>
 8005568:	a201      	add	r2, pc, #4	; (adr r2, 8005570 <extInt_Config+0x48>)
 800556a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800556e:	bf00      	nop
 8005570:	080055b1 	.word	0x080055b1
 8005574:	08005667 	.word	0x08005667
 8005578:	0800571d 	.word	0x0800571d
 800557c:	080057f3 	.word	0x080057f3
 8005580:	080058a9 	.word	0x080058a9
 8005584:	08005957 	.word	0x08005957
 8005588:	08005a1d 	.word	0x08005a1d
 800558c:	08005ac5 	.word	0x08005ac5
 8005590:	08005b6d 	.word	0x08005b6d
 8005594:	08005c15 	.word	0x08005c15
 8005598:	08005cdb 	.word	0x08005cdb
 800559c:	08005d83 	.word	0x08005d83
 80055a0:	08005e2b 	.word	0x08005e2b
 80055a4:	08005ef1 	.word	0x08005ef1
 80055a8:	08005f99 	.word	0x08005f99
 80055ac:	08006041 	.word	0x08006041
	//----------------Configuracion EXTI0-----------------
	case 0:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_0
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI0_Pos);
 80055b0:	4b80      	ldr	r3, [pc, #512]	; (80057b4 <extInt_Config+0x28c>)
 80055b2:	689b      	ldr	r3, [r3, #8]
 80055b4:	4a7f      	ldr	r2, [pc, #508]	; (80057b4 <extInt_Config+0x28c>)
 80055b6:	f023 030f 	bic.w	r3, r3, #15
 80055ba:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	689b      	ldr	r3, [r3, #8]
 80055c2:	4a7d      	ldr	r2, [pc, #500]	; (80057b8 <extInt_Config+0x290>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d105      	bne.n	80055d4 <extInt_Config+0xac>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PA);
 80055c8:	4b7a      	ldr	r3, [pc, #488]	; (80057b4 <extInt_Config+0x28c>)
 80055ca:	4a7a      	ldr	r2, [pc, #488]	; (80057b4 <extInt_Config+0x28c>)
 80055cc:	689b      	ldr	r3, [r3, #8]
 80055ce:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 80055d0:	f000 bd9b 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	689b      	ldr	r3, [r3, #8]
 80055da:	4a78      	ldr	r2, [pc, #480]	; (80057bc <extInt_Config+0x294>)
 80055dc:	4293      	cmp	r3, r2
 80055de:	d107      	bne.n	80055f0 <extInt_Config+0xc8>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PB);
 80055e0:	4b74      	ldr	r3, [pc, #464]	; (80057b4 <extInt_Config+0x28c>)
 80055e2:	689b      	ldr	r3, [r3, #8]
 80055e4:	4a73      	ldr	r2, [pc, #460]	; (80057b4 <extInt_Config+0x28c>)
 80055e6:	f043 0301 	orr.w	r3, r3, #1
 80055ea:	6093      	str	r3, [r2, #8]
		break;
 80055ec:	f000 bd8d 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	689b      	ldr	r3, [r3, #8]
 80055f6:	4a72      	ldr	r2, [pc, #456]	; (80057c0 <extInt_Config+0x298>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d107      	bne.n	800560c <extInt_Config+0xe4>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PC);
 80055fc:	4b6d      	ldr	r3, [pc, #436]	; (80057b4 <extInt_Config+0x28c>)
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	4a6c      	ldr	r2, [pc, #432]	; (80057b4 <extInt_Config+0x28c>)
 8005602:	f043 0302 	orr.w	r3, r3, #2
 8005606:	6093      	str	r3, [r2, #8]
		break;
 8005608:	f000 bd7f 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	4a6c      	ldr	r2, [pc, #432]	; (80057c4 <extInt_Config+0x29c>)
 8005614:	4293      	cmp	r3, r2
 8005616:	d107      	bne.n	8005628 <extInt_Config+0x100>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PD);
 8005618:	4b66      	ldr	r3, [pc, #408]	; (80057b4 <extInt_Config+0x28c>)
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	4a65      	ldr	r2, [pc, #404]	; (80057b4 <extInt_Config+0x28c>)
 800561e:	f043 0303 	orr.w	r3, r3, #3
 8005622:	6093      	str	r3, [r2, #8]
		break;
 8005624:	f000 bd71 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	689b      	ldr	r3, [r3, #8]
 800562e:	4a66      	ldr	r2, [pc, #408]	; (80057c8 <extInt_Config+0x2a0>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d107      	bne.n	8005644 <extInt_Config+0x11c>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PE);
 8005634:	4b5f      	ldr	r3, [pc, #380]	; (80057b4 <extInt_Config+0x28c>)
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	4a5e      	ldr	r2, [pc, #376]	; (80057b4 <extInt_Config+0x28c>)
 800563a:	f043 0304 	orr.w	r3, r3, #4
 800563e:	6093      	str	r3, [r2, #8]
		break;
 8005640:	f000 bd63 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	4a60      	ldr	r2, [pc, #384]	; (80057cc <extInt_Config+0x2a4>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d107      	bne.n	8005660 <extInt_Config+0x138>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI0_PH);
 8005650:	4b58      	ldr	r3, [pc, #352]	; (80057b4 <extInt_Config+0x28c>)
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	4a57      	ldr	r2, [pc, #348]	; (80057b4 <extInt_Config+0x28c>)
 8005656:	f043 0307 	orr.w	r3, r3, #7
 800565a:	6093      	str	r3, [r2, #8]
		break;
 800565c:	f000 bd55 	b.w	800610a <extInt_Config+0xbe2>
			__NOP();
 8005660:	bf00      	nop
		break;
 8005662:	f000 bd52 	b.w	800610a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI1-----------------
	case 1:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_1
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI1_Pos);
 8005666:	4b53      	ldr	r3, [pc, #332]	; (80057b4 <extInt_Config+0x28c>)
 8005668:	689b      	ldr	r3, [r3, #8]
 800566a:	4a52      	ldr	r2, [pc, #328]	; (80057b4 <extInt_Config+0x28c>)
 800566c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005670:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	4a4f      	ldr	r2, [pc, #316]	; (80057b8 <extInt_Config+0x290>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d105      	bne.n	800568a <extInt_Config+0x162>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PA);
 800567e:	4b4d      	ldr	r3, [pc, #308]	; (80057b4 <extInt_Config+0x28c>)
 8005680:	4a4c      	ldr	r2, [pc, #304]	; (80057b4 <extInt_Config+0x28c>)
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 8005686:	f000 bd40 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	4a4a      	ldr	r2, [pc, #296]	; (80057bc <extInt_Config+0x294>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d107      	bne.n	80056a6 <extInt_Config+0x17e>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PB);
 8005696:	4b47      	ldr	r3, [pc, #284]	; (80057b4 <extInt_Config+0x28c>)
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	4a46      	ldr	r2, [pc, #280]	; (80057b4 <extInt_Config+0x28c>)
 800569c:	f043 0310 	orr.w	r3, r3, #16
 80056a0:	6093      	str	r3, [r2, #8]
		break;
 80056a2:	f000 bd32 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	4a44      	ldr	r2, [pc, #272]	; (80057c0 <extInt_Config+0x298>)
 80056ae:	4293      	cmp	r3, r2
 80056b0:	d107      	bne.n	80056c2 <extInt_Config+0x19a>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PC);
 80056b2:	4b40      	ldr	r3, [pc, #256]	; (80057b4 <extInt_Config+0x28c>)
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	4a3f      	ldr	r2, [pc, #252]	; (80057b4 <extInt_Config+0x28c>)
 80056b8:	f043 0320 	orr.w	r3, r3, #32
 80056bc:	6093      	str	r3, [r2, #8]
		break;
 80056be:	f000 bd24 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	689b      	ldr	r3, [r3, #8]
 80056c8:	4a3e      	ldr	r2, [pc, #248]	; (80057c4 <extInt_Config+0x29c>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d107      	bne.n	80056de <extInt_Config+0x1b6>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PD);
 80056ce:	4b39      	ldr	r3, [pc, #228]	; (80057b4 <extInt_Config+0x28c>)
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	4a38      	ldr	r2, [pc, #224]	; (80057b4 <extInt_Config+0x28c>)
 80056d4:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80056d8:	6093      	str	r3, [r2, #8]
		break;
 80056da:	f000 bd16 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	4a38      	ldr	r2, [pc, #224]	; (80057c8 <extInt_Config+0x2a0>)
 80056e6:	4293      	cmp	r3, r2
 80056e8:	d107      	bne.n	80056fa <extInt_Config+0x1d2>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PE);
 80056ea:	4b32      	ldr	r3, [pc, #200]	; (80057b4 <extInt_Config+0x28c>)
 80056ec:	689b      	ldr	r3, [r3, #8]
 80056ee:	4a31      	ldr	r2, [pc, #196]	; (80057b4 <extInt_Config+0x28c>)
 80056f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80056f4:	6093      	str	r3, [r2, #8]
		break;
 80056f6:	f000 bd08 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	4a32      	ldr	r2, [pc, #200]	; (80057cc <extInt_Config+0x2a4>)
 8005702:	4293      	cmp	r3, r2
 8005704:	d107      	bne.n	8005716 <extInt_Config+0x1ee>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI1_PH);
 8005706:	4b2b      	ldr	r3, [pc, #172]	; (80057b4 <extInt_Config+0x28c>)
 8005708:	689b      	ldr	r3, [r3, #8]
 800570a:	4a2a      	ldr	r2, [pc, #168]	; (80057b4 <extInt_Config+0x28c>)
 800570c:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8005710:	6093      	str	r3, [r2, #8]
		break;
 8005712:	f000 bcfa 	b.w	800610a <extInt_Config+0xbe2>
			__NOP();
 8005716:	bf00      	nop
		break;
 8005718:	f000 bcf7 	b.w	800610a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI2-----------------
	case 2:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_2
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI2_Pos);
 800571c:	4b25      	ldr	r3, [pc, #148]	; (80057b4 <extInt_Config+0x28c>)
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	4a24      	ldr	r2, [pc, #144]	; (80057b4 <extInt_Config+0x28c>)
 8005722:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005726:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	4a22      	ldr	r2, [pc, #136]	; (80057b8 <extInt_Config+0x290>)
 8005730:	4293      	cmp	r3, r2
 8005732:	d105      	bne.n	8005740 <extInt_Config+0x218>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PA);
 8005734:	4b1f      	ldr	r3, [pc, #124]	; (80057b4 <extInt_Config+0x28c>)
 8005736:	4a1f      	ldr	r2, [pc, #124]	; (80057b4 <extInt_Config+0x28c>)
 8005738:	689b      	ldr	r3, [r3, #8]
 800573a:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 800573c:	f000 bce5 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	689b      	ldr	r3, [r3, #8]
 8005746:	4a1d      	ldr	r2, [pc, #116]	; (80057bc <extInt_Config+0x294>)
 8005748:	4293      	cmp	r3, r2
 800574a:	d107      	bne.n	800575c <extInt_Config+0x234>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PB);
 800574c:	4b19      	ldr	r3, [pc, #100]	; (80057b4 <extInt_Config+0x28c>)
 800574e:	689b      	ldr	r3, [r3, #8]
 8005750:	4a18      	ldr	r2, [pc, #96]	; (80057b4 <extInt_Config+0x28c>)
 8005752:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005756:	6093      	str	r3, [r2, #8]
		break;
 8005758:	f000 bcd7 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	4a17      	ldr	r2, [pc, #92]	; (80057c0 <extInt_Config+0x298>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d107      	bne.n	8005778 <extInt_Config+0x250>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PC);
 8005768:	4b12      	ldr	r3, [pc, #72]	; (80057b4 <extInt_Config+0x28c>)
 800576a:	689b      	ldr	r3, [r3, #8]
 800576c:	4a11      	ldr	r2, [pc, #68]	; (80057b4 <extInt_Config+0x28c>)
 800576e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005772:	6093      	str	r3, [r2, #8]
		break;
 8005774:	f000 bcc9 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	689b      	ldr	r3, [r3, #8]
 800577e:	4a11      	ldr	r2, [pc, #68]	; (80057c4 <extInt_Config+0x29c>)
 8005780:	4293      	cmp	r3, r2
 8005782:	d107      	bne.n	8005794 <extInt_Config+0x26c>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PD);
 8005784:	4b0b      	ldr	r3, [pc, #44]	; (80057b4 <extInt_Config+0x28c>)
 8005786:	689b      	ldr	r3, [r3, #8]
 8005788:	4a0a      	ldr	r2, [pc, #40]	; (80057b4 <extInt_Config+0x28c>)
 800578a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800578e:	6093      	str	r3, [r2, #8]
		break;
 8005790:	f000 bcbb 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	689b      	ldr	r3, [r3, #8]
 800579a:	4a0b      	ldr	r2, [pc, #44]	; (80057c8 <extInt_Config+0x2a0>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d117      	bne.n	80057d0 <extInt_Config+0x2a8>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PE);
 80057a0:	4b04      	ldr	r3, [pc, #16]	; (80057b4 <extInt_Config+0x28c>)
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	4a03      	ldr	r2, [pc, #12]	; (80057b4 <extInt_Config+0x28c>)
 80057a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80057aa:	6093      	str	r3, [r2, #8]
		break;
 80057ac:	f000 bcad 	b.w	800610a <extInt_Config+0xbe2>
 80057b0:	40023800 	.word	0x40023800
 80057b4:	40013800 	.word	0x40013800
 80057b8:	40020000 	.word	0x40020000
 80057bc:	40020400 	.word	0x40020400
 80057c0:	40020800 	.word	0x40020800
 80057c4:	40020c00 	.word	0x40020c00
 80057c8:	40021000 	.word	0x40021000
 80057cc:	40021c00 	.word	0x40021c00
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	4a8a      	ldr	r2, [pc, #552]	; (8005a00 <extInt_Config+0x4d8>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d107      	bne.n	80057ec <extInt_Config+0x2c4>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI2_PH);
 80057dc:	4b89      	ldr	r3, [pc, #548]	; (8005a04 <extInt_Config+0x4dc>)
 80057de:	689b      	ldr	r3, [r3, #8]
 80057e0:	4a88      	ldr	r2, [pc, #544]	; (8005a04 <extInt_Config+0x4dc>)
 80057e2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80057e6:	6093      	str	r3, [r2, #8]
		break;
 80057e8:	f000 bc8f 	b.w	800610a <extInt_Config+0xbe2>
			__NOP();
 80057ec:	bf00      	nop
		break;
 80057ee:	f000 bc8c 	b.w	800610a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI3-----------------
	case 3:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_3
		en el EXTICR*/
		SYSCFG->EXTICR[0] &= ~(0xF<<SYSCFG_EXTICR1_EXTI3_Pos);
 80057f2:	4b84      	ldr	r3, [pc, #528]	; (8005a04 <extInt_Config+0x4dc>)
 80057f4:	689b      	ldr	r3, [r3, #8]
 80057f6:	4a83      	ldr	r2, [pc, #524]	; (8005a04 <extInt_Config+0x4dc>)
 80057f8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80057fc:	6093      	str	r3, [r2, #8]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	4a80      	ldr	r2, [pc, #512]	; (8005a08 <extInt_Config+0x4e0>)
 8005806:	4293      	cmp	r3, r2
 8005808:	d105      	bne.n	8005816 <extInt_Config+0x2ee>
		{
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PA);
 800580a:	4b7e      	ldr	r3, [pc, #504]	; (8005a04 <extInt_Config+0x4dc>)
 800580c:	4a7d      	ldr	r2, [pc, #500]	; (8005a04 <extInt_Config+0x4dc>)
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	6093      	str	r3, [r2, #8]
		}
		else
		{
			__NOP();
		}
		break;
 8005812:	f000 bc7a 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	4a7b      	ldr	r2, [pc, #492]	; (8005a0c <extInt_Config+0x4e4>)
 800581e:	4293      	cmp	r3, r2
 8005820:	d107      	bne.n	8005832 <extInt_Config+0x30a>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PB);
 8005822:	4b78      	ldr	r3, [pc, #480]	; (8005a04 <extInt_Config+0x4dc>)
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	4a77      	ldr	r2, [pc, #476]	; (8005a04 <extInt_Config+0x4dc>)
 8005828:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800582c:	6093      	str	r3, [r2, #8]
		break;
 800582e:	f000 bc6c 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	689b      	ldr	r3, [r3, #8]
 8005838:	4a75      	ldr	r2, [pc, #468]	; (8005a10 <extInt_Config+0x4e8>)
 800583a:	4293      	cmp	r3, r2
 800583c:	d107      	bne.n	800584e <extInt_Config+0x326>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PC);
 800583e:	4b71      	ldr	r3, [pc, #452]	; (8005a04 <extInt_Config+0x4dc>)
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	4a70      	ldr	r2, [pc, #448]	; (8005a04 <extInt_Config+0x4dc>)
 8005844:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005848:	6093      	str	r3, [r2, #8]
		break;
 800584a:	f000 bc5e 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	4a6f      	ldr	r2, [pc, #444]	; (8005a14 <extInt_Config+0x4ec>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d107      	bne.n	800586a <extInt_Config+0x342>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PD);
 800585a:	4b6a      	ldr	r3, [pc, #424]	; (8005a04 <extInt_Config+0x4dc>)
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	4a69      	ldr	r2, [pc, #420]	; (8005a04 <extInt_Config+0x4dc>)
 8005860:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8005864:	6093      	str	r3, [r2, #8]
		break;
 8005866:	f000 bc50 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	689b      	ldr	r3, [r3, #8]
 8005870:	4a69      	ldr	r2, [pc, #420]	; (8005a18 <extInt_Config+0x4f0>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d107      	bne.n	8005886 <extInt_Config+0x35e>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PE);
 8005876:	4b63      	ldr	r3, [pc, #396]	; (8005a04 <extInt_Config+0x4dc>)
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	4a62      	ldr	r2, [pc, #392]	; (8005a04 <extInt_Config+0x4dc>)
 800587c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005880:	6093      	str	r3, [r2, #8]
		break;
 8005882:	f000 bc42 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	4a5c      	ldr	r2, [pc, #368]	; (8005a00 <extInt_Config+0x4d8>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d107      	bne.n	80058a2 <extInt_Config+0x37a>
			SYSCFG->EXTICR[0] |= (SYSCFG_EXTICR1_EXTI3_PH);
 8005892:	4b5c      	ldr	r3, [pc, #368]	; (8005a04 <extInt_Config+0x4dc>)
 8005894:	689b      	ldr	r3, [r3, #8]
 8005896:	4a5b      	ldr	r2, [pc, #364]	; (8005a04 <extInt_Config+0x4dc>)
 8005898:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 800589c:	6093      	str	r3, [r2, #8]
		break;
 800589e:	f000 bc34 	b.w	800610a <extInt_Config+0xbe2>
			__NOP();
 80058a2:	bf00      	nop
		break;
 80058a4:	f000 bc31 	b.w	800610a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI4-----------------
	case 4:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_4
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI4_Pos);
 80058a8:	4b56      	ldr	r3, [pc, #344]	; (8005a04 <extInt_Config+0x4dc>)
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	4a55      	ldr	r2, [pc, #340]	; (8005a04 <extInt_Config+0x4dc>)
 80058ae:	f023 030f 	bic.w	r3, r3, #15
 80058b2:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	4a53      	ldr	r2, [pc, #332]	; (8005a08 <extInt_Config+0x4e0>)
 80058bc:	4293      	cmp	r3, r2
 80058be:	d105      	bne.n	80058cc <extInt_Config+0x3a4>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PA);
 80058c0:	4b50      	ldr	r3, [pc, #320]	; (8005a04 <extInt_Config+0x4dc>)
 80058c2:	4a50      	ldr	r2, [pc, #320]	; (8005a04 <extInt_Config+0x4dc>)
 80058c4:	68db      	ldr	r3, [r3, #12]
 80058c6:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 80058c8:	f000 bc1f 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	4a4e      	ldr	r2, [pc, #312]	; (8005a0c <extInt_Config+0x4e4>)
 80058d4:	4293      	cmp	r3, r2
 80058d6:	d107      	bne.n	80058e8 <extInt_Config+0x3c0>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PB);
 80058d8:	4b4a      	ldr	r3, [pc, #296]	; (8005a04 <extInt_Config+0x4dc>)
 80058da:	68db      	ldr	r3, [r3, #12]
 80058dc:	4a49      	ldr	r2, [pc, #292]	; (8005a04 <extInt_Config+0x4dc>)
 80058de:	f043 0301 	orr.w	r3, r3, #1
 80058e2:	60d3      	str	r3, [r2, #12]
		break;
 80058e4:	f000 bc11 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	689b      	ldr	r3, [r3, #8]
 80058ee:	4a48      	ldr	r2, [pc, #288]	; (8005a10 <extInt_Config+0x4e8>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d107      	bne.n	8005904 <extInt_Config+0x3dc>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PC);
 80058f4:	4b43      	ldr	r3, [pc, #268]	; (8005a04 <extInt_Config+0x4dc>)
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	4a42      	ldr	r2, [pc, #264]	; (8005a04 <extInt_Config+0x4dc>)
 80058fa:	f043 0302 	orr.w	r3, r3, #2
 80058fe:	60d3      	str	r3, [r2, #12]
		break;
 8005900:	f000 bc03 	b.w	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	4a42      	ldr	r2, [pc, #264]	; (8005a14 <extInt_Config+0x4ec>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d106      	bne.n	800591e <extInt_Config+0x3f6>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PD);
 8005910:	4b3c      	ldr	r3, [pc, #240]	; (8005a04 <extInt_Config+0x4dc>)
 8005912:	68db      	ldr	r3, [r3, #12]
 8005914:	4a3b      	ldr	r2, [pc, #236]	; (8005a04 <extInt_Config+0x4dc>)
 8005916:	f043 0303 	orr.w	r3, r3, #3
 800591a:	60d3      	str	r3, [r2, #12]
		break;
 800591c:	e3f5      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	4a3c      	ldr	r2, [pc, #240]	; (8005a18 <extInt_Config+0x4f0>)
 8005926:	4293      	cmp	r3, r2
 8005928:	d106      	bne.n	8005938 <extInt_Config+0x410>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PE);
 800592a:	4b36      	ldr	r3, [pc, #216]	; (8005a04 <extInt_Config+0x4dc>)
 800592c:	68db      	ldr	r3, [r3, #12]
 800592e:	4a35      	ldr	r2, [pc, #212]	; (8005a04 <extInt_Config+0x4dc>)
 8005930:	f043 0304 	orr.w	r3, r3, #4
 8005934:	60d3      	str	r3, [r2, #12]
		break;
 8005936:	e3e8      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	689b      	ldr	r3, [r3, #8]
 800593e:	4a30      	ldr	r2, [pc, #192]	; (8005a00 <extInt_Config+0x4d8>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d106      	bne.n	8005952 <extInt_Config+0x42a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI4_PH);
 8005944:	4b2f      	ldr	r3, [pc, #188]	; (8005a04 <extInt_Config+0x4dc>)
 8005946:	68db      	ldr	r3, [r3, #12]
 8005948:	4a2e      	ldr	r2, [pc, #184]	; (8005a04 <extInt_Config+0x4dc>)
 800594a:	f043 0307 	orr.w	r3, r3, #7
 800594e:	60d3      	str	r3, [r2, #12]
		break;
 8005950:	e3db      	b.n	800610a <extInt_Config+0xbe2>
			__NOP();
 8005952:	bf00      	nop
		break;
 8005954:	e3d9      	b.n	800610a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI5-----------------
	case 5:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_5
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI5_Pos);
 8005956:	4b2b      	ldr	r3, [pc, #172]	; (8005a04 <extInt_Config+0x4dc>)
 8005958:	68db      	ldr	r3, [r3, #12]
 800595a:	4a2a      	ldr	r2, [pc, #168]	; (8005a04 <extInt_Config+0x4dc>)
 800595c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005960:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	4a27      	ldr	r2, [pc, #156]	; (8005a08 <extInt_Config+0x4e0>)
 800596a:	4293      	cmp	r3, r2
 800596c:	d104      	bne.n	8005978 <extInt_Config+0x450>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PA);
 800596e:	4b25      	ldr	r3, [pc, #148]	; (8005a04 <extInt_Config+0x4dc>)
 8005970:	4a24      	ldr	r2, [pc, #144]	; (8005a04 <extInt_Config+0x4dc>)
 8005972:	68db      	ldr	r3, [r3, #12]
 8005974:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8005976:	e3c8      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	4a23      	ldr	r2, [pc, #140]	; (8005a0c <extInt_Config+0x4e4>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d106      	bne.n	8005992 <extInt_Config+0x46a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PB);
 8005984:	4b1f      	ldr	r3, [pc, #124]	; (8005a04 <extInt_Config+0x4dc>)
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	4a1e      	ldr	r2, [pc, #120]	; (8005a04 <extInt_Config+0x4dc>)
 800598a:	f043 0310 	orr.w	r3, r3, #16
 800598e:	60d3      	str	r3, [r2, #12]
		break;
 8005990:	e3bb      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	4a1d      	ldr	r2, [pc, #116]	; (8005a10 <extInt_Config+0x4e8>)
 800599a:	4293      	cmp	r3, r2
 800599c:	d106      	bne.n	80059ac <extInt_Config+0x484>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PC);
 800599e:	4b19      	ldr	r3, [pc, #100]	; (8005a04 <extInt_Config+0x4dc>)
 80059a0:	68db      	ldr	r3, [r3, #12]
 80059a2:	4a18      	ldr	r2, [pc, #96]	; (8005a04 <extInt_Config+0x4dc>)
 80059a4:	f043 0320 	orr.w	r3, r3, #32
 80059a8:	60d3      	str	r3, [r2, #12]
		break;
 80059aa:	e3ae      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	689b      	ldr	r3, [r3, #8]
 80059b2:	4a18      	ldr	r2, [pc, #96]	; (8005a14 <extInt_Config+0x4ec>)
 80059b4:	4293      	cmp	r3, r2
 80059b6:	d106      	bne.n	80059c6 <extInt_Config+0x49e>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PD);
 80059b8:	4b12      	ldr	r3, [pc, #72]	; (8005a04 <extInt_Config+0x4dc>)
 80059ba:	68db      	ldr	r3, [r3, #12]
 80059bc:	4a11      	ldr	r2, [pc, #68]	; (8005a04 <extInt_Config+0x4dc>)
 80059be:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80059c2:	60d3      	str	r3, [r2, #12]
		break;
 80059c4:	e3a1      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	689b      	ldr	r3, [r3, #8]
 80059cc:	4a12      	ldr	r2, [pc, #72]	; (8005a18 <extInt_Config+0x4f0>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d106      	bne.n	80059e0 <extInt_Config+0x4b8>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PE);
 80059d2:	4b0c      	ldr	r3, [pc, #48]	; (8005a04 <extInt_Config+0x4dc>)
 80059d4:	68db      	ldr	r3, [r3, #12]
 80059d6:	4a0b      	ldr	r2, [pc, #44]	; (8005a04 <extInt_Config+0x4dc>)
 80059d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80059dc:	60d3      	str	r3, [r2, #12]
		break;
 80059de:	e394      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	689b      	ldr	r3, [r3, #8]
 80059e6:	4a06      	ldr	r2, [pc, #24]	; (8005a00 <extInt_Config+0x4d8>)
 80059e8:	4293      	cmp	r3, r2
 80059ea:	d106      	bne.n	80059fa <extInt_Config+0x4d2>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI5_PH);
 80059ec:	4b05      	ldr	r3, [pc, #20]	; (8005a04 <extInt_Config+0x4dc>)
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	4a04      	ldr	r2, [pc, #16]	; (8005a04 <extInt_Config+0x4dc>)
 80059f2:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 80059f6:	60d3      	str	r3, [r2, #12]
		break;
 80059f8:	e387      	b.n	800610a <extInt_Config+0xbe2>
			__NOP();
 80059fa:	bf00      	nop
		break;
 80059fc:	e385      	b.n	800610a <extInt_Config+0xbe2>
 80059fe:	bf00      	nop
 8005a00:	40021c00 	.word	0x40021c00
 8005a04:	40013800 	.word	0x40013800
 8005a08:	40020000 	.word	0x40020000
 8005a0c:	40020400 	.word	0x40020400
 8005a10:	40020800 	.word	0x40020800
 8005a14:	40020c00 	.word	0x40020c00
 8005a18:	40021000 	.word	0x40021000
	//----------------Configuracion EXTI6-----------------
	case 6:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_6
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI6_Pos);
 8005a1c:	4b86      	ldr	r3, [pc, #536]	; (8005c38 <extInt_Config+0x710>)
 8005a1e:	68db      	ldr	r3, [r3, #12]
 8005a20:	4a85      	ldr	r2, [pc, #532]	; (8005c38 <extInt_Config+0x710>)
 8005a22:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005a26:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	689b      	ldr	r3, [r3, #8]
 8005a2e:	4a83      	ldr	r2, [pc, #524]	; (8005c3c <extInt_Config+0x714>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d104      	bne.n	8005a3e <extInt_Config+0x516>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PA);
 8005a34:	4b80      	ldr	r3, [pc, #512]	; (8005c38 <extInt_Config+0x710>)
 8005a36:	4a80      	ldr	r2, [pc, #512]	; (8005c38 <extInt_Config+0x710>)
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8005a3c:	e365      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	689b      	ldr	r3, [r3, #8]
 8005a44:	4a7e      	ldr	r2, [pc, #504]	; (8005c40 <extInt_Config+0x718>)
 8005a46:	4293      	cmp	r3, r2
 8005a48:	d106      	bne.n	8005a58 <extInt_Config+0x530>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PB);
 8005a4a:	4b7b      	ldr	r3, [pc, #492]	; (8005c38 <extInt_Config+0x710>)
 8005a4c:	68db      	ldr	r3, [r3, #12]
 8005a4e:	4a7a      	ldr	r2, [pc, #488]	; (8005c38 <extInt_Config+0x710>)
 8005a50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a54:	60d3      	str	r3, [r2, #12]
		break;
 8005a56:	e358      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	4a79      	ldr	r2, [pc, #484]	; (8005c44 <extInt_Config+0x71c>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d106      	bne.n	8005a72 <extInt_Config+0x54a>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PC);
 8005a64:	4b74      	ldr	r3, [pc, #464]	; (8005c38 <extInt_Config+0x710>)
 8005a66:	68db      	ldr	r3, [r3, #12]
 8005a68:	4a73      	ldr	r2, [pc, #460]	; (8005c38 <extInt_Config+0x710>)
 8005a6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005a6e:	60d3      	str	r3, [r2, #12]
		break;
 8005a70:	e34b      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	4a73      	ldr	r2, [pc, #460]	; (8005c48 <extInt_Config+0x720>)
 8005a7a:	4293      	cmp	r3, r2
 8005a7c:	d106      	bne.n	8005a8c <extInt_Config+0x564>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PD);
 8005a7e:	4b6e      	ldr	r3, [pc, #440]	; (8005c38 <extInt_Config+0x710>)
 8005a80:	68db      	ldr	r3, [r3, #12]
 8005a82:	4a6d      	ldr	r2, [pc, #436]	; (8005c38 <extInt_Config+0x710>)
 8005a84:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005a88:	60d3      	str	r3, [r2, #12]
		break;
 8005a8a:	e33e      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	4a6e      	ldr	r2, [pc, #440]	; (8005c4c <extInt_Config+0x724>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d106      	bne.n	8005aa6 <extInt_Config+0x57e>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PE);
 8005a98:	4b67      	ldr	r3, [pc, #412]	; (8005c38 <extInt_Config+0x710>)
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	4a66      	ldr	r2, [pc, #408]	; (8005c38 <extInt_Config+0x710>)
 8005a9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005aa2:	60d3      	str	r3, [r2, #12]
		break;
 8005aa4:	e331      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	689b      	ldr	r3, [r3, #8]
 8005aac:	4a68      	ldr	r2, [pc, #416]	; (8005c50 <extInt_Config+0x728>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d106      	bne.n	8005ac0 <extInt_Config+0x598>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI6_PH);
 8005ab2:	4b61      	ldr	r3, [pc, #388]	; (8005c38 <extInt_Config+0x710>)
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	4a60      	ldr	r2, [pc, #384]	; (8005c38 <extInt_Config+0x710>)
 8005ab8:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005abc:	60d3      	str	r3, [r2, #12]
		break;
 8005abe:	e324      	b.n	800610a <extInt_Config+0xbe2>
			__NOP();
 8005ac0:	bf00      	nop
		break;
 8005ac2:	e322      	b.n	800610a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI7-----------------
	case 7:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_7
		en el EXTICR*/
		SYSCFG->EXTICR[1] &= ~(0xF<<SYSCFG_EXTICR2_EXTI7_Pos);
 8005ac4:	4b5c      	ldr	r3, [pc, #368]	; (8005c38 <extInt_Config+0x710>)
 8005ac6:	68db      	ldr	r3, [r3, #12]
 8005ac8:	4a5b      	ldr	r2, [pc, #364]	; (8005c38 <extInt_Config+0x710>)
 8005aca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005ace:	60d3      	str	r3, [r2, #12]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	689b      	ldr	r3, [r3, #8]
 8005ad6:	4a59      	ldr	r2, [pc, #356]	; (8005c3c <extInt_Config+0x714>)
 8005ad8:	4293      	cmp	r3, r2
 8005ada:	d104      	bne.n	8005ae6 <extInt_Config+0x5be>
		{
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PA);
 8005adc:	4b56      	ldr	r3, [pc, #344]	; (8005c38 <extInt_Config+0x710>)
 8005ade:	4a56      	ldr	r2, [pc, #344]	; (8005c38 <extInt_Config+0x710>)
 8005ae0:	68db      	ldr	r3, [r3, #12]
 8005ae2:	60d3      	str	r3, [r2, #12]
		}
		else
		{
			__NOP();
		}
		break;
 8005ae4:	e311      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	4a54      	ldr	r2, [pc, #336]	; (8005c40 <extInt_Config+0x718>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d106      	bne.n	8005b00 <extInt_Config+0x5d8>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PB);
 8005af2:	4b51      	ldr	r3, [pc, #324]	; (8005c38 <extInt_Config+0x710>)
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	4a50      	ldr	r2, [pc, #320]	; (8005c38 <extInt_Config+0x710>)
 8005af8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005afc:	60d3      	str	r3, [r2, #12]
		break;
 8005afe:	e304      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	689b      	ldr	r3, [r3, #8]
 8005b06:	4a4f      	ldr	r2, [pc, #316]	; (8005c44 <extInt_Config+0x71c>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d106      	bne.n	8005b1a <extInt_Config+0x5f2>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PC);
 8005b0c:	4b4a      	ldr	r3, [pc, #296]	; (8005c38 <extInt_Config+0x710>)
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	4a49      	ldr	r2, [pc, #292]	; (8005c38 <extInt_Config+0x710>)
 8005b12:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005b16:	60d3      	str	r3, [r2, #12]
		break;
 8005b18:	e2f7      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	689b      	ldr	r3, [r3, #8]
 8005b20:	4a49      	ldr	r2, [pc, #292]	; (8005c48 <extInt_Config+0x720>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d106      	bne.n	8005b34 <extInt_Config+0x60c>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PD);
 8005b26:	4b44      	ldr	r3, [pc, #272]	; (8005c38 <extInt_Config+0x710>)
 8005b28:	68db      	ldr	r3, [r3, #12]
 8005b2a:	4a43      	ldr	r2, [pc, #268]	; (8005c38 <extInt_Config+0x710>)
 8005b2c:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8005b30:	60d3      	str	r3, [r2, #12]
		break;
 8005b32:	e2ea      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	689b      	ldr	r3, [r3, #8]
 8005b3a:	4a44      	ldr	r2, [pc, #272]	; (8005c4c <extInt_Config+0x724>)
 8005b3c:	4293      	cmp	r3, r2
 8005b3e:	d106      	bne.n	8005b4e <extInt_Config+0x626>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PE);
 8005b40:	4b3d      	ldr	r3, [pc, #244]	; (8005c38 <extInt_Config+0x710>)
 8005b42:	68db      	ldr	r3, [r3, #12]
 8005b44:	4a3c      	ldr	r2, [pc, #240]	; (8005c38 <extInt_Config+0x710>)
 8005b46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005b4a:	60d3      	str	r3, [r2, #12]
		break;
 8005b4c:	e2dd      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	689b      	ldr	r3, [r3, #8]
 8005b54:	4a3e      	ldr	r2, [pc, #248]	; (8005c50 <extInt_Config+0x728>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d106      	bne.n	8005b68 <extInt_Config+0x640>
			SYSCFG->EXTICR[1] |= (SYSCFG_EXTICR2_EXTI7_PH);
 8005b5a:	4b37      	ldr	r3, [pc, #220]	; (8005c38 <extInt_Config+0x710>)
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	4a36      	ldr	r2, [pc, #216]	; (8005c38 <extInt_Config+0x710>)
 8005b60:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8005b64:	60d3      	str	r3, [r2, #12]
		break;
 8005b66:	e2d0      	b.n	800610a <extInt_Config+0xbe2>
			__NOP();
 8005b68:	bf00      	nop
		break;
 8005b6a:	e2ce      	b.n	800610a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI8-----------------
	case 8:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_8
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI8_Pos);
 8005b6c:	4b32      	ldr	r3, [pc, #200]	; (8005c38 <extInt_Config+0x710>)
 8005b6e:	691b      	ldr	r3, [r3, #16]
 8005b70:	4a31      	ldr	r2, [pc, #196]	; (8005c38 <extInt_Config+0x710>)
 8005b72:	f023 030f 	bic.w	r3, r3, #15
 8005b76:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	4a2f      	ldr	r2, [pc, #188]	; (8005c3c <extInt_Config+0x714>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d104      	bne.n	8005b8e <extInt_Config+0x666>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PA);
 8005b84:	4b2c      	ldr	r3, [pc, #176]	; (8005c38 <extInt_Config+0x710>)
 8005b86:	4a2c      	ldr	r2, [pc, #176]	; (8005c38 <extInt_Config+0x710>)
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8005b8c:	e2bd      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	689b      	ldr	r3, [r3, #8]
 8005b94:	4a2a      	ldr	r2, [pc, #168]	; (8005c40 <extInt_Config+0x718>)
 8005b96:	4293      	cmp	r3, r2
 8005b98:	d106      	bne.n	8005ba8 <extInt_Config+0x680>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PB);
 8005b9a:	4b27      	ldr	r3, [pc, #156]	; (8005c38 <extInt_Config+0x710>)
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	4a26      	ldr	r2, [pc, #152]	; (8005c38 <extInt_Config+0x710>)
 8005ba0:	f043 0301 	orr.w	r3, r3, #1
 8005ba4:	6113      	str	r3, [r2, #16]
		break;
 8005ba6:	e2b0      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	4a25      	ldr	r2, [pc, #148]	; (8005c44 <extInt_Config+0x71c>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	d106      	bne.n	8005bc2 <extInt_Config+0x69a>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PC);
 8005bb4:	4b20      	ldr	r3, [pc, #128]	; (8005c38 <extInt_Config+0x710>)
 8005bb6:	691b      	ldr	r3, [r3, #16]
 8005bb8:	4a1f      	ldr	r2, [pc, #124]	; (8005c38 <extInt_Config+0x710>)
 8005bba:	f043 0302 	orr.w	r3, r3, #2
 8005bbe:	6113      	str	r3, [r2, #16]
		break;
 8005bc0:	e2a3      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	4a1f      	ldr	r2, [pc, #124]	; (8005c48 <extInt_Config+0x720>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d106      	bne.n	8005bdc <extInt_Config+0x6b4>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PD);
 8005bce:	4b1a      	ldr	r3, [pc, #104]	; (8005c38 <extInt_Config+0x710>)
 8005bd0:	691b      	ldr	r3, [r3, #16]
 8005bd2:	4a19      	ldr	r2, [pc, #100]	; (8005c38 <extInt_Config+0x710>)
 8005bd4:	f043 0303 	orr.w	r3, r3, #3
 8005bd8:	6113      	str	r3, [r2, #16]
		break;
 8005bda:	e296      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	4a1a      	ldr	r2, [pc, #104]	; (8005c4c <extInt_Config+0x724>)
 8005be4:	4293      	cmp	r3, r2
 8005be6:	d106      	bne.n	8005bf6 <extInt_Config+0x6ce>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PE);
 8005be8:	4b13      	ldr	r3, [pc, #76]	; (8005c38 <extInt_Config+0x710>)
 8005bea:	691b      	ldr	r3, [r3, #16]
 8005bec:	4a12      	ldr	r2, [pc, #72]	; (8005c38 <extInt_Config+0x710>)
 8005bee:	f043 0304 	orr.w	r3, r3, #4
 8005bf2:	6113      	str	r3, [r2, #16]
		break;
 8005bf4:	e289      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	4a14      	ldr	r2, [pc, #80]	; (8005c50 <extInt_Config+0x728>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d106      	bne.n	8005c10 <extInt_Config+0x6e8>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI8_PH);
 8005c02:	4b0d      	ldr	r3, [pc, #52]	; (8005c38 <extInt_Config+0x710>)
 8005c04:	691b      	ldr	r3, [r3, #16]
 8005c06:	4a0c      	ldr	r2, [pc, #48]	; (8005c38 <extInt_Config+0x710>)
 8005c08:	f043 0307 	orr.w	r3, r3, #7
 8005c0c:	6113      	str	r3, [r2, #16]
		break;
 8005c0e:	e27c      	b.n	800610a <extInt_Config+0xbe2>
			__NOP();
 8005c10:	bf00      	nop
		break;
 8005c12:	e27a      	b.n	800610a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI9------------------
	case 9:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_9
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI9_Pos);
 8005c14:	4b08      	ldr	r3, [pc, #32]	; (8005c38 <extInt_Config+0x710>)
 8005c16:	691b      	ldr	r3, [r3, #16]
 8005c18:	4a07      	ldr	r2, [pc, #28]	; (8005c38 <extInt_Config+0x710>)
 8005c1a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c1e:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	4a05      	ldr	r2, [pc, #20]	; (8005c3c <extInt_Config+0x714>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d113      	bne.n	8005c54 <extInt_Config+0x72c>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PA);
 8005c2c:	4b02      	ldr	r3, [pc, #8]	; (8005c38 <extInt_Config+0x710>)
 8005c2e:	4a02      	ldr	r2, [pc, #8]	; (8005c38 <extInt_Config+0x710>)
 8005c30:	691b      	ldr	r3, [r3, #16]
 8005c32:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8005c34:	e269      	b.n	800610a <extInt_Config+0xbe2>
 8005c36:	bf00      	nop
 8005c38:	40013800 	.word	0x40013800
 8005c3c:	40020000 	.word	0x40020000
 8005c40:	40020400 	.word	0x40020400
 8005c44:	40020800 	.word	0x40020800
 8005c48:	40020c00 	.word	0x40020c00
 8005c4c:	40021000 	.word	0x40021000
 8005c50:	40021c00 	.word	0x40021c00
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	689b      	ldr	r3, [r3, #8]
 8005c5a:	4a83      	ldr	r2, [pc, #524]	; (8005e68 <extInt_Config+0x940>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d106      	bne.n	8005c6e <extInt_Config+0x746>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PB);
 8005c60:	4b82      	ldr	r3, [pc, #520]	; (8005e6c <extInt_Config+0x944>)
 8005c62:	691b      	ldr	r3, [r3, #16]
 8005c64:	4a81      	ldr	r2, [pc, #516]	; (8005e6c <extInt_Config+0x944>)
 8005c66:	f043 0310 	orr.w	r3, r3, #16
 8005c6a:	6113      	str	r3, [r2, #16]
		break;
 8005c6c:	e24d      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	4a7e      	ldr	r2, [pc, #504]	; (8005e70 <extInt_Config+0x948>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d106      	bne.n	8005c88 <extInt_Config+0x760>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PC);
 8005c7a:	4b7c      	ldr	r3, [pc, #496]	; (8005e6c <extInt_Config+0x944>)
 8005c7c:	691b      	ldr	r3, [r3, #16]
 8005c7e:	4a7b      	ldr	r2, [pc, #492]	; (8005e6c <extInt_Config+0x944>)
 8005c80:	f043 0320 	orr.w	r3, r3, #32
 8005c84:	6113      	str	r3, [r2, #16]
		break;
 8005c86:	e240      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	4a79      	ldr	r2, [pc, #484]	; (8005e74 <extInt_Config+0x94c>)
 8005c90:	4293      	cmp	r3, r2
 8005c92:	d106      	bne.n	8005ca2 <extInt_Config+0x77a>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PD);
 8005c94:	4b75      	ldr	r3, [pc, #468]	; (8005e6c <extInt_Config+0x944>)
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	4a74      	ldr	r2, [pc, #464]	; (8005e6c <extInt_Config+0x944>)
 8005c9a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8005c9e:	6113      	str	r3, [r2, #16]
		break;
 8005ca0:	e233      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	4a73      	ldr	r2, [pc, #460]	; (8005e78 <extInt_Config+0x950>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d106      	bne.n	8005cbc <extInt_Config+0x794>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PE);
 8005cae:	4b6f      	ldr	r3, [pc, #444]	; (8005e6c <extInt_Config+0x944>)
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	4a6e      	ldr	r2, [pc, #440]	; (8005e6c <extInt_Config+0x944>)
 8005cb4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005cb8:	6113      	str	r3, [r2, #16]
		break;
 8005cba:	e226      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	689b      	ldr	r3, [r3, #8]
 8005cc2:	4a6e      	ldr	r2, [pc, #440]	; (8005e7c <extInt_Config+0x954>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d106      	bne.n	8005cd6 <extInt_Config+0x7ae>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI9_PH);
 8005cc8:	4b68      	ldr	r3, [pc, #416]	; (8005e6c <extInt_Config+0x944>)
 8005cca:	691b      	ldr	r3, [r3, #16]
 8005ccc:	4a67      	ldr	r2, [pc, #412]	; (8005e6c <extInt_Config+0x944>)
 8005cce:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8005cd2:	6113      	str	r3, [r2, #16]
		break;
 8005cd4:	e219      	b.n	800610a <extInt_Config+0xbe2>
			__NOP();
 8005cd6:	bf00      	nop
		break;
 8005cd8:	e217      	b.n	800610a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI10-----------------
	case 10:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_10
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI10_Pos);
 8005cda:	4b64      	ldr	r3, [pc, #400]	; (8005e6c <extInt_Config+0x944>)
 8005cdc:	691b      	ldr	r3, [r3, #16]
 8005cde:	4a63      	ldr	r2, [pc, #396]	; (8005e6c <extInt_Config+0x944>)
 8005ce0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005ce4:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	4a64      	ldr	r2, [pc, #400]	; (8005e80 <extInt_Config+0x958>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d104      	bne.n	8005cfc <extInt_Config+0x7d4>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PA);
 8005cf2:	4b5e      	ldr	r3, [pc, #376]	; (8005e6c <extInt_Config+0x944>)
 8005cf4:	4a5d      	ldr	r2, [pc, #372]	; (8005e6c <extInt_Config+0x944>)
 8005cf6:	691b      	ldr	r3, [r3, #16]
 8005cf8:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8005cfa:	e206      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	689b      	ldr	r3, [r3, #8]
 8005d02:	4a59      	ldr	r2, [pc, #356]	; (8005e68 <extInt_Config+0x940>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d106      	bne.n	8005d16 <extInt_Config+0x7ee>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PB);
 8005d08:	4b58      	ldr	r3, [pc, #352]	; (8005e6c <extInt_Config+0x944>)
 8005d0a:	691b      	ldr	r3, [r3, #16]
 8005d0c:	4a57      	ldr	r2, [pc, #348]	; (8005e6c <extInt_Config+0x944>)
 8005d0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d12:	6113      	str	r3, [r2, #16]
		break;
 8005d14:	e1f9      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	689b      	ldr	r3, [r3, #8]
 8005d1c:	4a54      	ldr	r2, [pc, #336]	; (8005e70 <extInt_Config+0x948>)
 8005d1e:	4293      	cmp	r3, r2
 8005d20:	d106      	bne.n	8005d30 <extInt_Config+0x808>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PC);
 8005d22:	4b52      	ldr	r3, [pc, #328]	; (8005e6c <extInt_Config+0x944>)
 8005d24:	691b      	ldr	r3, [r3, #16]
 8005d26:	4a51      	ldr	r2, [pc, #324]	; (8005e6c <extInt_Config+0x944>)
 8005d28:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005d2c:	6113      	str	r3, [r2, #16]
		break;
 8005d2e:	e1ec      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	4a4f      	ldr	r2, [pc, #316]	; (8005e74 <extInt_Config+0x94c>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d106      	bne.n	8005d4a <extInt_Config+0x822>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PD);
 8005d3c:	4b4b      	ldr	r3, [pc, #300]	; (8005e6c <extInt_Config+0x944>)
 8005d3e:	691b      	ldr	r3, [r3, #16]
 8005d40:	4a4a      	ldr	r2, [pc, #296]	; (8005e6c <extInt_Config+0x944>)
 8005d42:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8005d46:	6113      	str	r3, [r2, #16]
		break;
 8005d48:	e1df      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	4a49      	ldr	r2, [pc, #292]	; (8005e78 <extInt_Config+0x950>)
 8005d52:	4293      	cmp	r3, r2
 8005d54:	d106      	bne.n	8005d64 <extInt_Config+0x83c>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PE);
 8005d56:	4b45      	ldr	r3, [pc, #276]	; (8005e6c <extInt_Config+0x944>)
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	4a44      	ldr	r2, [pc, #272]	; (8005e6c <extInt_Config+0x944>)
 8005d5c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005d60:	6113      	str	r3, [r2, #16]
		break;
 8005d62:	e1d2      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	4a44      	ldr	r2, [pc, #272]	; (8005e7c <extInt_Config+0x954>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d106      	bne.n	8005d7e <extInt_Config+0x856>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI10_PH);
 8005d70:	4b3e      	ldr	r3, [pc, #248]	; (8005e6c <extInt_Config+0x944>)
 8005d72:	691b      	ldr	r3, [r3, #16]
 8005d74:	4a3d      	ldr	r2, [pc, #244]	; (8005e6c <extInt_Config+0x944>)
 8005d76:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005d7a:	6113      	str	r3, [r2, #16]
		break;
 8005d7c:	e1c5      	b.n	800610a <extInt_Config+0xbe2>
			__NOP();
 8005d7e:	bf00      	nop
		break;
 8005d80:	e1c3      	b.n	800610a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI11-----------------
	case 11:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_11
		en el EXTICR*/
		SYSCFG->EXTICR[2] &= ~(0xF<<SYSCFG_EXTICR3_EXTI11_Pos);
 8005d82:	4b3a      	ldr	r3, [pc, #232]	; (8005e6c <extInt_Config+0x944>)
 8005d84:	691b      	ldr	r3, [r3, #16]
 8005d86:	4a39      	ldr	r2, [pc, #228]	; (8005e6c <extInt_Config+0x944>)
 8005d88:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d8c:	6113      	str	r3, [r2, #16]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	4a3a      	ldr	r2, [pc, #232]	; (8005e80 <extInt_Config+0x958>)
 8005d96:	4293      	cmp	r3, r2
 8005d98:	d104      	bne.n	8005da4 <extInt_Config+0x87c>
		{
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PA);
 8005d9a:	4b34      	ldr	r3, [pc, #208]	; (8005e6c <extInt_Config+0x944>)
 8005d9c:	4a33      	ldr	r2, [pc, #204]	; (8005e6c <extInt_Config+0x944>)
 8005d9e:	691b      	ldr	r3, [r3, #16]
 8005da0:	6113      	str	r3, [r2, #16]
		}
		else
		{
			__NOP();
		}
		break;
 8005da2:	e1b2      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	689b      	ldr	r3, [r3, #8]
 8005daa:	4a2f      	ldr	r2, [pc, #188]	; (8005e68 <extInt_Config+0x940>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d106      	bne.n	8005dbe <extInt_Config+0x896>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PB);
 8005db0:	4b2e      	ldr	r3, [pc, #184]	; (8005e6c <extInt_Config+0x944>)
 8005db2:	691b      	ldr	r3, [r3, #16]
 8005db4:	4a2d      	ldr	r2, [pc, #180]	; (8005e6c <extInt_Config+0x944>)
 8005db6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005dba:	6113      	str	r3, [r2, #16]
		break;
 8005dbc:	e1a5      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	4a2a      	ldr	r2, [pc, #168]	; (8005e70 <extInt_Config+0x948>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d106      	bne.n	8005dd8 <extInt_Config+0x8b0>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PC);
 8005dca:	4b28      	ldr	r3, [pc, #160]	; (8005e6c <extInt_Config+0x944>)
 8005dcc:	691b      	ldr	r3, [r3, #16]
 8005dce:	4a27      	ldr	r2, [pc, #156]	; (8005e6c <extInt_Config+0x944>)
 8005dd0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005dd4:	6113      	str	r3, [r2, #16]
		break;
 8005dd6:	e198      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	4a25      	ldr	r2, [pc, #148]	; (8005e74 <extInt_Config+0x94c>)
 8005de0:	4293      	cmp	r3, r2
 8005de2:	d106      	bne.n	8005df2 <extInt_Config+0x8ca>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PD);
 8005de4:	4b21      	ldr	r3, [pc, #132]	; (8005e6c <extInt_Config+0x944>)
 8005de6:	691b      	ldr	r3, [r3, #16]
 8005de8:	4a20      	ldr	r2, [pc, #128]	; (8005e6c <extInt_Config+0x944>)
 8005dea:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8005dee:	6113      	str	r3, [r2, #16]
		break;
 8005df0:	e18b      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	689b      	ldr	r3, [r3, #8]
 8005df8:	4a1f      	ldr	r2, [pc, #124]	; (8005e78 <extInt_Config+0x950>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d106      	bne.n	8005e0c <extInt_Config+0x8e4>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PE);
 8005dfe:	4b1b      	ldr	r3, [pc, #108]	; (8005e6c <extInt_Config+0x944>)
 8005e00:	691b      	ldr	r3, [r3, #16]
 8005e02:	4a1a      	ldr	r2, [pc, #104]	; (8005e6c <extInt_Config+0x944>)
 8005e04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005e08:	6113      	str	r3, [r2, #16]
		break;
 8005e0a:	e17e      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	689b      	ldr	r3, [r3, #8]
 8005e12:	4a1a      	ldr	r2, [pc, #104]	; (8005e7c <extInt_Config+0x954>)
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d106      	bne.n	8005e26 <extInt_Config+0x8fe>
			SYSCFG->EXTICR[2] |= (SYSCFG_EXTICR3_EXTI11_PH);
 8005e18:	4b14      	ldr	r3, [pc, #80]	; (8005e6c <extInt_Config+0x944>)
 8005e1a:	691b      	ldr	r3, [r3, #16]
 8005e1c:	4a13      	ldr	r2, [pc, #76]	; (8005e6c <extInt_Config+0x944>)
 8005e1e:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8005e22:	6113      	str	r3, [r2, #16]
		break;
 8005e24:	e171      	b.n	800610a <extInt_Config+0xbe2>
			__NOP();
 8005e26:	bf00      	nop
		break;
 8005e28:	e16f      	b.n	800610a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI12-----------------
	case 12:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_12
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI12_Pos);
 8005e2a:	4b10      	ldr	r3, [pc, #64]	; (8005e6c <extInt_Config+0x944>)
 8005e2c:	695b      	ldr	r3, [r3, #20]
 8005e2e:	4a0f      	ldr	r2, [pc, #60]	; (8005e6c <extInt_Config+0x944>)
 8005e30:	f023 030f 	bic.w	r3, r3, #15
 8005e34:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	689b      	ldr	r3, [r3, #8]
 8005e3c:	4a10      	ldr	r2, [pc, #64]	; (8005e80 <extInt_Config+0x958>)
 8005e3e:	4293      	cmp	r3, r2
 8005e40:	d104      	bne.n	8005e4c <extInt_Config+0x924>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PA);
 8005e42:	4b0a      	ldr	r3, [pc, #40]	; (8005e6c <extInt_Config+0x944>)
 8005e44:	4a09      	ldr	r2, [pc, #36]	; (8005e6c <extInt_Config+0x944>)
 8005e46:	695b      	ldr	r3, [r3, #20]
 8005e48:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 8005e4a:	e15e      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	4a05      	ldr	r2, [pc, #20]	; (8005e68 <extInt_Config+0x940>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d115      	bne.n	8005e84 <extInt_Config+0x95c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PB);
 8005e58:	4b04      	ldr	r3, [pc, #16]	; (8005e6c <extInt_Config+0x944>)
 8005e5a:	695b      	ldr	r3, [r3, #20]
 8005e5c:	4a03      	ldr	r2, [pc, #12]	; (8005e6c <extInt_Config+0x944>)
 8005e5e:	f043 0301 	orr.w	r3, r3, #1
 8005e62:	6153      	str	r3, [r2, #20]
		break;
 8005e64:	e151      	b.n	800610a <extInt_Config+0xbe2>
 8005e66:	bf00      	nop
 8005e68:	40020400 	.word	0x40020400
 8005e6c:	40013800 	.word	0x40013800
 8005e70:	40020800 	.word	0x40020800
 8005e74:	40020c00 	.word	0x40020c00
 8005e78:	40021000 	.word	0x40021000
 8005e7c:	40021c00 	.word	0x40021c00
 8005e80:	40020000 	.word	0x40020000
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	4a83      	ldr	r2, [pc, #524]	; (8006098 <extInt_Config+0xb70>)
 8005e8c:	4293      	cmp	r3, r2
 8005e8e:	d106      	bne.n	8005e9e <extInt_Config+0x976>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PC);
 8005e90:	4b82      	ldr	r3, [pc, #520]	; (800609c <extInt_Config+0xb74>)
 8005e92:	695b      	ldr	r3, [r3, #20]
 8005e94:	4a81      	ldr	r2, [pc, #516]	; (800609c <extInt_Config+0xb74>)
 8005e96:	f043 0302 	orr.w	r3, r3, #2
 8005e9a:	6153      	str	r3, [r2, #20]
		break;
 8005e9c:	e135      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	689b      	ldr	r3, [r3, #8]
 8005ea4:	4a7e      	ldr	r2, [pc, #504]	; (80060a0 <extInt_Config+0xb78>)
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d106      	bne.n	8005eb8 <extInt_Config+0x990>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PD);
 8005eaa:	4b7c      	ldr	r3, [pc, #496]	; (800609c <extInt_Config+0xb74>)
 8005eac:	695b      	ldr	r3, [r3, #20]
 8005eae:	4a7b      	ldr	r2, [pc, #492]	; (800609c <extInt_Config+0xb74>)
 8005eb0:	f043 0303 	orr.w	r3, r3, #3
 8005eb4:	6153      	str	r3, [r2, #20]
		break;
 8005eb6:	e128      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	4a79      	ldr	r2, [pc, #484]	; (80060a4 <extInt_Config+0xb7c>)
 8005ec0:	4293      	cmp	r3, r2
 8005ec2:	d106      	bne.n	8005ed2 <extInt_Config+0x9aa>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PE);
 8005ec4:	4b75      	ldr	r3, [pc, #468]	; (800609c <extInt_Config+0xb74>)
 8005ec6:	695b      	ldr	r3, [r3, #20]
 8005ec8:	4a74      	ldr	r2, [pc, #464]	; (800609c <extInt_Config+0xb74>)
 8005eca:	f043 0304 	orr.w	r3, r3, #4
 8005ece:	6153      	str	r3, [r2, #20]
		break;
 8005ed0:	e11b      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	4a73      	ldr	r2, [pc, #460]	; (80060a8 <extInt_Config+0xb80>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d106      	bne.n	8005eec <extInt_Config+0x9c4>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI12_PH);
 8005ede:	4b6f      	ldr	r3, [pc, #444]	; (800609c <extInt_Config+0xb74>)
 8005ee0:	695b      	ldr	r3, [r3, #20]
 8005ee2:	4a6e      	ldr	r2, [pc, #440]	; (800609c <extInt_Config+0xb74>)
 8005ee4:	f043 0307 	orr.w	r3, r3, #7
 8005ee8:	6153      	str	r3, [r2, #20]
		break;
 8005eea:	e10e      	b.n	800610a <extInt_Config+0xbe2>
			__NOP();
 8005eec:	bf00      	nop
		break;
 8005eee:	e10c      	b.n	800610a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI13-----------------
	case 13:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_13
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI13_Pos);
 8005ef0:	4b6a      	ldr	r3, [pc, #424]	; (800609c <extInt_Config+0xb74>)
 8005ef2:	695b      	ldr	r3, [r3, #20]
 8005ef4:	4a69      	ldr	r2, [pc, #420]	; (800609c <extInt_Config+0xb74>)
 8005ef6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005efa:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	689b      	ldr	r3, [r3, #8]
 8005f02:	4a6a      	ldr	r2, [pc, #424]	; (80060ac <extInt_Config+0xb84>)
 8005f04:	4293      	cmp	r3, r2
 8005f06:	d104      	bne.n	8005f12 <extInt_Config+0x9ea>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PA);
 8005f08:	4b64      	ldr	r3, [pc, #400]	; (800609c <extInt_Config+0xb74>)
 8005f0a:	4a64      	ldr	r2, [pc, #400]	; (800609c <extInt_Config+0xb74>)
 8005f0c:	695b      	ldr	r3, [r3, #20]
 8005f0e:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 8005f10:	e0fb      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	689b      	ldr	r3, [r3, #8]
 8005f18:	4a65      	ldr	r2, [pc, #404]	; (80060b0 <extInt_Config+0xb88>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d106      	bne.n	8005f2c <extInt_Config+0xa04>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PB);
 8005f1e:	4b5f      	ldr	r3, [pc, #380]	; (800609c <extInt_Config+0xb74>)
 8005f20:	695b      	ldr	r3, [r3, #20]
 8005f22:	4a5e      	ldr	r2, [pc, #376]	; (800609c <extInt_Config+0xb74>)
 8005f24:	f043 0310 	orr.w	r3, r3, #16
 8005f28:	6153      	str	r3, [r2, #20]
		break;
 8005f2a:	e0ee      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	689b      	ldr	r3, [r3, #8]
 8005f32:	4a59      	ldr	r2, [pc, #356]	; (8006098 <extInt_Config+0xb70>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d106      	bne.n	8005f46 <extInt_Config+0xa1e>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PC);
 8005f38:	4b58      	ldr	r3, [pc, #352]	; (800609c <extInt_Config+0xb74>)
 8005f3a:	695b      	ldr	r3, [r3, #20]
 8005f3c:	4a57      	ldr	r2, [pc, #348]	; (800609c <extInt_Config+0xb74>)
 8005f3e:	f043 0320 	orr.w	r3, r3, #32
 8005f42:	6153      	str	r3, [r2, #20]
		break;
 8005f44:	e0e1      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	689b      	ldr	r3, [r3, #8]
 8005f4c:	4a54      	ldr	r2, [pc, #336]	; (80060a0 <extInt_Config+0xb78>)
 8005f4e:	4293      	cmp	r3, r2
 8005f50:	d106      	bne.n	8005f60 <extInt_Config+0xa38>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PD);
 8005f52:	4b52      	ldr	r3, [pc, #328]	; (800609c <extInt_Config+0xb74>)
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	4a51      	ldr	r2, [pc, #324]	; (800609c <extInt_Config+0xb74>)
 8005f58:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8005f5c:	6153      	str	r3, [r2, #20]
		break;
 8005f5e:	e0d4      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	4a4f      	ldr	r2, [pc, #316]	; (80060a4 <extInt_Config+0xb7c>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d106      	bne.n	8005f7a <extInt_Config+0xa52>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PE);
 8005f6c:	4b4b      	ldr	r3, [pc, #300]	; (800609c <extInt_Config+0xb74>)
 8005f6e:	695b      	ldr	r3, [r3, #20]
 8005f70:	4a4a      	ldr	r2, [pc, #296]	; (800609c <extInt_Config+0xb74>)
 8005f72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005f76:	6153      	str	r3, [r2, #20]
		break;
 8005f78:	e0c7      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	4a49      	ldr	r2, [pc, #292]	; (80060a8 <extInt_Config+0xb80>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d106      	bne.n	8005f94 <extInt_Config+0xa6c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI13_PH);
 8005f86:	4b45      	ldr	r3, [pc, #276]	; (800609c <extInt_Config+0xb74>)
 8005f88:	695b      	ldr	r3, [r3, #20]
 8005f8a:	4a44      	ldr	r2, [pc, #272]	; (800609c <extInt_Config+0xb74>)
 8005f8c:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8005f90:	6153      	str	r3, [r2, #20]
		break;
 8005f92:	e0ba      	b.n	800610a <extInt_Config+0xbe2>
			__NOP();
 8005f94:	bf00      	nop
		break;
 8005f96:	e0b8      	b.n	800610a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI14-----------------
	case 14:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_14
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI14_Pos);
 8005f98:	4b40      	ldr	r3, [pc, #256]	; (800609c <extInt_Config+0xb74>)
 8005f9a:	695b      	ldr	r3, [r3, #20]
 8005f9c:	4a3f      	ldr	r2, [pc, #252]	; (800609c <extInt_Config+0xb74>)
 8005f9e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005fa2:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	689b      	ldr	r3, [r3, #8]
 8005faa:	4a40      	ldr	r2, [pc, #256]	; (80060ac <extInt_Config+0xb84>)
 8005fac:	4293      	cmp	r3, r2
 8005fae:	d104      	bne.n	8005fba <extInt_Config+0xa92>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PA);
 8005fb0:	4b3a      	ldr	r3, [pc, #232]	; (800609c <extInt_Config+0xb74>)
 8005fb2:	4a3a      	ldr	r2, [pc, #232]	; (800609c <extInt_Config+0xb74>)
 8005fb4:	695b      	ldr	r3, [r3, #20]
 8005fb6:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 8005fb8:	e0a7      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	4a3b      	ldr	r2, [pc, #236]	; (80060b0 <extInt_Config+0xb88>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d106      	bne.n	8005fd4 <extInt_Config+0xaac>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PB);
 8005fc6:	4b35      	ldr	r3, [pc, #212]	; (800609c <extInt_Config+0xb74>)
 8005fc8:	695b      	ldr	r3, [r3, #20]
 8005fca:	4a34      	ldr	r2, [pc, #208]	; (800609c <extInt_Config+0xb74>)
 8005fcc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fd0:	6153      	str	r3, [r2, #20]
		break;
 8005fd2:	e09a      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	4a2f      	ldr	r2, [pc, #188]	; (8006098 <extInt_Config+0xb70>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d106      	bne.n	8005fee <extInt_Config+0xac6>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PC);
 8005fe0:	4b2e      	ldr	r3, [pc, #184]	; (800609c <extInt_Config+0xb74>)
 8005fe2:	695b      	ldr	r3, [r3, #20]
 8005fe4:	4a2d      	ldr	r2, [pc, #180]	; (800609c <extInt_Config+0xb74>)
 8005fe6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005fea:	6153      	str	r3, [r2, #20]
		break;
 8005fec:	e08d      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	689b      	ldr	r3, [r3, #8]
 8005ff4:	4a2a      	ldr	r2, [pc, #168]	; (80060a0 <extInt_Config+0xb78>)
 8005ff6:	4293      	cmp	r3, r2
 8005ff8:	d106      	bne.n	8006008 <extInt_Config+0xae0>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PD);
 8005ffa:	4b28      	ldr	r3, [pc, #160]	; (800609c <extInt_Config+0xb74>)
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	4a27      	ldr	r2, [pc, #156]	; (800609c <extInt_Config+0xb74>)
 8006000:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8006004:	6153      	str	r3, [r2, #20]
		break;
 8006006:	e080      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	4a25      	ldr	r2, [pc, #148]	; (80060a4 <extInt_Config+0xb7c>)
 8006010:	4293      	cmp	r3, r2
 8006012:	d106      	bne.n	8006022 <extInt_Config+0xafa>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PE);
 8006014:	4b21      	ldr	r3, [pc, #132]	; (800609c <extInt_Config+0xb74>)
 8006016:	695b      	ldr	r3, [r3, #20]
 8006018:	4a20      	ldr	r2, [pc, #128]	; (800609c <extInt_Config+0xb74>)
 800601a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800601e:	6153      	str	r3, [r2, #20]
		break;
 8006020:	e073      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	4a1f      	ldr	r2, [pc, #124]	; (80060a8 <extInt_Config+0xb80>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d106      	bne.n	800603c <extInt_Config+0xb14>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI14_PH);
 800602e:	4b1b      	ldr	r3, [pc, #108]	; (800609c <extInt_Config+0xb74>)
 8006030:	695b      	ldr	r3, [r3, #20]
 8006032:	4a1a      	ldr	r2, [pc, #104]	; (800609c <extInt_Config+0xb74>)
 8006034:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006038:	6153      	str	r3, [r2, #20]
		break;
 800603a:	e066      	b.n	800610a <extInt_Config+0xbe2>
			__NOP();
 800603c:	bf00      	nop
		break;
 800603e:	e064      	b.n	800610a <extInt_Config+0xbe2>
	//----------------Configuracion EXTI15-----------------
	case 15:
	{
		/*Limpiamos la posicion correspondiente a la configuracion del PIN_15
		en el EXTICR*/
		SYSCFG->EXTICR[3] &= ~(0xF<<SYSCFG_EXTICR4_EXTI15_Pos);
 8006040:	4b16      	ldr	r3, [pc, #88]	; (800609c <extInt_Config+0xb74>)
 8006042:	695b      	ldr	r3, [r3, #20]
 8006044:	4a15      	ldr	r2, [pc, #84]	; (800609c <extInt_Config+0xb74>)
 8006046:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800604a:	6153      	str	r3, [r2, #20]

		//Seleccionamos el valor a cargar deacuerdo al puerto establecido
		if(extiConfig->pGPIOHandler->pGPIOx == GPIOA)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	689b      	ldr	r3, [r3, #8]
 8006052:	4a16      	ldr	r2, [pc, #88]	; (80060ac <extInt_Config+0xb84>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d104      	bne.n	8006062 <extInt_Config+0xb3a>
		{
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PA);
 8006058:	4b10      	ldr	r3, [pc, #64]	; (800609c <extInt_Config+0xb74>)
 800605a:	4a10      	ldr	r2, [pc, #64]	; (800609c <extInt_Config+0xb74>)
 800605c:	695b      	ldr	r3, [r3, #20]
 800605e:	6153      	str	r3, [r2, #20]
		}
		else
		{
			__NOP();
		}
		break;
 8006060:	e053      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOB)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	4a11      	ldr	r2, [pc, #68]	; (80060b0 <extInt_Config+0xb88>)
 800606a:	4293      	cmp	r3, r2
 800606c:	d106      	bne.n	800607c <extInt_Config+0xb54>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PB);
 800606e:	4b0b      	ldr	r3, [pc, #44]	; (800609c <extInt_Config+0xb74>)
 8006070:	695b      	ldr	r3, [r3, #20]
 8006072:	4a0a      	ldr	r2, [pc, #40]	; (800609c <extInt_Config+0xb74>)
 8006074:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006078:	6153      	str	r3, [r2, #20]
		break;
 800607a:	e046      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOC)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	4a05      	ldr	r2, [pc, #20]	; (8006098 <extInt_Config+0xb70>)
 8006084:	4293      	cmp	r3, r2
 8006086:	d115      	bne.n	80060b4 <extInt_Config+0xb8c>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PC);
 8006088:	4b04      	ldr	r3, [pc, #16]	; (800609c <extInt_Config+0xb74>)
 800608a:	695b      	ldr	r3, [r3, #20]
 800608c:	4a03      	ldr	r2, [pc, #12]	; (800609c <extInt_Config+0xb74>)
 800608e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006092:	6153      	str	r3, [r2, #20]
		break;
 8006094:	e039      	b.n	800610a <extInt_Config+0xbe2>
 8006096:	bf00      	nop
 8006098:	40020800 	.word	0x40020800
 800609c:	40013800 	.word	0x40013800
 80060a0:	40020c00 	.word	0x40020c00
 80060a4:	40021000 	.word	0x40021000
 80060a8:	40021c00 	.word	0x40021c00
 80060ac:	40020000 	.word	0x40020000
 80060b0:	40020400 	.word	0x40020400
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOD)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	4a9d      	ldr	r2, [pc, #628]	; (8006330 <extInt_Config+0xe08>)
 80060bc:	4293      	cmp	r3, r2
 80060be:	d106      	bne.n	80060ce <extInt_Config+0xba6>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PD);
 80060c0:	4b9c      	ldr	r3, [pc, #624]	; (8006334 <extInt_Config+0xe0c>)
 80060c2:	695b      	ldr	r3, [r3, #20]
 80060c4:	4a9b      	ldr	r2, [pc, #620]	; (8006334 <extInt_Config+0xe0c>)
 80060c6:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80060ca:	6153      	str	r3, [r2, #20]
		break;
 80060cc:	e01d      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOE)
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	689b      	ldr	r3, [r3, #8]
 80060d4:	4a98      	ldr	r2, [pc, #608]	; (8006338 <extInt_Config+0xe10>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d106      	bne.n	80060e8 <extInt_Config+0xbc0>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PE);
 80060da:	4b96      	ldr	r3, [pc, #600]	; (8006334 <extInt_Config+0xe0c>)
 80060dc:	695b      	ldr	r3, [r3, #20]
 80060de:	4a95      	ldr	r2, [pc, #596]	; (8006334 <extInt_Config+0xe0c>)
 80060e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80060e4:	6153      	str	r3, [r2, #20]
		break;
 80060e6:	e010      	b.n	800610a <extInt_Config+0xbe2>
		else if(extiConfig->pGPIOHandler->pGPIOx == GPIOH)
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	4a93      	ldr	r2, [pc, #588]	; (800633c <extInt_Config+0xe14>)
 80060f0:	4293      	cmp	r3, r2
 80060f2:	d106      	bne.n	8006102 <extInt_Config+0xbda>
			SYSCFG->EXTICR[3] |= (SYSCFG_EXTICR4_EXTI15_PH);
 80060f4:	4b8f      	ldr	r3, [pc, #572]	; (8006334 <extInt_Config+0xe0c>)
 80060f6:	695b      	ldr	r3, [r3, #20]
 80060f8:	4a8e      	ldr	r2, [pc, #568]	; (8006334 <extInt_Config+0xe0c>)
 80060fa:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 80060fe:	6153      	str	r3, [r2, #20]
		break;
 8006100:	e003      	b.n	800610a <extInt_Config+0xbe2>
			__NOP();
 8006102:	bf00      	nop
		break;
 8006104:	e001      	b.n	800610a <extInt_Config+0xbe2>
	}

	default: {
		__NOP();
 8006106:	bf00      	nop
		break;
 8006108:	bf00      	nop
	//Registro: EXTI_RTSR		 Registros donde los primeros 16 bit corresponden a los
	//Registro: EXTI_FTSR        16 EXTIx
	//Registro: EXTI_IMR

	//-------a)Selecionamos el tipo de flanco---------
	if(extiConfig->edgeType == EXTERNAL_INTERRUPP_RISING_EDGE)
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	791b      	ldrb	r3, [r3, #4]
 800610e:	2b01      	cmp	r3, #1
 8006110:	d126      	bne.n	8006160 <extInt_Config+0xc38>
	{
		EXTI->FTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8006112:	4b8b      	ldr	r3, [pc, #556]	; (8006340 <extInt_Config+0xe18>)
 8006114:	68db      	ldr	r3, [r3, #12]
 8006116:	687a      	ldr	r2, [r7, #4]
 8006118:	6812      	ldr	r2, [r2, #0]
 800611a:	7812      	ldrb	r2, [r2, #0]
 800611c:	4611      	mov	r1, r2
 800611e:	2201      	movs	r2, #1
 8006120:	408a      	lsls	r2, r1
 8006122:	43d2      	mvns	r2, r2
 8006124:	4611      	mov	r1, r2
 8006126:	4a86      	ldr	r2, [pc, #536]	; (8006340 <extInt_Config+0xe18>)
 8006128:	400b      	ands	r3, r1
 800612a:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800612c:	4b84      	ldr	r3, [pc, #528]	; (8006340 <extInt_Config+0xe18>)
 800612e:	689b      	ldr	r3, [r3, #8]
 8006130:	687a      	ldr	r2, [r7, #4]
 8006132:	6812      	ldr	r2, [r2, #0]
 8006134:	7812      	ldrb	r2, [r2, #0]
 8006136:	4611      	mov	r1, r2
 8006138:	2201      	movs	r2, #1
 800613a:	408a      	lsls	r2, r1
 800613c:	43d2      	mvns	r2, r2
 800613e:	4611      	mov	r1, r2
 8006140:	4a7f      	ldr	r2, [pc, #508]	; (8006340 <extInt_Config+0xe18>)
 8006142:	400b      	ands	r3, r1
 8006144:	6093      	str	r3, [r2, #8]
		EXTI->RTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8006146:	4b7e      	ldr	r3, [pc, #504]	; (8006340 <extInt_Config+0xe18>)
 8006148:	689b      	ldr	r3, [r3, #8]
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	6812      	ldr	r2, [r2, #0]
 800614e:	7812      	ldrb	r2, [r2, #0]
 8006150:	4611      	mov	r1, r2
 8006152:	2201      	movs	r2, #1
 8006154:	408a      	lsls	r2, r1
 8006156:	4611      	mov	r1, r2
 8006158:	4a79      	ldr	r2, [pc, #484]	; (8006340 <extInt_Config+0xe18>)
 800615a:	430b      	orrs	r3, r1
 800615c:	6093      	str	r3, [r2, #8]
 800615e:	e05c      	b.n	800621a <extInt_Config+0xcf2>
	}
	else if (extiConfig->edgeType == EXTERNAL_INTERRUPP_FALLING_EDGE)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	791b      	ldrb	r3, [r3, #4]
 8006164:	2b00      	cmp	r3, #0
 8006166:	d126      	bne.n	80061b6 <extInt_Config+0xc8e>
	{
		EXTI->FTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8006168:	4b75      	ldr	r3, [pc, #468]	; (8006340 <extInt_Config+0xe18>)
 800616a:	68db      	ldr	r3, [r3, #12]
 800616c:	687a      	ldr	r2, [r7, #4]
 800616e:	6812      	ldr	r2, [r2, #0]
 8006170:	7812      	ldrb	r2, [r2, #0]
 8006172:	4611      	mov	r1, r2
 8006174:	2201      	movs	r2, #1
 8006176:	408a      	lsls	r2, r1
 8006178:	43d2      	mvns	r2, r2
 800617a:	4611      	mov	r1, r2
 800617c:	4a70      	ldr	r2, [pc, #448]	; (8006340 <extInt_Config+0xe18>)
 800617e:	400b      	ands	r3, r1
 8006180:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8006182:	4b6f      	ldr	r3, [pc, #444]	; (8006340 <extInt_Config+0xe18>)
 8006184:	689b      	ldr	r3, [r3, #8]
 8006186:	687a      	ldr	r2, [r7, #4]
 8006188:	6812      	ldr	r2, [r2, #0]
 800618a:	7812      	ldrb	r2, [r2, #0]
 800618c:	4611      	mov	r1, r2
 800618e:	2201      	movs	r2, #1
 8006190:	408a      	lsls	r2, r1
 8006192:	43d2      	mvns	r2, r2
 8006194:	4611      	mov	r1, r2
 8006196:	4a6a      	ldr	r2, [pc, #424]	; (8006340 <extInt_Config+0xe18>)
 8006198:	400b      	ands	r3, r1
 800619a:	6093      	str	r3, [r2, #8]
		EXTI->FTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800619c:	4b68      	ldr	r3, [pc, #416]	; (8006340 <extInt_Config+0xe18>)
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	687a      	ldr	r2, [r7, #4]
 80061a2:	6812      	ldr	r2, [r2, #0]
 80061a4:	7812      	ldrb	r2, [r2, #0]
 80061a6:	4611      	mov	r1, r2
 80061a8:	2201      	movs	r2, #1
 80061aa:	408a      	lsls	r2, r1
 80061ac:	4611      	mov	r1, r2
 80061ae:	4a64      	ldr	r2, [pc, #400]	; (8006340 <extInt_Config+0xe18>)
 80061b0:	430b      	orrs	r3, r1
 80061b2:	60d3      	str	r3, [r2, #12]
 80061b4:	e031      	b.n	800621a <extInt_Config+0xcf2>

	}
	else
	{
		EXTI->FTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80061b6:	4b62      	ldr	r3, [pc, #392]	; (8006340 <extInt_Config+0xe18>)
 80061b8:	68db      	ldr	r3, [r3, #12]
 80061ba:	687a      	ldr	r2, [r7, #4]
 80061bc:	6812      	ldr	r2, [r2, #0]
 80061be:	7812      	ldrb	r2, [r2, #0]
 80061c0:	4611      	mov	r1, r2
 80061c2:	2201      	movs	r2, #1
 80061c4:	408a      	lsls	r2, r1
 80061c6:	43d2      	mvns	r2, r2
 80061c8:	4611      	mov	r1, r2
 80061ca:	4a5d      	ldr	r2, [pc, #372]	; (8006340 <extInt_Config+0xe18>)
 80061cc:	400b      	ands	r3, r1
 80061ce:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80061d0:	4b5b      	ldr	r3, [pc, #364]	; (8006340 <extInt_Config+0xe18>)
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	687a      	ldr	r2, [r7, #4]
 80061d6:	6812      	ldr	r2, [r2, #0]
 80061d8:	7812      	ldrb	r2, [r2, #0]
 80061da:	4611      	mov	r1, r2
 80061dc:	2201      	movs	r2, #1
 80061de:	408a      	lsls	r2, r1
 80061e0:	43d2      	mvns	r2, r2
 80061e2:	4611      	mov	r1, r2
 80061e4:	4a56      	ldr	r2, [pc, #344]	; (8006340 <extInt_Config+0xe18>)
 80061e6:	400b      	ands	r3, r1
 80061e8:	6093      	str	r3, [r2, #8]
		EXTI->FTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80061ea:	4b55      	ldr	r3, [pc, #340]	; (8006340 <extInt_Config+0xe18>)
 80061ec:	68db      	ldr	r3, [r3, #12]
 80061ee:	687a      	ldr	r2, [r7, #4]
 80061f0:	6812      	ldr	r2, [r2, #0]
 80061f2:	7812      	ldrb	r2, [r2, #0]
 80061f4:	4611      	mov	r1, r2
 80061f6:	2201      	movs	r2, #1
 80061f8:	408a      	lsls	r2, r1
 80061fa:	4611      	mov	r1, r2
 80061fc:	4a50      	ldr	r2, [pc, #320]	; (8006340 <extInt_Config+0xe18>)
 80061fe:	430b      	orrs	r3, r1
 8006200:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8006202:	4b4f      	ldr	r3, [pc, #316]	; (8006340 <extInt_Config+0xe18>)
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	687a      	ldr	r2, [r7, #4]
 8006208:	6812      	ldr	r2, [r2, #0]
 800620a:	7812      	ldrb	r2, [r2, #0]
 800620c:	4611      	mov	r1, r2
 800620e:	2201      	movs	r2, #1
 8006210:	408a      	lsls	r2, r1
 8006212:	4611      	mov	r1, r2
 8006214:	4a4a      	ldr	r2, [pc, #296]	; (8006340 <extInt_Config+0xe18>)
 8006216:	430b      	orrs	r3, r1
 8006218:	6093      	str	r3, [r2, #8]
	}
	//-------b)Activamos la interrupcion del EXTIx---------
	EXTI->IMR &= ~(0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800621a:	4b49      	ldr	r3, [pc, #292]	; (8006340 <extInt_Config+0xe18>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	687a      	ldr	r2, [r7, #4]
 8006220:	6812      	ldr	r2, [r2, #0]
 8006222:	7812      	ldrb	r2, [r2, #0]
 8006224:	4611      	mov	r1, r2
 8006226:	2201      	movs	r2, #1
 8006228:	408a      	lsls	r2, r1
 800622a:	43d2      	mvns	r2, r2
 800622c:	4611      	mov	r1, r2
 800622e:	4a44      	ldr	r2, [pc, #272]	; (8006340 <extInt_Config+0xe18>)
 8006230:	400b      	ands	r3, r1
 8006232:	6013      	str	r3, [r2, #0]
	EXTI->IMR |= (0b1<<extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8006234:	4b42      	ldr	r3, [pc, #264]	; (8006340 <extInt_Config+0xe18>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	687a      	ldr	r2, [r7, #4]
 800623a:	6812      	ldr	r2, [r2, #0]
 800623c:	7812      	ldrb	r2, [r2, #0]
 800623e:	4611      	mov	r1, r2
 8006240:	2201      	movs	r2, #1
 8006242:	408a      	lsls	r2, r1
 8006244:	4611      	mov	r1, r2
 8006246:	4a3e      	ldr	r2, [pc, #248]	; (8006340 <extInt_Config+0xe18>)
 8006248:	430b      	orrs	r3, r1
 800624a:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800624c:	b672      	cpsid	i
}
 800624e:	bf00      	nop
	//------------4)Activamos el canal del sistema NVIC para indicar la interrupcion--------------------------

	//4.a Desabilitamos las interrupciones globales
	__disable_irq();
	//4.b Activamos el canal del NVIC para la interrupcion del EXTIx seleccionado
	switch(extiConfig->pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	781b      	ldrb	r3, [r3, #0]
 8006256:	2b0f      	cmp	r3, #15
 8006258:	d862      	bhi.n	8006320 <extInt_Config+0xdf8>
 800625a:	a201      	add	r2, pc, #4	; (adr r2, 8006260 <extInt_Config+0xd38>)
 800625c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006260:	080062a1 	.word	0x080062a1
 8006264:	080062a9 	.word	0x080062a9
 8006268:	080062b1 	.word	0x080062b1
 800626c:	080062b9 	.word	0x080062b9
 8006270:	080062c1 	.word	0x080062c1
 8006274:	080062c9 	.word	0x080062c9
 8006278:	080062d1 	.word	0x080062d1
 800627c:	080062d9 	.word	0x080062d9
 8006280:	080062e1 	.word	0x080062e1
 8006284:	080062e9 	.word	0x080062e9
 8006288:	080062f1 	.word	0x080062f1
 800628c:	080062f9 	.word	0x080062f9
 8006290:	08006301 	.word	0x08006301
 8006294:	08006309 	.word	0x08006309
 8006298:	08006311 	.word	0x08006311
 800629c:	08006319 	.word	0x08006319
	{

	case 0:
	{
		NVIC_EnableIRQ(EXTI0_IRQn);
 80062a0:	2006      	movs	r0, #6
 80062a2:	f7ff f923 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 80062a6:	e03c      	b.n	8006322 <extInt_Config+0xdfa>
	}

	case 1:
	{
		NVIC_EnableIRQ(EXTI1_IRQn);
 80062a8:	2007      	movs	r0, #7
 80062aa:	f7ff f91f 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 80062ae:	e038      	b.n	8006322 <extInt_Config+0xdfa>
	}

	case 2:
	{
		NVIC_EnableIRQ(EXTI2_IRQn);
 80062b0:	2008      	movs	r0, #8
 80062b2:	f7ff f91b 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 80062b6:	e034      	b.n	8006322 <extInt_Config+0xdfa>
	}

	case 3:
	{
		NVIC_EnableIRQ(EXTI3_IRQn);
 80062b8:	2009      	movs	r0, #9
 80062ba:	f7ff f917 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 80062be:	e030      	b.n	8006322 <extInt_Config+0xdfa>
	}

	case 4:
	{
		NVIC_EnableIRQ(EXTI4_IRQn);
 80062c0:	200a      	movs	r0, #10
 80062c2:	f7ff f913 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 80062c6:	e02c      	b.n	8006322 <extInt_Config+0xdfa>
	}

	case 5:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 80062c8:	2017      	movs	r0, #23
 80062ca:	f7ff f90f 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 80062ce:	e028      	b.n	8006322 <extInt_Config+0xdfa>
	}

	case 6:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 80062d0:	2017      	movs	r0, #23
 80062d2:	f7ff f90b 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 80062d6:	e024      	b.n	8006322 <extInt_Config+0xdfa>
	}

	case 7:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 80062d8:	2017      	movs	r0, #23
 80062da:	f7ff f907 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 80062de:	e020      	b.n	8006322 <extInt_Config+0xdfa>
	}

	case 8:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 80062e0:	2017      	movs	r0, #23
 80062e2:	f7ff f903 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 80062e6:	e01c      	b.n	8006322 <extInt_Config+0xdfa>
	}

	case 9:
	{
		NVIC_EnableIRQ(EXTI9_5_IRQn);
 80062e8:	2017      	movs	r0, #23
 80062ea:	f7ff f8ff 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 80062ee:	e018      	b.n	8006322 <extInt_Config+0xdfa>
	}

	case 10:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 80062f0:	2028      	movs	r0, #40	; 0x28
 80062f2:	f7ff f8fb 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 80062f6:	e014      	b.n	8006322 <extInt_Config+0xdfa>
	}

	case 11:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 80062f8:	2028      	movs	r0, #40	; 0x28
 80062fa:	f7ff f8f7 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 80062fe:	e010      	b.n	8006322 <extInt_Config+0xdfa>
	}

	case 12:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006300:	2028      	movs	r0, #40	; 0x28
 8006302:	f7ff f8f3 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 8006306:	e00c      	b.n	8006322 <extInt_Config+0xdfa>
	}

	case 13:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006308:	2028      	movs	r0, #40	; 0x28
 800630a:	f7ff f8ef 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 800630e:	e008      	b.n	8006322 <extInt_Config+0xdfa>
	}

	case 14:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006310:	2028      	movs	r0, #40	; 0x28
 8006312:	f7ff f8eb 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 8006316:	e004      	b.n	8006322 <extInt_Config+0xdfa>
	}

	case 15:
	{
		NVIC_EnableIRQ(EXTI15_10_IRQn);
 8006318:	2028      	movs	r0, #40	; 0x28
 800631a:	f7ff f8e7 	bl	80054ec <__NVIC_EnableIRQ>
		break;
 800631e:	e000      	b.n	8006322 <extInt_Config+0xdfa>
	}

	default: {
		break;
 8006320:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8006322:	b662      	cpsie	i
}
 8006324:	bf00      	nop
	}
	}
	//4.c Activamos las interrupciones globales
	__enable_irq();
}
 8006326:	bf00      	nop
 8006328:	3708      	adds	r7, #8
 800632a:	46bd      	mov	sp, r7
 800632c:	bd80      	pop	{r7, pc}
 800632e:	bf00      	nop
 8006330:	40020c00 	.word	0x40020c00
 8006334:	40013800 	.word	0x40013800
 8006338:	40021000 	.word	0x40021000
 800633c:	40021c00 	.word	0x40021c00
 8006340:	40013c00 	.word	0x40013c00

08006344 <callback_extInt0>:
	__enable_irq();
}


//Definimos las funciones para cuando se genera una interrupcion del EXTIx, 0-15
__attribute__ ((weak)) void callback_extInt0(void){
 8006344:	b480      	push	{r7}
 8006346:	af00      	add	r7, sp, #0
	__NOP();
 8006348:	bf00      	nop
}
 800634a:	bf00      	nop
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <callback_extInt2>:

__attribute__ ((weak)) void callback_extInt1(void){
	__NOP();
}

__attribute__ ((weak)) void callback_extInt2(void){
 8006354:	b480      	push	{r7}
 8006356:	af00      	add	r7, sp, #0
	__NOP();
 8006358:	bf00      	nop
}
 800635a:	bf00      	nop
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <callback_extInt4>:

__attribute__ ((weak)) void callback_extInt3(void){
	__NOP();
}

__attribute__ ((weak)) void callback_extInt4(void){
 8006364:	b480      	push	{r7}
 8006366:	af00      	add	r7, sp, #0
	__NOP();
 8006368:	bf00      	nop
}
 800636a:	bf00      	nop
 800636c:	46bd      	mov	sp, r7
 800636e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006372:	4770      	bx	lr

08006374 <callback_extInt5>:

__attribute__ ((weak)) void callback_extInt5(void){
 8006374:	b480      	push	{r7}
 8006376:	af00      	add	r7, sp, #0
	__NOP();
 8006378:	bf00      	nop
}
 800637a:	bf00      	nop
 800637c:	46bd      	mov	sp, r7
 800637e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006382:	4770      	bx	lr

08006384 <callback_extInt6>:

__attribute__ ((weak)) void callback_extInt6(void){
 8006384:	b480      	push	{r7}
 8006386:	af00      	add	r7, sp, #0
	__NOP();
 8006388:	bf00      	nop
}
 800638a:	bf00      	nop
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr

08006394 <callback_extInt7>:

__attribute__ ((weak)) void callback_extInt7(void){
 8006394:	b480      	push	{r7}
 8006396:	af00      	add	r7, sp, #0
	__NOP();
 8006398:	bf00      	nop
}
 800639a:	bf00      	nop
 800639c:	46bd      	mov	sp, r7
 800639e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a2:	4770      	bx	lr

080063a4 <callback_extInt8>:

__attribute__ ((weak)) void callback_extInt8(void){
 80063a4:	b480      	push	{r7}
 80063a6:	af00      	add	r7, sp, #0
	__NOP();
 80063a8:	bf00      	nop
}
 80063aa:	bf00      	nop
 80063ac:	46bd      	mov	sp, r7
 80063ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b2:	4770      	bx	lr

080063b4 <callback_extInt9>:

__attribute__ ((weak)) void callback_extInt9(void){
 80063b4:	b480      	push	{r7}
 80063b6:	af00      	add	r7, sp, #0
	__NOP();
 80063b8:	bf00      	nop
}
 80063ba:	bf00      	nop
 80063bc:	46bd      	mov	sp, r7
 80063be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c2:	4770      	bx	lr

080063c4 <callback_extInt10>:

__attribute__ ((weak)) void callback_extInt10(void){
 80063c4:	b480      	push	{r7}
 80063c6:	af00      	add	r7, sp, #0
	__NOP();
 80063c8:	bf00      	nop
}
 80063ca:	bf00      	nop
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr

080063d4 <callback_extInt11>:

__attribute__ ((weak)) void callback_extInt11(void){
 80063d4:	b480      	push	{r7}
 80063d6:	af00      	add	r7, sp, #0
	__NOP();
 80063d8:	bf00      	nop
}
 80063da:	bf00      	nop
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr

080063e4 <callback_extInt12>:

__attribute__ ((weak)) void callback_extInt12(void){
 80063e4:	b480      	push	{r7}
 80063e6:	af00      	add	r7, sp, #0
	__NOP();
 80063e8:	bf00      	nop
}
 80063ea:	bf00      	nop
 80063ec:	46bd      	mov	sp, r7
 80063ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f2:	4770      	bx	lr

080063f4 <callback_extInt13>:

__attribute__ ((weak)) void callback_extInt13(void){
 80063f4:	b480      	push	{r7}
 80063f6:	af00      	add	r7, sp, #0
	__NOP();
 80063f8:	bf00      	nop
}
 80063fa:	bf00      	nop
 80063fc:	46bd      	mov	sp, r7
 80063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006402:	4770      	bx	lr

08006404 <callback_extInt14>:

__attribute__ ((weak)) void callback_extInt14(void){
 8006404:	b480      	push	{r7}
 8006406:	af00      	add	r7, sp, #0
	__NOP();
 8006408:	bf00      	nop
}
 800640a:	bf00      	nop
 800640c:	46bd      	mov	sp, r7
 800640e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006412:	4770      	bx	lr

08006414 <callback_extInt15>:

__attribute__ ((weak)) void callback_extInt15(void){
 8006414:	b480      	push	{r7}
 8006416:	af00      	add	r7, sp, #0
	__NOP();
 8006418:	bf00      	nop
}
 800641a:	bf00      	nop
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <EXTI0_IRQHandler>:
 */
//Registro: PR    Registro donde los primeros 16 bit corresponden a los 16 EXTIx

//--------------a) EXTI0, EXTI1, EXTI2, EXTI3, EXTI4 --------------
void EXTI0_IRQHandler(void)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI0
	if (EXTI->PR & EXTI_PR_PR0)
 8006428:	4b08      	ldr	r3, [pc, #32]	; (800644c <EXTI0_IRQHandler+0x28>)
 800642a:	695b      	ldr	r3, [r3, #20]
 800642c:	f003 0301 	and.w	r3, r3, #1
 8006430:	2b00      	cmp	r3, #0
 8006432:	d008      	beq.n	8006446 <EXTI0_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR0); //Limpiamos la bandera
 8006434:	4b05      	ldr	r3, [pc, #20]	; (800644c <EXTI0_IRQHandler+0x28>)
 8006436:	695b      	ldr	r3, [r3, #20]
 8006438:	4a04      	ldr	r2, [pc, #16]	; (800644c <EXTI0_IRQHandler+0x28>)
 800643a:	f043 0301 	orr.w	r3, r3, #1
 800643e:	6153      	str	r3, [r2, #20]
		callback_extInt0();			//Ejecutamos la ISR
 8006440:	f7ff ff80 	bl	8006344 <callback_extInt0>
	}
	else
	{
		__NOP();
	}
}
 8006444:	e000      	b.n	8006448 <EXTI0_IRQHandler+0x24>
		__NOP();
 8006446:	bf00      	nop
}
 8006448:	bf00      	nop
 800644a:	bd80      	pop	{r7, pc}
 800644c:	40013c00 	.word	0x40013c00

08006450 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 8006450:	b580      	push	{r7, lr}
 8006452:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI1
	if (EXTI->PR & EXTI_PR_PR1)
 8006454:	4b08      	ldr	r3, [pc, #32]	; (8006478 <EXTI1_IRQHandler+0x28>)
 8006456:	695b      	ldr	r3, [r3, #20]
 8006458:	f003 0302 	and.w	r3, r3, #2
 800645c:	2b00      	cmp	r3, #0
 800645e:	d008      	beq.n	8006472 <EXTI1_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR1); //Limpiamos la bandera
 8006460:	4b05      	ldr	r3, [pc, #20]	; (8006478 <EXTI1_IRQHandler+0x28>)
 8006462:	695b      	ldr	r3, [r3, #20]
 8006464:	4a04      	ldr	r2, [pc, #16]	; (8006478 <EXTI1_IRQHandler+0x28>)
 8006466:	f043 0302 	orr.w	r3, r3, #2
 800646a:	6153      	str	r3, [r2, #20]
		callback_extInt1();			//Ejecutamos la ISR
 800646c:	f7fd fcde 	bl	8003e2c <callback_extInt1>
	}
	else
	{
		__NOP();
	}
}
 8006470:	e000      	b.n	8006474 <EXTI1_IRQHandler+0x24>
		__NOP();
 8006472:	bf00      	nop
}
 8006474:	bf00      	nop
 8006476:	bd80      	pop	{r7, pc}
 8006478:	40013c00 	.word	0x40013c00

0800647c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI2
	if (EXTI->PR & EXTI_PR_PR2)
 8006480:	4b08      	ldr	r3, [pc, #32]	; (80064a4 <EXTI2_IRQHandler+0x28>)
 8006482:	695b      	ldr	r3, [r3, #20]
 8006484:	f003 0304 	and.w	r3, r3, #4
 8006488:	2b00      	cmp	r3, #0
 800648a:	d008      	beq.n	800649e <EXTI2_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR2); //Limpiamos la bandera
 800648c:	4b05      	ldr	r3, [pc, #20]	; (80064a4 <EXTI2_IRQHandler+0x28>)
 800648e:	695b      	ldr	r3, [r3, #20]
 8006490:	4a04      	ldr	r2, [pc, #16]	; (80064a4 <EXTI2_IRQHandler+0x28>)
 8006492:	f043 0304 	orr.w	r3, r3, #4
 8006496:	6153      	str	r3, [r2, #20]
		callback_extInt2();			//Ejecutamos la ISR
 8006498:	f7ff ff5c 	bl	8006354 <callback_extInt2>
	}
	else
	{
		__NOP();
	}
}
 800649c:	e000      	b.n	80064a0 <EXTI2_IRQHandler+0x24>
		__NOP();
 800649e:	bf00      	nop
}
 80064a0:	bf00      	nop
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	40013c00 	.word	0x40013c00

080064a8 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI3
	if (EXTI->PR & EXTI_PR_PR3)
 80064ac:	4b08      	ldr	r3, [pc, #32]	; (80064d0 <EXTI3_IRQHandler+0x28>)
 80064ae:	695b      	ldr	r3, [r3, #20]
 80064b0:	f003 0308 	and.w	r3, r3, #8
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	d008      	beq.n	80064ca <EXTI3_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR3); //Limpiamos la bandera
 80064b8:	4b05      	ldr	r3, [pc, #20]	; (80064d0 <EXTI3_IRQHandler+0x28>)
 80064ba:	695b      	ldr	r3, [r3, #20]
 80064bc:	4a04      	ldr	r2, [pc, #16]	; (80064d0 <EXTI3_IRQHandler+0x28>)
 80064be:	f043 0308 	orr.w	r3, r3, #8
 80064c2:	6153      	str	r3, [r2, #20]
		callback_extInt3();			//Ejecutamos la ISR
 80064c4:	f7fd fcc2 	bl	8003e4c <callback_extInt3>
	}
	else
	{
		__NOP();
	}
}
 80064c8:	e000      	b.n	80064cc <EXTI3_IRQHandler+0x24>
		__NOP();
 80064ca:	bf00      	nop
}
 80064cc:	bf00      	nop
 80064ce:	bd80      	pop	{r7, pc}
 80064d0:	40013c00 	.word	0x40013c00

080064d4 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 80064d4:	b580      	push	{r7, lr}
 80064d6:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI4
	if (EXTI->PR & EXTI_PR_PR4)
 80064d8:	4b08      	ldr	r3, [pc, #32]	; (80064fc <EXTI4_IRQHandler+0x28>)
 80064da:	695b      	ldr	r3, [r3, #20]
 80064dc:	f003 0310 	and.w	r3, r3, #16
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d008      	beq.n	80064f6 <EXTI4_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR4); //Limpiamos la bandera
 80064e4:	4b05      	ldr	r3, [pc, #20]	; (80064fc <EXTI4_IRQHandler+0x28>)
 80064e6:	695b      	ldr	r3, [r3, #20]
 80064e8:	4a04      	ldr	r2, [pc, #16]	; (80064fc <EXTI4_IRQHandler+0x28>)
 80064ea:	f043 0310 	orr.w	r3, r3, #16
 80064ee:	6153      	str	r3, [r2, #20]
		callback_extInt4();			//Ejecutamos la ISR
 80064f0:	f7ff ff38 	bl	8006364 <callback_extInt4>
	}
	else
	{
		__NOP();
	}
}
 80064f4:	e000      	b.n	80064f8 <EXTI4_IRQHandler+0x24>
		__NOP();
 80064f6:	bf00      	nop
}
 80064f8:	bf00      	nop
 80064fa:	bd80      	pop	{r7, pc}
 80064fc:	40013c00 	.word	0x40013c00

08006500 <EXTI9_5_IRQHandler>:

//--------------b) EXTI9-5--------------
void EXTI9_5_IRQHandler(void)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI5
	if (EXTI->PR & EXTI_PR_PR5)
 8006504:	4b26      	ldr	r3, [pc, #152]	; (80065a0 <EXTI9_5_IRQHandler+0xa0>)
 8006506:	695b      	ldr	r3, [r3, #20]
 8006508:	f003 0320 	and.w	r3, r3, #32
 800650c:	2b00      	cmp	r3, #0
 800650e:	d008      	beq.n	8006522 <EXTI9_5_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR5); //Limpiamos la bandera
 8006510:	4b23      	ldr	r3, [pc, #140]	; (80065a0 <EXTI9_5_IRQHandler+0xa0>)
 8006512:	695b      	ldr	r3, [r3, #20]
 8006514:	4a22      	ldr	r2, [pc, #136]	; (80065a0 <EXTI9_5_IRQHandler+0xa0>)
 8006516:	f043 0320 	orr.w	r3, r3, #32
 800651a:	6153      	str	r3, [r2, #20]
		callback_extInt5();			//Ejecutamos la ISR
 800651c:	f7ff ff2a 	bl	8006374 <callback_extInt5>
	}
	else
	{
		__NOP();
	}
}
 8006520:	e03c      	b.n	800659c <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR6)
 8006522:	4b1f      	ldr	r3, [pc, #124]	; (80065a0 <EXTI9_5_IRQHandler+0xa0>)
 8006524:	695b      	ldr	r3, [r3, #20]
 8006526:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800652a:	2b00      	cmp	r3, #0
 800652c:	d008      	beq.n	8006540 <EXTI9_5_IRQHandler+0x40>
		EXTI->PR |= (EXTI_PR_PR6); //Limpiamos la bandera
 800652e:	4b1c      	ldr	r3, [pc, #112]	; (80065a0 <EXTI9_5_IRQHandler+0xa0>)
 8006530:	695b      	ldr	r3, [r3, #20]
 8006532:	4a1b      	ldr	r2, [pc, #108]	; (80065a0 <EXTI9_5_IRQHandler+0xa0>)
 8006534:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006538:	6153      	str	r3, [r2, #20]
		callback_extInt6();			//Ejecutamos la ISR
 800653a:	f7ff ff23 	bl	8006384 <callback_extInt6>
}
 800653e:	e02d      	b.n	800659c <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR7)
 8006540:	4b17      	ldr	r3, [pc, #92]	; (80065a0 <EXTI9_5_IRQHandler+0xa0>)
 8006542:	695b      	ldr	r3, [r3, #20]
 8006544:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006548:	2b00      	cmp	r3, #0
 800654a:	d008      	beq.n	800655e <EXTI9_5_IRQHandler+0x5e>
		EXTI->PR |= (EXTI_PR_PR7); //Limpiamos la bandera
 800654c:	4b14      	ldr	r3, [pc, #80]	; (80065a0 <EXTI9_5_IRQHandler+0xa0>)
 800654e:	695b      	ldr	r3, [r3, #20]
 8006550:	4a13      	ldr	r2, [pc, #76]	; (80065a0 <EXTI9_5_IRQHandler+0xa0>)
 8006552:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006556:	6153      	str	r3, [r2, #20]
		callback_extInt7();			//Ejecutamos la ISR
 8006558:	f7ff ff1c 	bl	8006394 <callback_extInt7>
}
 800655c:	e01e      	b.n	800659c <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR8)
 800655e:	4b10      	ldr	r3, [pc, #64]	; (80065a0 <EXTI9_5_IRQHandler+0xa0>)
 8006560:	695b      	ldr	r3, [r3, #20]
 8006562:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006566:	2b00      	cmp	r3, #0
 8006568:	d008      	beq.n	800657c <EXTI9_5_IRQHandler+0x7c>
		EXTI->PR |= (EXTI_PR_PR8); //Limpiamos la bandera
 800656a:	4b0d      	ldr	r3, [pc, #52]	; (80065a0 <EXTI9_5_IRQHandler+0xa0>)
 800656c:	695b      	ldr	r3, [r3, #20]
 800656e:	4a0c      	ldr	r2, [pc, #48]	; (80065a0 <EXTI9_5_IRQHandler+0xa0>)
 8006570:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006574:	6153      	str	r3, [r2, #20]
		callback_extInt8();			//Ejecutamos la ISR
 8006576:	f7ff ff15 	bl	80063a4 <callback_extInt8>
}
 800657a:	e00f      	b.n	800659c <EXTI9_5_IRQHandler+0x9c>
	else if(EXTI->PR & EXTI_PR_PR9)
 800657c:	4b08      	ldr	r3, [pc, #32]	; (80065a0 <EXTI9_5_IRQHandler+0xa0>)
 800657e:	695b      	ldr	r3, [r3, #20]
 8006580:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006584:	2b00      	cmp	r3, #0
 8006586:	d008      	beq.n	800659a <EXTI9_5_IRQHandler+0x9a>
		EXTI->PR |= (EXTI_PR_PR9); //Limpiamos la bandera
 8006588:	4b05      	ldr	r3, [pc, #20]	; (80065a0 <EXTI9_5_IRQHandler+0xa0>)
 800658a:	695b      	ldr	r3, [r3, #20]
 800658c:	4a04      	ldr	r2, [pc, #16]	; (80065a0 <EXTI9_5_IRQHandler+0xa0>)
 800658e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006592:	6153      	str	r3, [r2, #20]
		callback_extInt9();			//Ejecutamos la ISR
 8006594:	f7ff ff0e 	bl	80063b4 <callback_extInt9>
}
 8006598:	e000      	b.n	800659c <EXTI9_5_IRQHandler+0x9c>
		__NOP();
 800659a:	bf00      	nop
}
 800659c:	bf00      	nop
 800659e:	bd80      	pop	{r7, pc}
 80065a0:	40013c00 	.word	0x40013c00

080065a4 <EXTI15_10_IRQHandler>:

//--------------b) EXTI15-10--------------
void EXTI15_10_IRQHandler(void)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	af00      	add	r7, sp, #0
	//Evaluamos si la interrupcion que se lanza corresponde al EXTI10
	if (EXTI->PR & EXTI_PR_PR10)
 80065a8:	4b2e      	ldr	r3, [pc, #184]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 80065aa:	695b      	ldr	r3, [r3, #20]
 80065ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d008      	beq.n	80065c6 <EXTI15_10_IRQHandler+0x22>
	{
		EXTI->PR |= (EXTI_PR_PR10); //Limpiamos la bandera
 80065b4:	4b2b      	ldr	r3, [pc, #172]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 80065b6:	695b      	ldr	r3, [r3, #20]
 80065b8:	4a2a      	ldr	r2, [pc, #168]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 80065ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80065be:	6153      	str	r3, [r2, #20]
		callback_extInt10();			//Ejecutamos la ISR
 80065c0:	f7ff ff00 	bl	80063c4 <callback_extInt10>
	}
	else
	{
		__NOP();
	}
}
 80065c4:	e04b      	b.n	800665e <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR11)
 80065c6:	4b27      	ldr	r3, [pc, #156]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 80065c8:	695b      	ldr	r3, [r3, #20]
 80065ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d008      	beq.n	80065e4 <EXTI15_10_IRQHandler+0x40>
		EXTI->PR |= (EXTI_PR_PR11); //Limpiamos la bandera
 80065d2:	4b24      	ldr	r3, [pc, #144]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 80065d4:	695b      	ldr	r3, [r3, #20]
 80065d6:	4a23      	ldr	r2, [pc, #140]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 80065d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80065dc:	6153      	str	r3, [r2, #20]
		callback_extInt11();			//Ejecutamos la ISR
 80065de:	f7ff fef9 	bl	80063d4 <callback_extInt11>
}
 80065e2:	e03c      	b.n	800665e <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR12)
 80065e4:	4b1f      	ldr	r3, [pc, #124]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 80065e6:	695b      	ldr	r3, [r3, #20]
 80065e8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d008      	beq.n	8006602 <EXTI15_10_IRQHandler+0x5e>
		EXTI->PR |= (EXTI_PR_PR12); //Limpiamos la bandera
 80065f0:	4b1c      	ldr	r3, [pc, #112]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 80065f2:	695b      	ldr	r3, [r3, #20]
 80065f4:	4a1b      	ldr	r2, [pc, #108]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 80065f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80065fa:	6153      	str	r3, [r2, #20]
		callback_extInt12();			//Ejecutamos la ISR
 80065fc:	f7ff fef2 	bl	80063e4 <callback_extInt12>
}
 8006600:	e02d      	b.n	800665e <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR13)
 8006602:	4b18      	ldr	r3, [pc, #96]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 8006604:	695b      	ldr	r3, [r3, #20]
 8006606:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800660a:	2b00      	cmp	r3, #0
 800660c:	d008      	beq.n	8006620 <EXTI15_10_IRQHandler+0x7c>
		EXTI->PR |= (EXTI_PR_PR13); //Limpiamos la bandera
 800660e:	4b15      	ldr	r3, [pc, #84]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 8006610:	695b      	ldr	r3, [r3, #20]
 8006612:	4a14      	ldr	r2, [pc, #80]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 8006614:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006618:	6153      	str	r3, [r2, #20]
		callback_extInt13();			//Ejecutamos la ISR
 800661a:	f7ff feeb 	bl	80063f4 <callback_extInt13>
}
 800661e:	e01e      	b.n	800665e <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR14)
 8006620:	4b10      	ldr	r3, [pc, #64]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 8006622:	695b      	ldr	r3, [r3, #20]
 8006624:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006628:	2b00      	cmp	r3, #0
 800662a:	d008      	beq.n	800663e <EXTI15_10_IRQHandler+0x9a>
		EXTI->PR |= (EXTI_PR_PR14); //Limpiamos la bandera
 800662c:	4b0d      	ldr	r3, [pc, #52]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 800662e:	695b      	ldr	r3, [r3, #20]
 8006630:	4a0c      	ldr	r2, [pc, #48]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 8006632:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006636:	6153      	str	r3, [r2, #20]
		callback_extInt14();			//Ejecutamos la ISR
 8006638:	f7ff fee4 	bl	8006404 <callback_extInt14>
}
 800663c:	e00f      	b.n	800665e <EXTI15_10_IRQHandler+0xba>
	else if(EXTI->PR & EXTI_PR_PR15)
 800663e:	4b09      	ldr	r3, [pc, #36]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 8006640:	695b      	ldr	r3, [r3, #20]
 8006642:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006646:	2b00      	cmp	r3, #0
 8006648:	d008      	beq.n	800665c <EXTI15_10_IRQHandler+0xb8>
		EXTI->PR |= (EXTI_PR_PR15); //Limpiamos la bandera
 800664a:	4b06      	ldr	r3, [pc, #24]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 800664c:	695b      	ldr	r3, [r3, #20]
 800664e:	4a05      	ldr	r2, [pc, #20]	; (8006664 <EXTI15_10_IRQHandler+0xc0>)
 8006650:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006654:	6153      	str	r3, [r2, #20]
		callback_extInt15();			//Ejecutamos la ISR
 8006656:	f7ff fedd 	bl	8006414 <callback_extInt15>
}
 800665a:	e000      	b.n	800665e <EXTI15_10_IRQHandler+0xba>
		__NOP();
 800665c:	bf00      	nop
}
 800665e:	bf00      	nop
 8006660:	bd80      	pop	{r7, pc}
 8006662:	bf00      	nop
 8006664:	40013c00 	.word	0x40013c00

08006668 <GPIO_PIN_Config>:

#include <GPIOxDriver.h>

//Configuracion de los registros para un pin
void GPIO_PIN_Config(GPIO_Handler_t *configuracion, uint8_t mode, uint8_t otyper, uint8_t ospeedr,uint8_t pupdr,uint8_t af)
{
 8006668:	b480      	push	{r7}
 800666a:	b083      	sub	sp, #12
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	4608      	mov	r0, r1
 8006672:	4611      	mov	r1, r2
 8006674:	461a      	mov	r2, r3
 8006676:	4603      	mov	r3, r0
 8006678:	70fb      	strb	r3, [r7, #3]
 800667a:	460b      	mov	r3, r1
 800667c:	70bb      	strb	r3, [r7, #2]
 800667e:	4613      	mov	r3, r2
 8006680:	707b      	strb	r3, [r7, #1]
	configuracion->GPIO_PinConfig.GPIO_PinModer       = mode; 		// = GPIO_MODE_x->IN-0, OUT-2, ALTFN-3, ANALOG-4
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	78fa      	ldrb	r2, [r7, #3]
 8006686:	705a      	strb	r2, [r3, #1]
	configuracion->GPIO_PinConfig.GPIO_PinOTPype	  = otyper;		// = GPIO_OTYPER_x-> PUSHPULL-0, OPENDRAIN-1
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	78ba      	ldrb	r2, [r7, #2]
 800668c:	709a      	strb	r2, [r3, #2]
	configuracion->GPIO_PinConfig.GPIO_PinSpeed	      = ospeedr;	// = GPIO_OSPEEDR_x-> LOW-0, MEDIUM-1, FAST-2, HIGH-3
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	787a      	ldrb	r2, [r7, #1]
 8006692:	70da      	strb	r2, [r3, #3]
	configuracion->GPIO_PinConfig.GPIO_PinPUPdControl = pupdr; 		// = GPIO_PUPDR_x -> NOTHING-0, PULLUP-1, PULLDOWN-2, RESERVED-3
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	7c3a      	ldrb	r2, [r7, #16]
 8006698:	711a      	strb	r2, [r3, #4]
	configuracion->GPIO_PinConfig.GPIO_PinAltFunMode  = af;			// = AFx, 0-15
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	7d3a      	ldrb	r2, [r7, #20]
 800669e:	715a      	strb	r2, [r3, #5]
}
 80066a0:	bf00      	nop
 80066a2:	370c      	adds	r7, #12
 80066a4:	46bd      	mov	sp, r7
 80066a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066aa:	4770      	bx	lr

080066ac <GPIO_Config>:

//Activacion de la seal de reloj de un elemento en especifico

void GPIO_Config (GPIO_Handler_t *pGPIOHandler)
{
 80066ac:	b480      	push	{r7}
 80066ae:	b085      	sub	sp, #20
 80066b0:	af00      	add	r7, sp, #0
 80066b2:	6078      	str	r0, [r7, #4]
	//variables para hacer todo paso a paso
	uint32_t auxConfig = 0;
 80066b4:	2300      	movs	r3, #0
 80066b6:	60fb      	str	r3, [r7, #12]
	uint32_t auxPosition = 0;
 80066b8:	2300      	movs	r3, #0
 80066ba:	60bb      	str	r3, [r7, #8]

	//----------------------1) Activamos el periferico-----------------------------

	//Verificamos para GIOPA
	if (pGPIOHandler->pGPIOx == GPIOA)
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	689b      	ldr	r3, [r3, #8]
 80066c0:	4a88      	ldr	r2, [pc, #544]	; (80068e4 <GPIO_Config+0x238>)
 80066c2:	4293      	cmp	r3, r2
 80066c4:	d106      	bne.n	80066d4 <GPIO_Config+0x28>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOA
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOAEN);  //(SET << RCC_AHB1ENR_GPIOA_EN);
 80066c6:	4b88      	ldr	r3, [pc, #544]	; (80068e8 <GPIO_Config+0x23c>)
 80066c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066ca:	4a87      	ldr	r2, [pc, #540]	; (80068e8 <GPIO_Config+0x23c>)
 80066cc:	f043 0301 	orr.w	r3, r3, #1
 80066d0:	6313      	str	r3, [r2, #48]	; 0x30
 80066d2:	e03a      	b.n	800674a <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPB
	else if (pGPIOHandler->pGPIOx == GPIOB)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	689b      	ldr	r3, [r3, #8]
 80066d8:	4a84      	ldr	r2, [pc, #528]	; (80068ec <GPIO_Config+0x240>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d106      	bne.n	80066ec <GPIO_Config+0x40>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOB
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOBEN);  //(SET << RCC_AHB1ENR_GPIOB_EN);
 80066de:	4b82      	ldr	r3, [pc, #520]	; (80068e8 <GPIO_Config+0x23c>)
 80066e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066e2:	4a81      	ldr	r2, [pc, #516]	; (80068e8 <GPIO_Config+0x23c>)
 80066e4:	f043 0302 	orr.w	r3, r3, #2
 80066e8:	6313      	str	r3, [r2, #48]	; 0x30
 80066ea:	e02e      	b.n	800674a <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPC
	else if (pGPIOHandler->pGPIOx == GPIOC)
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	689b      	ldr	r3, [r3, #8]
 80066f0:	4a7f      	ldr	r2, [pc, #508]	; (80068f0 <GPIO_Config+0x244>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d106      	bne.n	8006704 <GPIO_Config+0x58>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOC
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOCEN);  //(SET << RCC_AHB1ENR_GPIOC_EN);
 80066f6:	4b7c      	ldr	r3, [pc, #496]	; (80068e8 <GPIO_Config+0x23c>)
 80066f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066fa:	4a7b      	ldr	r2, [pc, #492]	; (80068e8 <GPIO_Config+0x23c>)
 80066fc:	f043 0304 	orr.w	r3, r3, #4
 8006700:	6313      	str	r3, [r2, #48]	; 0x30
 8006702:	e022      	b.n	800674a <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPD
	else if (pGPIOHandler->pGPIOx == GPIOD)
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	689b      	ldr	r3, [r3, #8]
 8006708:	4a7a      	ldr	r2, [pc, #488]	; (80068f4 <GPIO_Config+0x248>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d106      	bne.n	800671c <GPIO_Config+0x70>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOD
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIODEN);  //(SET << RCC_AHB1ENR_GPIOD_EN);
 800670e:	4b76      	ldr	r3, [pc, #472]	; (80068e8 <GPIO_Config+0x23c>)
 8006710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006712:	4a75      	ldr	r2, [pc, #468]	; (80068e8 <GPIO_Config+0x23c>)
 8006714:	f043 0308 	orr.w	r3, r3, #8
 8006718:	6313      	str	r3, [r2, #48]	; 0x30
 800671a:	e016      	b.n	800674a <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPE
	else if (pGPIOHandler->pGPIOx == GPIOE)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	4a75      	ldr	r2, [pc, #468]	; (80068f8 <GPIO_Config+0x24c>)
 8006722:	4293      	cmp	r3, r2
 8006724:	d106      	bne.n	8006734 <GPIO_Config+0x88>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOE
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOEEN);  //(SET << RCC_AHB1ENR_GPIOE_EN);
 8006726:	4b70      	ldr	r3, [pc, #448]	; (80068e8 <GPIO_Config+0x23c>)
 8006728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800672a:	4a6f      	ldr	r2, [pc, #444]	; (80068e8 <GPIO_Config+0x23c>)
 800672c:	f043 0310 	orr.w	r3, r3, #16
 8006730:	6313      	str	r3, [r2, #48]	; 0x30
 8006732:	e00a      	b.n	800674a <GPIO_Config+0x9e>
		/*Modificamos el registro AHB1ENR(32 bit)presente en periferico RCC, vease el 6.3.9 RCC_AHB1ENR---AHB1
		peripheral clock enable register*/
	}

	//Verificamos para GIOPH
	else if (pGPIOHandler->pGPIOx == GPIOH)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	689b      	ldr	r3, [r3, #8]
 8006738:	4a70      	ldr	r2, [pc, #448]	; (80068fc <GPIO_Config+0x250>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d105      	bne.n	800674a <GPIO_Config+0x9e>
	{
		//Escribimos 1 (SET) en la posicion correspondiente al GPIOH
		RCC->AHB1ENR |= (RCC_AHB1ENR_GPIOHEN);  //(SET << RCC_AHB1ENR_GPIOH_EN);
 800673e:	4b6a      	ldr	r3, [pc, #424]	; (80068e8 <GPIO_Config+0x23c>)
 8006740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006742:	4a69      	ldr	r2, [pc, #420]	; (80068e8 <GPIO_Config+0x23c>)
 8006744:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006748:	6313      	str	r3, [r2, #48]	; 0x30

	//----------------2) Configurando el registro GPIOx_MODER----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces  el pinModer
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinModer << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	785b      	ldrb	r3, [r3, #1]
 800674e:	461a      	mov	r2, r3
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	781b      	ldrb	r3, [r3, #0]
 8006754:	005b      	lsls	r3, r3, #1
 8006756:	fa02 f303 	lsl.w	r3, r2, r3
 800675a:	60fb      	str	r3, [r7, #12]

	//Cargamos auxConfig en el registro MODER
	pGPIOHandler->pGPIOx->MODER &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	681a      	ldr	r2, [r3, #0]
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	781b      	ldrb	r3, [r3, #0]
 8006766:	005b      	lsls	r3, r3, #1
 8006768:	2103      	movs	r1, #3
 800676a:	fa01 f303 	lsl.w	r3, r1, r3
 800676e:	43db      	mvns	r3, r3
 8006770:	4619      	mov	r1, r3
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	689b      	ldr	r3, [r3, #8]
 8006776:	400a      	ands	r2, r1
 8006778:	601a      	str	r2, [r3, #0]
	pGPIOHandler->pGPIOx->MODER |= auxConfig;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	689b      	ldr	r3, [r3, #8]
 800677e:	6819      	ldr	r1, [r3, #0]
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	689b      	ldr	r3, [r3, #8]
 8006784:	68fa      	ldr	r2, [r7, #12]
 8006786:	430a      	orrs	r2, r1
 8006788:	601a      	str	r2, [r3, #0]

	//----------------3) Configurando el registro GPIOx_OTYPER----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinOTPype
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinOTPype << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	789b      	ldrb	r3, [r3, #2]
 800678e:	461a      	mov	r2, r3
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	781b      	ldrb	r3, [r3, #0]
 8006794:	fa02 f303 	lsl.w	r3, r2, r3
 8006798:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro OTYPER
	pGPIOHandler->pGPIOx->OTYPER &= ~(SET << pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	685a      	ldr	r2, [r3, #4]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	781b      	ldrb	r3, [r3, #0]
 80067a4:	4619      	mov	r1, r3
 80067a6:	2301      	movs	r3, #1
 80067a8:	408b      	lsls	r3, r1
 80067aa:	43db      	mvns	r3, r3
 80067ac:	4619      	mov	r1, r3
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	689b      	ldr	r3, [r3, #8]
 80067b2:	400a      	ands	r2, r1
 80067b4:	605a      	str	r2, [r3, #4]
	pGPIOHandler->pGPIOx->OTYPER |= auxConfig;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	689b      	ldr	r3, [r3, #8]
 80067ba:	6859      	ldr	r1, [r3, #4]
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	68fa      	ldr	r2, [r7, #12]
 80067c2:	430a      	orrs	r2, r1
 80067c4:	605a      	str	r2, [r3, #4]

	//----------------4) Configurando el registro GPIOx_OSPEEDR----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinSpeed
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinSpeed << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	78db      	ldrb	r3, [r3, #3]
 80067ca:	461a      	mov	r2, r3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	781b      	ldrb	r3, [r3, #0]
 80067d0:	005b      	lsls	r3, r3, #1
 80067d2:	fa02 f303 	lsl.w	r3, r2, r3
 80067d6:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro OSPEEDR
	pGPIOHandler->pGPIOx->OSPEEDR &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	689a      	ldr	r2, [r3, #8]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	781b      	ldrb	r3, [r3, #0]
 80067e2:	005b      	lsls	r3, r3, #1
 80067e4:	2103      	movs	r1, #3
 80067e6:	fa01 f303 	lsl.w	r3, r1, r3
 80067ea:	43db      	mvns	r3, r3
 80067ec:	4619      	mov	r1, r3
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	689b      	ldr	r3, [r3, #8]
 80067f2:	400a      	ands	r2, r1
 80067f4:	609a      	str	r2, [r3, #8]
	pGPIOHandler->pGPIOx->OSPEEDR |= auxConfig;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	6899      	ldr	r1, [r3, #8]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	68fa      	ldr	r2, [r7, #12]
 8006802:	430a      	orrs	r2, r1
 8006804:	609a      	str	r2, [r3, #8]

	//----------------5) Configurando el registro GPIOx_PUPDR----------------------
	//SE ENTIENDE

	//Leemos el PinNumber para mover una cantidad de veces el pinSpeed
	auxConfig = (pGPIOHandler->GPIO_PinConfig.GPIO_PinPUPdControl << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	791b      	ldrb	r3, [r3, #4]
 800680a:	461a      	mov	r2, r3
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	781b      	ldrb	r3, [r3, #0]
 8006810:	005b      	lsls	r3, r3, #1
 8006812:	fa02 f303 	lsl.w	r3, r2, r3
 8006816:	60fb      	str	r3, [r7, #12]

	//Cargamos  auxConfig en el registro PUPDR
	pGPIOHandler->pGPIOx->PUPDR &= ~(0b11 << 2*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	689b      	ldr	r3, [r3, #8]
 800681c:	68da      	ldr	r2, [r3, #12]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	781b      	ldrb	r3, [r3, #0]
 8006822:	005b      	lsls	r3, r3, #1
 8006824:	2103      	movs	r1, #3
 8006826:	fa01 f303 	lsl.w	r3, r1, r3
 800682a:	43db      	mvns	r3, r3
 800682c:	4619      	mov	r1, r3
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	689b      	ldr	r3, [r3, #8]
 8006832:	400a      	ands	r2, r1
 8006834:	60da      	str	r2, [r3, #12]
	pGPIOHandler->pGPIOx->PUPDR|= auxConfig;
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	68d9      	ldr	r1, [r3, #12]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	68fa      	ldr	r2, [r7, #12]
 8006842:	430a      	orrs	r2, r1
 8006844:	60da      	str	r2, [r3, #12]

	//---------------- MODER: Configurando funciones alternativas----------------------

	//si el Modo de configuracion escogido es GPIO_MODE_ALTFN, entonces activamos el AF
	if(pGPIOHandler->GPIO_PinConfig.GPIO_PinModer == GPIO_MODE_ALTFN)
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	785b      	ldrb	r3, [r3, #1]
 800684a:	2b02      	cmp	r3, #2
 800684c:	d143      	bne.n	80068d6 <GPIO_Config+0x22a>
	{
		//Para los pines 0 a 8 escogemos el AFRL
		if (pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber < 8)
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	781b      	ldrb	r3, [r3, #0]
 8006852:	2b07      	cmp	r3, #7
 8006854:	d81f      	bhi.n	8006896 <GPIO_Config+0x1ea>
		{
			auxPosition = 4*pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	781b      	ldrb	r3, [r3, #0]
 800685a:	009b      	lsls	r3, r3, #2
 800685c:	60bb      	str	r3, [r7, #8]

			//Cargamos auxPosition en el registro AFRL
			pGPIOHandler->pGPIOx->AFR[0] &= ~(0b1111 << auxPosition);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	689b      	ldr	r3, [r3, #8]
 8006862:	6a1a      	ldr	r2, [r3, #32]
 8006864:	210f      	movs	r1, #15
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	fa01 f303 	lsl.w	r3, r1, r3
 800686c:	43db      	mvns	r3, r3
 800686e:	4619      	mov	r1, r3
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	689b      	ldr	r3, [r3, #8]
 8006874:	400a      	ands	r2, r1
 8006876:	621a      	str	r2, [r3, #32]
			pGPIOHandler->pGPIOx->AFR[0] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	689b      	ldr	r3, [r3, #8]
 800687c:	6a1a      	ldr	r2, [r3, #32]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	795b      	ldrb	r3, [r3, #5]
 8006882:	4619      	mov	r1, r3
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	fa01 f303 	lsl.w	r3, r1, r3
 800688a:	4619      	mov	r1, r3
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	689b      	ldr	r3, [r3, #8]
 8006890:	430a      	orrs	r2, r1
 8006892:	621a      	str	r2, [r3, #32]
			//Cargamos auxPosition en el registro AFRL
			pGPIOHandler->pGPIOx->AFR[1] &= ~(0b1111 << auxPosition);
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
		}
	}
}
 8006894:	e01f      	b.n	80068d6 <GPIO_Config+0x22a>
			auxPosition = 4*(pGPIOHandler->GPIO_PinConfig.GPIO_PinNumber-8);
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	781b      	ldrb	r3, [r3, #0]
 800689a:	3b08      	subs	r3, #8
 800689c:	009b      	lsls	r3, r3, #2
 800689e:	60bb      	str	r3, [r7, #8]
			pGPIOHandler->pGPIOx->AFR[1] &= ~(0b1111 << auxPosition);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80068a6:	210f      	movs	r1, #15
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	fa01 f303 	lsl.w	r3, r1, r3
 80068ae:	43db      	mvns	r3, r3
 80068b0:	4619      	mov	r1, r3
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	400a      	ands	r2, r1
 80068b8:	625a      	str	r2, [r3, #36]	; 0x24
			pGPIOHandler->pGPIOx->AFR[1] |= (pGPIOHandler->GPIO_PinConfig.GPIO_PinAltFunMode << auxPosition);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	689b      	ldr	r3, [r3, #8]
 80068be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	795b      	ldrb	r3, [r3, #5]
 80068c4:	4619      	mov	r1, r3
 80068c6:	68bb      	ldr	r3, [r7, #8]
 80068c8:	fa01 f303 	lsl.w	r3, r1, r3
 80068cc:	4619      	mov	r1, r3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	430a      	orrs	r2, r1
 80068d4:	625a      	str	r2, [r3, #36]	; 0x24
}
 80068d6:	bf00      	nop
 80068d8:	3714      	adds	r7, #20
 80068da:	46bd      	mov	sp, r7
 80068dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e0:	4770      	bx	lr
 80068e2:	bf00      	nop
 80068e4:	40020000 	.word	0x40020000
 80068e8:	40023800 	.word	0x40023800
 80068ec:	40020400 	.word	0x40020400
 80068f0:	40020800 	.word	0x40020800
 80068f4:	40020c00 	.word	0x40020c00
 80068f8:	40021000 	.word	0x40021000
 80068fc:	40021c00 	.word	0x40021c00

08006900 <GPIO_writePin>:

//---------------- MODER: Configurando Output: Registro BSRR----------------------

void GPIO_writePin (GPIO_Handler_t *pPinHandler, uint8_t newState)
{
 8006900:	b480      	push	{r7}
 8006902:	b083      	sub	sp, #12
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
 8006908:	460b      	mov	r3, r1
 800690a:	70fb      	strb	r3, [r7, #3]
	//Limpiamos la posicion que deseamos
	//pPinHandler->pGPIOx->ODR &= ~(SET << pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
	if (newState == SET)
 800690c:	78fb      	ldrb	r3, [r7, #3]
 800690e:	2b01      	cmp	r3, #1
 8006910:	d10d      	bne.n	800692e <GPIO_writePin+0x2e>
	{
		//Trabajamos con la parte baja del registro
		pPinHandler->pGPIOx->BSRR |= (SET<<pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	699a      	ldr	r2, [r3, #24]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	781b      	ldrb	r3, [r3, #0]
 800691c:	4619      	mov	r1, r3
 800691e:	2301      	movs	r3, #1
 8006920:	408b      	lsls	r3, r1
 8006922:	4619      	mov	r1, r3
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	689b      	ldr	r3, [r3, #8]
 8006928:	430a      	orrs	r2, r1
 800692a:	619a      	str	r2, [r3, #24]
	else
	{
		//Trabajamos con la parte alta del registro
		pPinHandler->pGPIOx->BSRR |= (SET<<(pPinHandler->GPIO_PinConfig.GPIO_PinNumber+16));
	}
}
 800692c:	e00d      	b.n	800694a <GPIO_writePin+0x4a>
		pPinHandler->pGPIOx->BSRR |= (SET<<(pPinHandler->GPIO_PinConfig.GPIO_PinNumber+16));
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	689b      	ldr	r3, [r3, #8]
 8006932:	699a      	ldr	r2, [r3, #24]
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	781b      	ldrb	r3, [r3, #0]
 8006938:	3310      	adds	r3, #16
 800693a:	2101      	movs	r1, #1
 800693c:	fa01 f303 	lsl.w	r3, r1, r3
 8006940:	4619      	mov	r1, r3
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	689b      	ldr	r3, [r3, #8]
 8006946:	430a      	orrs	r2, r1
 8006948:	619a      	str	r2, [r3, #24]
}
 800694a:	bf00      	nop
 800694c:	370c      	adds	r7, #12
 800694e:	46bd      	mov	sp, r7
 8006950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006954:	4770      	bx	lr

08006956 <GPIOxTooglePin>:
}


//---------------- Toogle ---------------------
void GPIOxTooglePin(GPIO_Handler_t *pPinHandler)
{
 8006956:	b480      	push	{r7}
 8006958:	b083      	sub	sp, #12
 800695a:	af00      	add	r7, sp, #0
 800695c:	6078      	str	r0, [r7, #4]
	pPinHandler->pGPIOx->ODR  ^= (SET << pPinHandler->GPIO_PinConfig.GPIO_PinNumber);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	695a      	ldr	r2, [r3, #20]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	781b      	ldrb	r3, [r3, #0]
 8006968:	4619      	mov	r1, r3
 800696a:	2301      	movs	r3, #1
 800696c:	408b      	lsls	r3, r1
 800696e:	4619      	mov	r1, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	689b      	ldr	r3, [r3, #8]
 8006974:	404a      	eors	r2, r1
 8006976:	615a      	str	r2, [r3, #20]
}
 8006978:	bf00      	nop
 800697a:	370c      	adds	r7, #12
 800697c:	46bd      	mov	sp, r7
 800697e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006982:	4770      	bx	lr

08006984 <i2c_Config>:
 * Recordar de configurar los pines GPIOx por medio de las funciones alternativas,
 * Ademas de configurar dichos pines como open_drain
 */

void i2c_Config(I2C_Handler_t *ptrHandlerI2C)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b084      	sub	sp, #16
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
	uint8_t clockAPB1 = getClockAPB1();     //Variable que guarda la velocidad de reloj entregada al bus APB1
 800698c:	f000 fa60 	bl	8006e50 <getClockAPB1>
 8006990:	4603      	mov	r3, r0
 8006992:	73fb      	strb	r3, [r7, #15]

	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR

	if(ptrHandlerI2C->prtI2Cx == I2C1)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	4a60      	ldr	r2, [pc, #384]	; (8006b1c <i2c_Config+0x198>)
 800699a:	4293      	cmp	r3, r2
 800699c:	d106      	bne.n	80069ac <i2c_Config+0x28>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 800699e:	4b60      	ldr	r3, [pc, #384]	; (8006b20 <i2c_Config+0x19c>)
 80069a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069a2:	4a5f      	ldr	r2, [pc, #380]	; (8006b20 <i2c_Config+0x19c>)
 80069a4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80069a8:	6413      	str	r3, [r2, #64]	; 0x40
 80069aa:	e016      	b.n	80069da <i2c_Config+0x56>
	}
	else if(ptrHandlerI2C->prtI2Cx == I2C2)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	4a5c      	ldr	r2, [pc, #368]	; (8006b24 <i2c_Config+0x1a0>)
 80069b2:	4293      	cmp	r3, r2
 80069b4:	d106      	bne.n	80069c4 <i2c_Config+0x40>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_I2C2EN;
 80069b6:	4b5a      	ldr	r3, [pc, #360]	; (8006b20 <i2c_Config+0x19c>)
 80069b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ba:	4a59      	ldr	r2, [pc, #356]	; (8006b20 <i2c_Config+0x19c>)
 80069bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80069c0:	6413      	str	r3, [r2, #64]	; 0x40
 80069c2:	e00a      	b.n	80069da <i2c_Config+0x56>
	}
	else if(ptrHandlerI2C->prtI2Cx == I2C3)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	4a57      	ldr	r2, [pc, #348]	; (8006b28 <i2c_Config+0x1a4>)
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d105      	bne.n	80069da <i2c_Config+0x56>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_I2C3EN;
 80069ce:	4b54      	ldr	r3, [pc, #336]	; (8006b20 <i2c_Config+0x19c>)
 80069d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069d2:	4a53      	ldr	r2, [pc, #332]	; (8006b20 <i2c_Config+0x19c>)
 80069d4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80069d8:	6413      	str	r3, [r2, #64]	; 0x40
	}

	//---------------------------------2) Reiniciamos el periferico------------------------------------------
	//Registro: CR1

	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_SWRST;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	681a      	ldr	r2, [r3, #0]
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80069e8:	601a      	str	r2, [r3, #0]
	__NOP();
 80069ea:	bf00      	nop
	ptrHandlerI2C->prtI2Cx->CR1 &= ~I2C_CR1_SWRST;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	681a      	ldr	r2, [r3, #0]
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80069fa:	601a      	str	r2, [r3, #0]

	//-----------------------------------3) Valor del reloj principal------------------------------------------
	//Registro: CR2

	ptrHandlerI2C->prtI2Cx->CR2 &= ~(0b111111<<I2C_CR2_FREQ_Pos);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	685a      	ldr	r2, [r3, #4]
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8006a0a:	605a      	str	r2, [r3, #4]
	ptrHandlerI2C->prtI2Cx->CR2 |= (clockAPB1<<I2C_CR2_FREQ_Pos);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	6859      	ldr	r1, [r3, #4]
 8006a12:	7bfa      	ldrb	r2, [r7, #15]
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	430a      	orrs	r2, r1
 8006a1a:	605a      	str	r2, [r3, #4]
	//-------------------------------------4) Configuracion del I2C------------------------------------------
	//Registro: CCR
	//Registro: TRISE

	//Variables que almacenan el respectivo valor a cargar en los registros CRR y Trise
	uint16_t valueCRR = 0;
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	81bb      	strh	r3, [r7, #12]
	uint8_t valueTrise = 0;
 8006a20:	2300      	movs	r3, #0
 8006a22:	72fb      	strb	r3, [r7, #11]

	//definimos inicialmente los registro en 0
	ptrHandlerI2C->prtI2Cx->CCR = 0;
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	61da      	str	r2, [r3, #28]
	ptrHandlerI2C->prtI2Cx->TRISE = 0;
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	2200      	movs	r2, #0
 8006a32:	621a      	str	r2, [r3, #32]

	//Configuramos el I2C deacuerdo al modo selsecionado
	if(ptrHandlerI2C->modeI2C == I2C_MODE_SM)
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	795b      	ldrb	r3, [r3, #5]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d121      	bne.n	8006a80 <i2c_Config+0xfc>
	{
		//Seleccionamos el modo estandar
		ptrHandlerI2C->prtI2Cx->CCR &= ~I2C_CCR_FS;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	69da      	ldr	r2, [r3, #28]
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a4a:	61da      	str	r2, [r3, #28]

		//Definimos la seal de reloj
		valueCRR = (5000*clockAPB1)/1000;
 8006a4c:	7bfb      	ldrb	r3, [r7, #15]
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	461a      	mov	r2, r3
 8006a52:	0092      	lsls	r2, r2, #2
 8006a54:	4413      	add	r3, r2
 8006a56:	81bb      	strh	r3, [r7, #12]
		ptrHandlerI2C->prtI2Cx->CCR |= (valueCRR<<I2C_CCR_CCR_Pos);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	69d9      	ldr	r1, [r3, #28]
 8006a5e:	89ba      	ldrh	r2, [r7, #12]
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	430a      	orrs	r2, r1
 8006a66:	61da      	str	r2, [r3, #28]

		//Definimos el tiempo maximo en el T-RIse
		valueTrise = ((1000*clockAPB1)/1000)+1;
 8006a68:	7bfb      	ldrb	r3, [r7, #15]
 8006a6a:	3301      	adds	r3, #1
 8006a6c:	72fb      	strb	r3, [r7, #11]
		ptrHandlerI2C->prtI2Cx->TRISE |= valueTrise;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	6a19      	ldr	r1, [r3, #32]
 8006a74:	7afa      	ldrb	r2, [r7, #11]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	430a      	orrs	r2, r1
 8006a7c:	621a      	str	r2, [r3, #32]
 8006a7e:	e039      	b.n	8006af4 <i2c_Config+0x170>
	}
	else
	{
		//Seleccionamos el modo Fast
		ptrHandlerI2C->prtI2Cx->CCR &= ~I2C_CCR_FS;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	69da      	ldr	r2, [r3, #28]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a8e:	61da      	str	r2, [r3, #28]
		ptrHandlerI2C->prtI2Cx->CCR |= I2C_CCR_FS;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	69da      	ldr	r2, [r3, #28]
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a9e:	61da      	str	r2, [r3, #28]

		//Definimos la seal de reloj
		valueCRR = (2500*clockAPB1)/3000;
 8006aa0:	7bfb      	ldrb	r3, [r7, #15]
 8006aa2:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8006aa6:	fb02 f303 	mul.w	r3, r2, r3
 8006aaa:	4a20      	ldr	r2, [pc, #128]	; (8006b2c <i2c_Config+0x1a8>)
 8006aac:	fb82 1203 	smull	r1, r2, r2, r3
 8006ab0:	1192      	asrs	r2, r2, #6
 8006ab2:	17db      	asrs	r3, r3, #31
 8006ab4:	1ad3      	subs	r3, r2, r3
 8006ab6:	81bb      	strh	r3, [r7, #12]
		ptrHandlerI2C->prtI2Cx->CCR |= (valueCRR<<I2C_CCR_CCR_Pos);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	69d9      	ldr	r1, [r3, #28]
 8006abe:	89ba      	ldrh	r2, [r7, #12]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	430a      	orrs	r2, r1
 8006ac6:	61da      	str	r2, [r3, #28]

		//Definimos el tiempo maximo en el T-RIse
		valueTrise = ((300*clockAPB1)/1000)+1;
 8006ac8:	7bfb      	ldrb	r3, [r7, #15]
 8006aca:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006ace:	fb02 f303 	mul.w	r3, r2, r3
 8006ad2:	4a17      	ldr	r2, [pc, #92]	; (8006b30 <i2c_Config+0x1ac>)
 8006ad4:	fb82 1203 	smull	r1, r2, r2, r3
 8006ad8:	1192      	asrs	r2, r2, #6
 8006ada:	17db      	asrs	r3, r3, #31
 8006adc:	1ad3      	subs	r3, r2, r3
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	3301      	adds	r3, #1
 8006ae2:	72fb      	strb	r3, [r7, #11]
		ptrHandlerI2C->prtI2Cx->TRISE |= valueTrise;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	6a19      	ldr	r1, [r3, #32]
 8006aea:	7afa      	ldrb	r2, [r7, #11]
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	430a      	orrs	r2, r1
 8006af2:	621a      	str	r2, [r3, #32]
	}

	//-----------------------------------5) Activamos el modulo I2C------------------------------------------
	//Registro: CR1

	ptrHandlerI2C->prtI2Cx->CR1 &= ~I2C_CR1_PE;
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	681a      	ldr	r2, [r3, #0]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f022 0201 	bic.w	r2, r2, #1
 8006b02:	601a      	str	r2, [r3, #0]
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_PE;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	681a      	ldr	r2, [r3, #0]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	f042 0201 	orr.w	r2, r2, #1
 8006b12:	601a      	str	r2, [r3, #0]
}
 8006b14:	bf00      	nop
 8006b16:	3710      	adds	r7, #16
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}
 8006b1c:	40005400 	.word	0x40005400
 8006b20:	40023800 	.word	0x40023800
 8006b24:	40005800 	.word	0x40005800
 8006b28:	40005c00 	.word	0x40005c00
 8006b2c:	057619f1 	.word	0x057619f1
 8006b30:	10624dd3 	.word	0x10624dd3

08006b34 <i2c_StartTrasaction>:

//----------------------------------------Funciones para la Transaccion----------------------------------------
//Funcion para empezar la Transaccion
void i2c_StartTrasaction(I2C_Handler_t *ptrHandlerI2C)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b083      	sub	sp, #12
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
	/*verificamos que la linea no esta ocupada
	 * bit "busy" en I2C
	 */
	while (ptrHandlerI2C->prtI2Cx->SR2 & I2C_SR2_BUSY)
 8006b3c:	e000      	b.n	8006b40 <i2c_StartTrasaction+0xc>
	{
		__NOP();
 8006b3e:	bf00      	nop
	while (ptrHandlerI2C->prtI2Cx->SR2 & I2C_SR2_BUSY)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	699b      	ldr	r3, [r3, #24]
 8006b46:	f003 0302 	and.w	r3, r3, #2
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d1f7      	bne.n	8006b3e <i2c_StartTrasaction+0xa>
	}
	//Generamos un Start bit
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_START;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	681a      	ldr	r2, [r3, #0]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b5c:	601a      	str	r2, [r3, #0]
	//Esperamos a que la bandera "SB" del evento "Start" se levante
	//Se limpia la bandera "SB" leyendo SR1->escribiendo en DR
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8006b5e:	e000      	b.n	8006b62 <i2c_StartTrasaction+0x2e>
	{
		__NOP();
 8006b60:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	695b      	ldr	r3, [r3, #20]
 8006b68:	f003 0301 	and.w	r3, r3, #1
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d0f7      	beq.n	8006b60 <i2c_StartTrasaction+0x2c>
	}
}
 8006b70:	bf00      	nop
 8006b72:	bf00      	nop
 8006b74:	370c      	adds	r7, #12
 8006b76:	46bd      	mov	sp, r7
 8006b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b7c:	4770      	bx	lr

08006b7e <i2c_ReStartTrasaction>:

//Generar de nuevo una seal para empazar la Transaccion
void i2c_ReStartTrasaction(I2C_Handler_t *ptrHandlerI2C)
{
 8006b7e:	b480      	push	{r7}
 8006b80:	b083      	sub	sp, #12
 8006b82:	af00      	add	r7, sp, #0
 8006b84:	6078      	str	r0, [r7, #4]
	//Generamos un Start bit
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_START;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	681a      	ldr	r2, [r3, #0]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b94:	601a      	str	r2, [r3, #0]
	//Esperamos a que la bandera "SB" del evento "Start" se levante
	//Se limpia la bandera "SB" leyendo SR1->escribiendo en DR
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8006b96:	e000      	b.n	8006b9a <i2c_ReStartTrasaction+0x1c>
	{
		__NOP();
 8006b98:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_SB))
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	695b      	ldr	r3, [r3, #20]
 8006ba0:	f003 0301 	and.w	r3, r3, #1
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d0f7      	beq.n	8006b98 <i2c_ReStartTrasaction+0x1a>
	}
}
 8006ba8:	bf00      	nop
 8006baa:	bf00      	nop
 8006bac:	370c      	adds	r7, #12
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr

08006bb6 <i2c_SendSlaveAddressRW>:

//Funcion para enviar la direcion de Slave ademas de definir la lectura o escritura del Sclave
void i2c_SendSlaveAddressRW(I2C_Handler_t *ptrHandlerI2C, uint8_t slaveAddress, uint8_t readOrWrite)
{
 8006bb6:	b480      	push	{r7}
 8006bb8:	b085      	sub	sp, #20
 8006bba:	af00      	add	r7, sp, #0
 8006bbc:	6078      	str	r0, [r7, #4]
 8006bbe:	460b      	mov	r3, r1
 8006bc0:	70fb      	strb	r3, [r7, #3]
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	70bb      	strb	r3, [r7, #2]
	//Definimos una variable auxiliar
	uint8_t auxByte = 0;
 8006bc6:	2300      	movs	r3, #0
 8006bc8:	73fb      	strb	r3, [r7, #15]
	(void) auxByte;

	//Cargamos la direccion del Sclave, ademas cargamos el bit de lectura o escritura
	ptrHandlerI2C->prtI2Cx->DR = (slaveAddress<<1) | readOrWrite;
 8006bca:	78fb      	ldrb	r3, [r7, #3]
 8006bcc:	005a      	lsls	r2, r3, #1
 8006bce:	78bb      	ldrb	r3, [r7, #2]
 8006bd0:	431a      	orrs	r2, r3
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	611a      	str	r2, [r3, #16]
	//Esperamos a que la bandera "ADDR" del evento "Address" se levante
	//Se limpia la bandera "ADDR" leyendo SR1->leyendo en SR2
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_ADDR))
 8006bd8:	e000      	b.n	8006bdc <i2c_SendSlaveAddressRW+0x26>
	{
		__NOP();
 8006bda:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_ADDR))
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	695b      	ldr	r3, [r3, #20]
 8006be2:	f003 0302 	and.w	r3, r3, #2
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d0f7      	beq.n	8006bda <i2c_SendSlaveAddressRW+0x24>
	}
	//Se limpia la bandera "ADDR"
	auxByte = ptrHandlerI2C->prtI2Cx->SR1;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	695b      	ldr	r3, [r3, #20]
 8006bf0:	73fb      	strb	r3, [r7, #15]
	auxByte = ptrHandlerI2C->prtI2Cx->SR2;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	699b      	ldr	r3, [r3, #24]
 8006bf8:	73fb      	strb	r3, [r7, #15]
}
 8006bfa:	bf00      	nop
 8006bfc:	3714      	adds	r7, #20
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c04:	4770      	bx	lr

08006c06 <i2c_SendMemoryAddress>:

//Enviamos la direccion de memoria que deseamos leer o escribir
void i2c_SendMemoryAddress(I2C_Handler_t *ptrHandlerI2C, uint8_t memAddr)
{
 8006c06:	b480      	push	{r7}
 8006c08:	b083      	sub	sp, #12
 8006c0a:	af00      	add	r7, sp, #0
 8006c0c:	6078      	str	r0, [r7, #4]
 8006c0e:	460b      	mov	r3, r1
 8006c10:	70fb      	strb	r3, [r7, #3]
	//Enviamos la direccion de memoria que desamos leer
	ptrHandlerI2C->prtI2Cx->DR = memAddr;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	78fa      	ldrb	r2, [r7, #3]
 8006c18:	611a      	str	r2, [r3, #16]
	//Esperamos a que la bandera "TXE" del evento "Data1" se levante
	//Se limpia la bandera "TxE" y "BTF" con la condicion Stop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_TXE))
 8006c1a:	e000      	b.n	8006c1e <i2c_SendMemoryAddress+0x18>
	{
		__NOP();
 8006c1c:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_TXE))
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	695b      	ldr	r3, [r3, #20]
 8006c24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d0f7      	beq.n	8006c1c <i2c_SendMemoryAddress+0x16>
	}
}
 8006c2c:	bf00      	nop
 8006c2e:	bf00      	nop
 8006c30:	370c      	adds	r7, #12
 8006c32:	46bd      	mov	sp, r7
 8006c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c38:	4770      	bx	lr

08006c3a <i2c_ReadDataByte>:
	}
}

//Lectura de datos
uint8_t i2c_ReadDataByte(I2C_Handler_t *ptrHandlerI2C)
{
 8006c3a:	b480      	push	{r7}
 8006c3c:	b083      	sub	sp, #12
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
	//Esperamos a que la bandera "RxNE" del evento "Recepcion" se levante
	//Se limpia la bandera "RxNE" leyendo el registro DR
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_RXNE))
 8006c42:	e000      	b.n	8006c46 <i2c_ReadDataByte+0xc>
	{
		__NOP();
 8006c44:	bf00      	nop
	while (!(ptrHandlerI2C->prtI2Cx->SR1 & I2C_SR1_RXNE))
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	695b      	ldr	r3, [r3, #20]
 8006c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d0f7      	beq.n	8006c44 <i2c_ReadDataByte+0xa>
	}
	//guardamos los datos recibimos
	ptrHandlerI2C->dataI2C = ptrHandlerI2C->prtI2Cx->DR;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	691b      	ldr	r3, [r3, #16]
 8006c5a:	b2da      	uxtb	r2, r3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	719a      	strb	r2, [r3, #6]
	return ptrHandlerI2C->dataI2C ;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	799b      	ldrb	r3, [r3, #6]
}
 8006c64:	4618      	mov	r0, r3
 8006c66:	370c      	adds	r7, #12
 8006c68:	46bd      	mov	sp, r7
 8006c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6e:	4770      	bx	lr

08006c70 <i2c_SendNoAck>:

//Funcion para activar la indicaicon de NoACK(indicacion para el Sclave de terminar la transmision de datos)
void i2c_SendNoAck(I2C_Handler_t *ptrHandlerI2C)
{
 8006c70:	b480      	push	{r7}
 8006c72:	b083      	sub	sp, #12
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
	//Esribimos cero en el bit Ack del registro CR1
	ptrHandlerI2C->prtI2Cx->CR1 &= ~I2C_CR1_ACK;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006c86:	601a      	str	r2, [r3, #0]

}
 8006c88:	bf00      	nop
 8006c8a:	370c      	adds	r7, #12
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c92:	4770      	bx	lr

08006c94 <i2c_StopTrasaction>:
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_ACK;
}

//Funcion para generar el Stop bit
void i2c_StopTrasaction(I2C_Handler_t *ptrHandlerI2C)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
	ptrHandlerI2C->prtI2Cx->CR1 |= I2C_CR1_STOP;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681a      	ldr	r2, [r3, #0]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006caa:	601a      	str	r2, [r3, #0]
}
 8006cac:	bf00      	nop
 8006cae:	370c      	adds	r7, #12
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb6:	4770      	bx	lr

08006cb8 <i2c_ReadSingleRegister>:

//------------------------------------Funciones para la comunicacion por I2C----------------------------------------

uint8_t i2c_ReadSingleRegister(I2C_Handler_t *ptrHandlerI2C, uint8_t regToRead)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b084      	sub	sp, #16
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
 8006cc0:	460b      	mov	r3, r1
 8006cc2:	70fb      	strb	r3, [r7, #3]
	//0. Creacion de una variable auxiliara para recibir el dato leido
	uint8_t auxRead = 0;
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	73fb      	strb	r3, [r7, #15]
	//1. Generacion de Start bit
	i2c_StartTrasaction(ptrHandlerI2C);
 8006cc8:	6878      	ldr	r0, [r7, #4]
 8006cca:	f7ff ff33 	bl	8006b34 <i2c_StartTrasaction>
	//2. Enviamos la direccion del Sclavo e indicamos que se desea escribir el Sclave
	i2c_SendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_WRITE_DATA);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	791b      	ldrb	r3, [r3, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	4619      	mov	r1, r3
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f7ff ff6d 	bl	8006bb6 <i2c_SendSlaveAddressRW>
	//3. Enviamos la direccion de memoria que deseamos leer
	i2c_SendMemoryAddress(ptrHandlerI2C, regToRead);
 8006cdc:	78fb      	ldrb	r3, [r7, #3]
 8006cde:	4619      	mov	r1, r3
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f7ff ff90 	bl	8006c06 <i2c_SendMemoryAddress>
	//4. Creamos una condicion de re start
	i2c_ReStartTrasaction(ptrHandlerI2C);
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f7ff ff49 	bl	8006b7e <i2c_ReStartTrasaction>
	//5. Enviamos la direccion del Sclavo e indicamos que se desea leer el Sclave
	i2c_SendSlaveAddressRW(ptrHandlerI2C, ptrHandlerI2C->slaveAddress, I2C_READ_DATA);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	791b      	ldrb	r3, [r3, #4]
 8006cf0:	2201      	movs	r2, #1
 8006cf2:	4619      	mov	r1, r3
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f7ff ff5e 	bl	8006bb6 <i2c_SendSlaveAddressRW>
	//6. Leemos el dato que envia el Sclavo
	auxRead = i2c_ReadDataByte(ptrHandlerI2C);
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f7ff ff9d 	bl	8006c3a <i2c_ReadDataByte>
 8006d00:	4603      	mov	r3, r0
 8006d02:	73fb      	strb	r3, [r7, #15]
	//7. Generamso la condicio de NoAck
	i2c_SendNoAck(ptrHandlerI2C);
 8006d04:	6878      	ldr	r0, [r7, #4]
 8006d06:	f7ff ffb3 	bl	8006c70 <i2c_SendNoAck>
	//8. Generamos la condicion de Stop
	i2c_StopTrasaction(ptrHandlerI2C);
 8006d0a:	6878      	ldr	r0, [r7, #4]
 8006d0c:	f7ff ffc2 	bl	8006c94 <i2c_StopTrasaction>

	return auxRead;
 8006d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d12:	4618      	mov	r0, r3
 8006d14:	3710      	adds	r7, #16
 8006d16:	46bd      	mov	sp, r7
 8006d18:	bd80      	pop	{r7, pc}
	...

08006d1c <configPLL>:
#include <PLLDriver.h>

uint8_t auxValue = 0;

void configPLL(uint8_t clockSpeed)
{
 8006d1c:	b480      	push	{r7}
 8006d1e:	b083      	sub	sp, #12
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	4603      	mov	r3, r0
 8006d24:	71fb      	strb	r3, [r7, #7]
	//Guardamos en una variable auxiliar la velocidad del reloj
	auxValue = clockSpeed;
 8006d26:	4a39      	ldr	r2, [pc, #228]	; (8006e0c <configPLL+0xf0>)
 8006d28:	79fb      	ldrb	r3, [r7, #7]
 8006d2a:	7013      	strb	r3, [r2, #0]
	//Registro: CFGR

	/*El limite de la fuente de reloj para el bus APB1 es 50 Mhz, por tanto si la velocidad de reloj
	 * especificada es mayor a dicho se activa un preescaler de 4 para dicho bus
	*/
	if(clockSpeed<50)
 8006d2c:	79fb      	ldrb	r3, [r7, #7]
 8006d2e:	2b31      	cmp	r3, #49	; 0x31
 8006d30:	d804      	bhi.n	8006d3c <configPLL+0x20>
	{
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 8006d32:	4b37      	ldr	r3, [pc, #220]	; (8006e10 <configPLL+0xf4>)
 8006d34:	4a36      	ldr	r2, [pc, #216]	; (8006e10 <configPLL+0xf4>)
 8006d36:	689b      	ldr	r3, [r3, #8]
 8006d38:	6093      	str	r3, [r2, #8]
 8006d3a:	e005      	b.n	8006d48 <configPLL+0x2c>
	}
	else
	{
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8006d3c:	4b34      	ldr	r3, [pc, #208]	; (8006e10 <configPLL+0xf4>)
 8006d3e:	689b      	ldr	r3, [r3, #8]
 8006d40:	4a33      	ldr	r2, [pc, #204]	; (8006e10 <configPLL+0xf4>)
 8006d42:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8006d46:	6093      	str	r3, [r2, #8]

	//adjustHSI();

	//-------------2) Seleccion del HSI como la fuente de reloj para el PLL---------------
	//Registro: PLLCFGR
	RCC->PLLCFGR &= ~(0b1<<RCC_PLLCFGR_PLLSRC_Pos);
 8006d48:	4b31      	ldr	r3, [pc, #196]	; (8006e10 <configPLL+0xf4>)
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	4a30      	ldr	r2, [pc, #192]	; (8006e10 <configPLL+0xf4>)
 8006d4e:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8006d52:	6053      	str	r3, [r2, #4]

	//----a) Modificacion del factor divisor M---------
	     //Seal de entrada al VCO entre 1 MHz y 2 MHz
	//De acuerdo al Manual de usuario se especifica un valor de 8 para que la seal de entrada al VCO sea de 2 Mhz; pero funciona bien con 1Mhz
	//Para el caso de 100Mhz, eston valores cambian para tener la presicion que se requiere
	RCC->PLLCFGR |= (18<<RCC_PLLCFGR_PLLM_Pos);  //16
 8006d54:	4b2e      	ldr	r3, [pc, #184]	; (8006e10 <configPLL+0xf4>)
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	4a2d      	ldr	r2, [pc, #180]	; (8006e10 <configPLL+0xf4>)
 8006d5a:	f043 0312 	orr.w	r3, r3, #18
 8006d5e:	6053      	str	r3, [r2, #4]
         //Seal de salida al VCO entre 100 MHz y 438 MHz
		 //El valor de N sera entre de 50 y 100   ------> M=8
		 //El valor de N sera entre de 100 y 400  ------> M=16
	//De acuerdo al Manual de usuario y los calculos realizados el valor de N sera entre 100 y 400, para un valor de P de 4.
	//Para el caso de 100Mhz, eston valores cambian para tener la presicion que se requiere
	RCC->PLLCFGR |= ((clockSpeed*4-14)<<RCC_PLLCFGR_PLLN_Pos); //-14
 8006d60:	4b2b      	ldr	r3, [pc, #172]	; (8006e10 <configPLL+0xf4>)
 8006d62:	685b      	ldr	r3, [r3, #4]
 8006d64:	79fa      	ldrb	r2, [r7, #7]
 8006d66:	0092      	lsls	r2, r2, #2
 8006d68:	3a0e      	subs	r2, #14
 8006d6a:	0192      	lsls	r2, r2, #6
 8006d6c:	4611      	mov	r1, r2
 8006d6e:	4a28      	ldr	r2, [pc, #160]	; (8006e10 <configPLL+0xf4>)
 8006d70:	430b      	orrs	r3, r1
 8006d72:	6053      	str	r3, [r2, #4]

	//----c) Modificacion del factor divisor P-----
	     //Seal de salida del PLL entre 25 MHz y 100 MHz
	RCC->PLLCFGR |= (0b01<<RCC_PLLCFGR_PLLP_Pos);   //El valor establecido es 4
 8006d74:	4b26      	ldr	r3, [pc, #152]	; (8006e10 <configPLL+0xf4>)
 8006d76:	685b      	ldr	r3, [r3, #4]
 8006d78:	4a25      	ldr	r2, [pc, #148]	; (8006e10 <configPLL+0xf4>)
 8006d7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d7e:	6053      	str	r3, [r2, #4]

	//---------------------------3) Activacion PLL----------------------------------
	//Registro: CR

	RCC->CR |= RCC_CR_PLLON;  //Escribimos un valor alto en el bit PLLON para su habilitacion
 8006d80:	4b23      	ldr	r3, [pc, #140]	; (8006e10 <configPLL+0xf4>)
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	4a22      	ldr	r2, [pc, #136]	; (8006e10 <configPLL+0xf4>)
 8006d86:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006d8a:	6013      	str	r3, [r2, #0]

	//Espera de la activacion del PLL
	while(!(RCC->CR & RCC_CR_PLLRDY))
 8006d8c:	e000      	b.n	8006d90 <configPLL+0x74>
	{
		__NOP();
 8006d8e:	bf00      	nop
	while(!(RCC->CR & RCC_CR_PLLRDY))
 8006d90:	4b1f      	ldr	r3, [pc, #124]	; (8006e10 <configPLL+0xf4>)
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d0f8      	beq.n	8006d8e <configPLL+0x72>

	//---------------------------4) Valor de Latencia----------------------------------
	//Registro: ACR

	//Se define el valor de la latencia de acuerdo a la velocidad de reloj establecida
	if (90<clockSpeed && clockSpeed<=100)
 8006d9c:	79fb      	ldrb	r3, [r7, #7]
 8006d9e:	2b5a      	cmp	r3, #90	; 0x5a
 8006da0:	d909      	bls.n	8006db6 <configPLL+0x9a>
 8006da2:	79fb      	ldrb	r3, [r7, #7]
 8006da4:	2b64      	cmp	r3, #100	; 0x64
 8006da6:	d806      	bhi.n	8006db6 <configPLL+0x9a>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_3WS;
 8006da8:	4b1a      	ldr	r3, [pc, #104]	; (8006e14 <configPLL+0xf8>)
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	4a19      	ldr	r2, [pc, #100]	; (8006e14 <configPLL+0xf8>)
 8006dae:	f043 0303 	orr.w	r3, r3, #3
 8006db2:	6013      	str	r3, [r2, #0]
 8006db4:	e01d      	b.n	8006df2 <configPLL+0xd6>
	}
	else if (64<clockSpeed && clockSpeed<=90)
 8006db6:	79fb      	ldrb	r3, [r7, #7]
 8006db8:	2b40      	cmp	r3, #64	; 0x40
 8006dba:	d909      	bls.n	8006dd0 <configPLL+0xb4>
 8006dbc:	79fb      	ldrb	r3, [r7, #7]
 8006dbe:	2b5a      	cmp	r3, #90	; 0x5a
 8006dc0:	d806      	bhi.n	8006dd0 <configPLL+0xb4>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_2WS;
 8006dc2:	4b14      	ldr	r3, [pc, #80]	; (8006e14 <configPLL+0xf8>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a13      	ldr	r2, [pc, #76]	; (8006e14 <configPLL+0xf8>)
 8006dc8:	f043 0302 	orr.w	r3, r3, #2
 8006dcc:	6013      	str	r3, [r2, #0]
 8006dce:	e010      	b.n	8006df2 <configPLL+0xd6>
	}
	else if (30<clockSpeed && clockSpeed<=64)
 8006dd0:	79fb      	ldrb	r3, [r7, #7]
 8006dd2:	2b1e      	cmp	r3, #30
 8006dd4:	d909      	bls.n	8006dea <configPLL+0xce>
 8006dd6:	79fb      	ldrb	r3, [r7, #7]
 8006dd8:	2b40      	cmp	r3, #64	; 0x40
 8006dda:	d806      	bhi.n	8006dea <configPLL+0xce>
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_1WS;
 8006ddc:	4b0d      	ldr	r3, [pc, #52]	; (8006e14 <configPLL+0xf8>)
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a0c      	ldr	r2, [pc, #48]	; (8006e14 <configPLL+0xf8>)
 8006de2:	f043 0301 	orr.w	r3, r3, #1
 8006de6:	6013      	str	r3, [r2, #0]
 8006de8:	e003      	b.n	8006df2 <configPLL+0xd6>
	}
	else
	{
		FLASH->ACR |= FLASH_ACR_LATENCY_0WS;
 8006dea:	4b0a      	ldr	r3, [pc, #40]	; (8006e14 <configPLL+0xf8>)
 8006dec:	4a09      	ldr	r2, [pc, #36]	; (8006e14 <configPLL+0xf8>)
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	6013      	str	r3, [r2, #0]
	}

	//------------------5) Seleccion del PLL como la fuente de reloj del sistema----------------------------
	//Registro: CFGR

	RCC->CFGR |= (0b10<<RCC_CFGR_SW_Pos);
 8006df2:	4b07      	ldr	r3, [pc, #28]	; (8006e10 <configPLL+0xf4>)
 8006df4:	689b      	ldr	r3, [r3, #8]
 8006df6:	4a06      	ldr	r2, [pc, #24]	; (8006e10 <configPLL+0xf4>)
 8006df8:	f043 0302 	orr.w	r3, r3, #2
 8006dfc:	6093      	str	r3, [r2, #8]

}
 8006dfe:	bf00      	nop
 8006e00:	370c      	adds	r7, #12
 8006e02:	46bd      	mov	sp, r7
 8006e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e08:	4770      	bx	lr
 8006e0a:	bf00      	nop
 8006e0c:	20009498 	.word	0x20009498
 8006e10:	40023800 	.word	0x40023800
 8006e14:	40023c00 	.word	0x40023c00

08006e18 <getConfigPLL>:
	RCC->CR |= hsiTrimValue<<RCC_CR_HSITRIM_Pos;            //Cargamos la calibracion
}

//Funcion que retorna la velocidad de reloj entregado por el PLL o por el HSI en MHz
uint8_t getConfigPLL(void)
{
 8006e18:	b480      	push	{r7}
 8006e1a:	b083      	sub	sp, #12
 8006e1c:	af00      	add	r7, sp, #0
	uint8_t clockSpeed = 0;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	71fb      	strb	r3, [r7, #7]
	//Verifica si el PLL esta activo
	if((RCC->CFGR & 0b11) == 0b10)
 8006e22:	4b09      	ldr	r3, [pc, #36]	; (8006e48 <getConfigPLL+0x30>)
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	f003 0303 	and.w	r3, r3, #3
 8006e2a:	2b02      	cmp	r3, #2
 8006e2c:	d103      	bne.n	8006e36 <getConfigPLL+0x1e>
	{
		clockSpeed = auxValue;
 8006e2e:	4b07      	ldr	r3, [pc, #28]	; (8006e4c <getConfigPLL+0x34>)
 8006e30:	781b      	ldrb	r3, [r3, #0]
 8006e32:	71fb      	strb	r3, [r7, #7]
 8006e34:	e001      	b.n	8006e3a <getConfigPLL+0x22>
	}
	else
	{
		clockSpeed = CLOCK_SPEED_16MHZ;
 8006e36:	2310      	movs	r3, #16
 8006e38:	71fb      	strb	r3, [r7, #7]
	}
	return clockSpeed;
 8006e3a:	79fb      	ldrb	r3, [r7, #7]
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	370c      	adds	r7, #12
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr
 8006e48:	40023800 	.word	0x40023800
 8006e4c:	20009498 	.word	0x20009498

08006e50 <getClockAPB1>:

//Funcion que retorna la velocidad de reloj entregada al bus APB1
uint8_t getClockAPB1(void)
{
 8006e50:	b580      	push	{r7, lr}
 8006e52:	b082      	sub	sp, #8
 8006e54:	af00      	add	r7, sp, #0
	uint8_t clock = getConfigPLL();  	     //Obtenemos la velocidad de reloj del sistema
 8006e56:	f7ff ffdf 	bl	8006e18 <getConfigPLL>
 8006e5a:	4603      	mov	r3, r0
 8006e5c:	71bb      	strb	r3, [r7, #6]
	uint8_t clockAPB1 = 0;                   //Variable que guarda la velocidad de reloj entrante al bus APB1
 8006e5e:	2300      	movs	r3, #0
 8006e60:	71fb      	strb	r3, [r7, #7]

	//verificamos si el preescaler de 4 estara activado deacuerdo a la frecuencia max del bus
	if(clock<50)
 8006e62:	79bb      	ldrb	r3, [r7, #6]
 8006e64:	2b31      	cmp	r3, #49	; 0x31
 8006e66:	d802      	bhi.n	8006e6e <getClockAPB1+0x1e>
	{
		clockAPB1 = clock;
 8006e68:	79bb      	ldrb	r3, [r7, #6]
 8006e6a:	71fb      	strb	r3, [r7, #7]
 8006e6c:	e002      	b.n	8006e74 <getClockAPB1+0x24>
	}
	else
	{
		clockAPB1 = clock/4;
 8006e6e:	79bb      	ldrb	r3, [r7, #6]
 8006e70:	089b      	lsrs	r3, r3, #2
 8006e72:	71fb      	strb	r3, [r7, #7]
	}
	return clockAPB1;
 8006e74:	79fb      	ldrb	r3, [r7, #7]
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3708      	adds	r7, #8
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}
	...

08006e80 <configMCO2>:

//Funcion que selecciona la seal de reloj saliente del pin MCO1
void configMCO2(uint8_t value)
{
 8006e80:	b480      	push	{r7}
 8006e82:	b083      	sub	sp, #12
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	4603      	mov	r3, r0
 8006e88:	71fb      	strb	r3, [r7, #7]
	RCC->CFGR &= ~(0b11<<RCC_CFGR_MCO2_Pos);
 8006e8a:	4b0a      	ldr	r3, [pc, #40]	; (8006eb4 <configMCO2+0x34>)
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	4a09      	ldr	r2, [pc, #36]	; (8006eb4 <configMCO2+0x34>)
 8006e90:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006e94:	6093      	str	r3, [r2, #8]
	RCC->CFGR |= (value<<RCC_CFGR_MCO2_Pos);
 8006e96:	4b07      	ldr	r3, [pc, #28]	; (8006eb4 <configMCO2+0x34>)
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	79fa      	ldrb	r2, [r7, #7]
 8006e9c:	0792      	lsls	r2, r2, #30
 8006e9e:	4611      	mov	r1, r2
 8006ea0:	4a04      	ldr	r2, [pc, #16]	; (8006eb4 <configMCO2+0x34>)
 8006ea2:	430b      	orrs	r3, r1
 8006ea4:	6093      	str	r3, [r2, #8]
}
 8006ea6:	bf00      	nop
 8006ea8:	370c      	adds	r7, #12
 8006eaa:	46bd      	mov	sp, r7
 8006eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb0:	4770      	bx	lr
 8006eb2:	bf00      	nop
 8006eb4:	40023800 	.word	0x40023800

08006eb8 <configMCO2PRE>:

//Funcion que selecciona la seal de reloj saliente del pin MCO1
void configMCO2PRE(uint8_t value)
{
 8006eb8:	b480      	push	{r7}
 8006eba:	b083      	sub	sp, #12
 8006ebc:	af00      	add	r7, sp, #0
 8006ebe:	4603      	mov	r3, r0
 8006ec0:	71fb      	strb	r3, [r7, #7]
	//Selecionamos el prescaler de acuerdo al valor definido
	switch (value){
 8006ec2:	79fb      	ldrb	r3, [r7, #7]
 8006ec4:	3b01      	subs	r3, #1
 8006ec6:	2b04      	cmp	r3, #4
 8006ec8:	d84b      	bhi.n	8006f62 <configMCO2PRE+0xaa>
 8006eca:	a201      	add	r2, pc, #4	; (adr r2, 8006ed0 <configMCO2PRE+0x18>)
 8006ecc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ed0:	08006ee5 	.word	0x08006ee5
 8006ed4:	08006efb 	.word	0x08006efb
 8006ed8:	08006f15 	.word	0x08006f15
 8006edc:	08006f2f 	.word	0x08006f2f
 8006ee0:	08006f49 	.word	0x08006f49
		case 1:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8006ee4:	4b23      	ldr	r3, [pc, #140]	; (8006f74 <configMCO2PRE+0xbc>)
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	4a22      	ldr	r2, [pc, #136]	; (8006f74 <configMCO2PRE+0xbc>)
 8006eea:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8006eee:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b000<<RCC_CFGR_MCO2PRE_Pos);
 8006ef0:	4b20      	ldr	r3, [pc, #128]	; (8006f74 <configMCO2PRE+0xbc>)
 8006ef2:	4a20      	ldr	r2, [pc, #128]	; (8006f74 <configMCO2PRE+0xbc>)
 8006ef4:	689b      	ldr	r3, [r3, #8]
 8006ef6:	6093      	str	r3, [r2, #8]
			break;
 8006ef8:	e035      	b.n	8006f66 <configMCO2PRE+0xae>
		}
		case 2:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8006efa:	4b1e      	ldr	r3, [pc, #120]	; (8006f74 <configMCO2PRE+0xbc>)
 8006efc:	689b      	ldr	r3, [r3, #8]
 8006efe:	4a1d      	ldr	r2, [pc, #116]	; (8006f74 <configMCO2PRE+0xbc>)
 8006f00:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8006f04:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b100<<RCC_CFGR_MCO2PRE_Pos);
 8006f06:	4b1b      	ldr	r3, [pc, #108]	; (8006f74 <configMCO2PRE+0xbc>)
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	4a1a      	ldr	r2, [pc, #104]	; (8006f74 <configMCO2PRE+0xbc>)
 8006f0c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8006f10:	6093      	str	r3, [r2, #8]
			break;
 8006f12:	e028      	b.n	8006f66 <configMCO2PRE+0xae>
		}
		case 3:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8006f14:	4b17      	ldr	r3, [pc, #92]	; (8006f74 <configMCO2PRE+0xbc>)
 8006f16:	689b      	ldr	r3, [r3, #8]
 8006f18:	4a16      	ldr	r2, [pc, #88]	; (8006f74 <configMCO2PRE+0xbc>)
 8006f1a:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8006f1e:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b101<<RCC_CFGR_MCO2PRE_Pos);
 8006f20:	4b14      	ldr	r3, [pc, #80]	; (8006f74 <configMCO2PRE+0xbc>)
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	4a13      	ldr	r2, [pc, #76]	; (8006f74 <configMCO2PRE+0xbc>)
 8006f26:	f043 5320 	orr.w	r3, r3, #671088640	; 0x28000000
 8006f2a:	6093      	str	r3, [r2, #8]
			break;
 8006f2c:	e01b      	b.n	8006f66 <configMCO2PRE+0xae>
		}
		case 4:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8006f2e:	4b11      	ldr	r3, [pc, #68]	; (8006f74 <configMCO2PRE+0xbc>)
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	4a10      	ldr	r2, [pc, #64]	; (8006f74 <configMCO2PRE+0xbc>)
 8006f34:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8006f38:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b110<<RCC_CFGR_MCO2PRE_Pos);
 8006f3a:	4b0e      	ldr	r3, [pc, #56]	; (8006f74 <configMCO2PRE+0xbc>)
 8006f3c:	689b      	ldr	r3, [r3, #8]
 8006f3e:	4a0d      	ldr	r2, [pc, #52]	; (8006f74 <configMCO2PRE+0xbc>)
 8006f40:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 8006f44:	6093      	str	r3, [r2, #8]
			break;
 8006f46:	e00e      	b.n	8006f66 <configMCO2PRE+0xae>
		}
		case 5:
		{
			RCC->CFGR &= ~(0b111<<RCC_CFGR_MCO2PRE_Pos);
 8006f48:	4b0a      	ldr	r3, [pc, #40]	; (8006f74 <configMCO2PRE+0xbc>)
 8006f4a:	689b      	ldr	r3, [r3, #8]
 8006f4c:	4a09      	ldr	r2, [pc, #36]	; (8006f74 <configMCO2PRE+0xbc>)
 8006f4e:	f023 5360 	bic.w	r3, r3, #939524096	; 0x38000000
 8006f52:	6093      	str	r3, [r2, #8]
			RCC->CFGR |= (0b111<<RCC_CFGR_MCO2PRE_Pos);
 8006f54:	4b07      	ldr	r3, [pc, #28]	; (8006f74 <configMCO2PRE+0xbc>)
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	4a06      	ldr	r2, [pc, #24]	; (8006f74 <configMCO2PRE+0xbc>)
 8006f5a:	f043 5360 	orr.w	r3, r3, #939524096	; 0x38000000
 8006f5e:	6093      	str	r3, [r2, #8]
			break;
 8006f60:	e001      	b.n	8006f66 <configMCO2PRE+0xae>
		}
		default:
		{
			__NOP();
 8006f62:	bf00      	nop
			break;
 8006f64:	bf00      	nop
		}
	}

}
 8006f66:	bf00      	nop
 8006f68:	370c      	adds	r7, #12
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f70:	4770      	bx	lr
 8006f72:	bf00      	nop
 8006f74:	40023800 	.word	0x40023800

08006f78 <pwm_Config>:

#include <PwmDriver.h>
#include <PLLDriver.h>

void pwm_Config(PWM_Handler_t *prtPwmHandler)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b082      	sub	sp, #8
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
	//---------------------------1) Activamos la seal de reloj al periferico----------------------------------
	//Registro: APB1ENR

	//Verificamos para TIM2
	if(prtPwmHandler->ptrTIMx==TIM2)
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	689b      	ldr	r3, [r3, #8]
 8006f84:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f88:	d106      	bne.n	8006f98 <pwm_Config+0x20>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		* del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8006f8a:	4b81      	ldr	r3, [pc, #516]	; (8007190 <pwm_Config+0x218>)
 8006f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f8e:	4a80      	ldr	r2, [pc, #512]	; (8007190 <pwm_Config+0x218>)
 8006f90:	f043 0301 	orr.w	r3, r3, #1
 8006f94:	6413      	str	r3, [r2, #64]	; 0x40
 8006f96:	e024      	b.n	8006fe2 <pwm_Config+0x6a>

	}
	//Verificamos para TIM3
	else if(prtPwmHandler->ptrTIMx==TIM3)
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	689b      	ldr	r3, [r3, #8]
 8006f9c:	4a7d      	ldr	r2, [pc, #500]	; (8007194 <pwm_Config+0x21c>)
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d106      	bne.n	8006fb0 <pwm_Config+0x38>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8006fa2:	4b7b      	ldr	r3, [pc, #492]	; (8007190 <pwm_Config+0x218>)
 8006fa4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fa6:	4a7a      	ldr	r2, [pc, #488]	; (8007190 <pwm_Config+0x218>)
 8006fa8:	f043 0302 	orr.w	r3, r3, #2
 8006fac:	6413      	str	r3, [r2, #64]	; 0x40
 8006fae:	e018      	b.n	8006fe2 <pwm_Config+0x6a>

	}
	//Verificamos para TIM4
	else if(prtPwmHandler->ptrTIMx==TIM4)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	4a78      	ldr	r2, [pc, #480]	; (8007198 <pwm_Config+0x220>)
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	d106      	bne.n	8006fc8 <pwm_Config+0x50>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM4EN;
 8006fba:	4b75      	ldr	r3, [pc, #468]	; (8007190 <pwm_Config+0x218>)
 8006fbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fbe:	4a74      	ldr	r2, [pc, #464]	; (8007190 <pwm_Config+0x218>)
 8006fc0:	f043 0304 	orr.w	r3, r3, #4
 8006fc4:	6413      	str	r3, [r2, #64]	; 0x40
 8006fc6:	e00c      	b.n	8006fe2 <pwm_Config+0x6a>

	}
	//Verificamos para TIM5
	else if(prtPwmHandler->ptrTIMx==TIM5)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	689b      	ldr	r3, [r3, #8]
 8006fcc:	4a73      	ldr	r2, [pc, #460]	; (800719c <pwm_Config+0x224>)
 8006fce:	4293      	cmp	r3, r2
 8006fd0:	d106      	bne.n	8006fe0 <pwm_Config+0x68>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR |= RCC_APB1ENR_TIM5EN;
 8006fd2:	4b6f      	ldr	r3, [pc, #444]	; (8007190 <pwm_Config+0x218>)
 8006fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fd6:	4a6e      	ldr	r2, [pc, #440]	; (8007190 <pwm_Config+0x218>)
 8006fd8:	f043 0308 	orr.w	r3, r3, #8
 8006fdc:	6413      	str	r3, [r2, #64]	; 0x40
 8006fde:	e000      	b.n	8006fe2 <pwm_Config+0x6a>

	}
	else
	{
		__NOP();
 8006fe0:	bf00      	nop
	}

	//---------------------------2) Cargamos el valor del dutty------------------------------------
	//Registro: CCRx

	setDuttyCycle(prtPwmHandler);
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f000 fa4c 	bl	8007480 <setDuttyCycle>

	//---------------------------3) Configuracion del CCMRx------------------------------------------
	//Registro: CCMRx

	switch(prtPwmHandler->config.channel)
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	781b      	ldrb	r3, [r3, #0]
 8006fec:	2b03      	cmp	r3, #3
 8006fee:	f200 8118 	bhi.w	8007222 <pwm_Config+0x2aa>
 8006ff2:	a201      	add	r2, pc, #4	; (adr r2, 8006ff8 <pwm_Config+0x80>)
 8006ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ff8:	08007009 	.word	0x08007009
 8006ffc:	0800708b 	.word	0x0800708b
 8007000:	0800710d 	.word	0x0800710d
 8007004:	080071a1 	.word	0x080071a1
	{
	//Configuracion del CCMR1_Channel 1
	case PWM_CHANNEL_1:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC1S;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	689b      	ldr	r3, [r3, #8]
 800700c:	699a      	ldr	r2, [r3, #24]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	689b      	ldr	r3, [r3, #8]
 8007012:	f022 0203 	bic.w	r2, r2, #3
 8007016:	619a      	str	r2, [r3, #24]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR1 &= ~(0b111<<TIM_CCMR1_OC1M_Pos);
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	689b      	ldr	r3, [r3, #8]
 800701c:	699a      	ldr	r2, [r3, #24]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	689b      	ldr	r3, [r3, #8]
 8007022:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8007026:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= (0b110<<TIM_CCMR1_OC1M_Pos);
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	689b      	ldr	r3, [r3, #8]
 800702c:	699a      	ldr	r2, [r3, #24]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	689b      	ldr	r3, [r3, #8]
 8007032:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8007036:	619a      	str	r2, [r3, #24]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC1PE;
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	689b      	ldr	r3, [r3, #8]
 800703c:	699a      	ldr	r2, [r3, #24]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	689b      	ldr	r3, [r3, #8]
 8007042:	f022 0208 	bic.w	r2, r2, #8
 8007046:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1PE;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	689b      	ldr	r3, [r3, #8]
 800704c:	699a      	ldr	r2, [r3, #24]
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	f042 0208 	orr.w	r2, r2, #8
 8007056:	619a      	str	r2, [r3, #24]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	699a      	ldr	r2, [r3, #24]
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	689b      	ldr	r3, [r3, #8]
 8007062:	f022 0204 	bic.w	r2, r2, #4
 8007066:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC1FE;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	689b      	ldr	r3, [r3, #8]
 800706c:	699a      	ldr	r2, [r3, #24]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	689b      	ldr	r3, [r3, #8]
 8007072:	f042 0204 	orr.w	r2, r2, #4
 8007076:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC1CE;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	689b      	ldr	r3, [r3, #8]
 800707c:	699a      	ldr	r2, [r3, #24]
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	689b      	ldr	r3, [r3, #8]
 8007082:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007086:	619a      	str	r2, [r3, #24]

		break;
 8007088:	e0cc      	b.n	8007224 <pwm_Config+0x2ac>
	}
	//Configuracion del CCMR1_Channel 2
	case PWM_CHANNEL_2:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_CC1S;
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	689b      	ldr	r3, [r3, #8]
 800708e:	699a      	ldr	r2, [r3, #24]
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	f022 0203 	bic.w	r2, r2, #3
 8007098:	619a      	str	r2, [r3, #24]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR1 &= ~(0b111<<TIM_CCMR1_OC2M_Pos);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	689b      	ldr	r3, [r3, #8]
 800709e:	699a      	ldr	r2, [r3, #24]
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	689b      	ldr	r3, [r3, #8]
 80070a4:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80070a8:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= (0b110<<TIM_CCMR1_OC2M_Pos);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	689b      	ldr	r3, [r3, #8]
 80070ae:	699a      	ldr	r2, [r3, #24]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	689b      	ldr	r3, [r3, #8]
 80070b4:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 80070b8:	619a      	str	r2, [r3, #24]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC2PE;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	689b      	ldr	r3, [r3, #8]
 80070be:	699a      	ldr	r2, [r3, #24]
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	689b      	ldr	r3, [r3, #8]
 80070c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80070c8:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2PE;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	689b      	ldr	r3, [r3, #8]
 80070ce:	699a      	ldr	r2, [r3, #24]
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	689b      	ldr	r3, [r3, #8]
 80070d4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80070d8:	619a      	str	r2, [r3, #24]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	699a      	ldr	r2, [r3, #24]
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	689b      	ldr	r3, [r3, #8]
 80070e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070e8:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 |= TIM_CCMR1_OC2FE;
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	689b      	ldr	r3, [r3, #8]
 80070ee:	699a      	ldr	r2, [r3, #24]
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	689b      	ldr	r3, [r3, #8]
 80070f4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80070f8:	619a      	str	r2, [r3, #24]
		prtPwmHandler->ptrTIMx->CCMR1 &= ~TIM_CCMR1_OC2CE;
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	689b      	ldr	r3, [r3, #8]
 80070fe:	699a      	ldr	r2, [r3, #24]
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	689b      	ldr	r3, [r3, #8]
 8007104:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007108:	619a      	str	r2, [r3, #24]

		break;
 800710a:	e08b      	b.n	8007224 <pwm_Config+0x2ac>
	}
	//Configuracion del CCMR2_Channel 3
	case PWM_CHANNEL_3:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC3S;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	689b      	ldr	r3, [r3, #8]
 8007110:	69da      	ldr	r2, [r3, #28]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	f022 0203 	bic.w	r2, r2, #3
 800711a:	61da      	str	r2, [r3, #28]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR2 &= ~(0b111<<TIM_CCMR2_OC3M_Pos);
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	689b      	ldr	r3, [r3, #8]
 8007120:	69da      	ldr	r2, [r3, #28]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	689b      	ldr	r3, [r3, #8]
 8007126:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800712a:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= (0b110<<TIM_CCMR2_OC3M_Pos);
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	69da      	ldr	r2, [r3, #28]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800713a:	61da      	str	r2, [r3, #28]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC3PE;
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	689b      	ldr	r3, [r3, #8]
 8007140:	69da      	ldr	r2, [r3, #28]
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	689b      	ldr	r3, [r3, #8]
 8007146:	f022 0208 	bic.w	r2, r2, #8
 800714a:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3PE;
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	689b      	ldr	r3, [r3, #8]
 8007150:	69da      	ldr	r2, [r3, #28]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	f042 0208 	orr.w	r2, r2, #8
 800715a:	61da      	str	r2, [r3, #28]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	689b      	ldr	r3, [r3, #8]
 8007160:	69da      	ldr	r2, [r3, #28]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	689b      	ldr	r3, [r3, #8]
 8007166:	f022 0204 	bic.w	r2, r2, #4
 800716a:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC3FE;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	689b      	ldr	r3, [r3, #8]
 8007170:	69da      	ldr	r2, [r3, #28]
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	689b      	ldr	r3, [r3, #8]
 8007176:	f042 0204 	orr.w	r2, r2, #4
 800717a:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC3CE;
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	689b      	ldr	r3, [r3, #8]
 8007180:	69da      	ldr	r2, [r3, #28]
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800718a:	61da      	str	r2, [r3, #28]

		break;
 800718c:	e04a      	b.n	8007224 <pwm_Config+0x2ac>
 800718e:	bf00      	nop
 8007190:	40023800 	.word	0x40023800
 8007194:	40000400 	.word	0x40000400
 8007198:	40000800 	.word	0x40000800
 800719c:	40000c00 	.word	0x40000c00
	}
	//Configuracion del CCMR2_Channel 4
	case PWM_CHANNEL_4:
	{
		//Selecionamos el canal como salida
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_CC4S;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	69da      	ldr	r2, [r3, #28]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	689b      	ldr	r3, [r3, #8]
 80071aa:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80071ae:	61da      	str	r2, [r3, #28]
		//configuramos el canal como PWM
		prtPwmHandler->ptrTIMx->CCMR2 &= ~(0b111<<TIM_CCMR2_OC4M_Pos);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	689b      	ldr	r3, [r3, #8]
 80071b4:	69da      	ldr	r2, [r3, #28]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	689b      	ldr	r3, [r3, #8]
 80071ba:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80071be:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= (0b110<<TIM_CCMR2_OC4M_Pos);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	689b      	ldr	r3, [r3, #8]
 80071c4:	69da      	ldr	r2, [r3, #28]
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	f442 42c0 	orr.w	r2, r2, #24576	; 0x6000
 80071ce:	61da      	str	r2, [r3, #28]
		//Activamos la funcionalidad de pre-load
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC4PE;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	689b      	ldr	r3, [r3, #8]
 80071d4:	69da      	ldr	r2, [r3, #28]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	689b      	ldr	r3, [r3, #8]
 80071da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80071de:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4PE;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	689b      	ldr	r3, [r3, #8]
 80071e4:	69da      	ldr	r2, [r3, #28]
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	689b      	ldr	r3, [r3, #8]
 80071ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80071ee:	61da      	str	r2, [r3, #28]
		//Configuracion adicional
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	689b      	ldr	r3, [r3, #8]
 80071f4:	69da      	ldr	r2, [r3, #28]
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	689b      	ldr	r3, [r3, #8]
 80071fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071fe:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 |= TIM_CCMR2_OC4FE;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	689b      	ldr	r3, [r3, #8]
 8007204:	69da      	ldr	r2, [r3, #28]
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800720e:	61da      	str	r2, [r3, #28]
		prtPwmHandler->ptrTIMx->CCMR2 &= ~TIM_CCMR2_OC4CE;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	689b      	ldr	r3, [r3, #8]
 8007214:	69da      	ldr	r2, [r3, #28]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	689b      	ldr	r3, [r3, #8]
 800721a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800721e:	61da      	str	r2, [r3, #28]

		break;
 8007220:	e000      	b.n	8007224 <pwm_Config+0x2ac>
	}
	default:
	{
		break;
 8007222:	bf00      	nop
	}

	//---------------------------4) Definicion de la polaridad------------------------------------------
	//Registro: CCER

	statusPolarityPWM(prtPwmHandler, prtPwmHandler->config.polarity);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	791b      	ldrb	r3, [r3, #4]
 8007228:	4619      	mov	r1, r3
 800722a:	6878      	ldr	r0, [r7, #4]
 800722c:	f000 f896 	bl	800735c <statusPolarityPWM>

}
 8007230:	bf00      	nop
 8007232:	3708      	adds	r7, #8
 8007234:	46bd      	mov	sp, r7
 8007236:	bd80      	pop	{r7, pc}

08007238 <statusInOutPWM>:

//Activamos o desactivamos la seal PWM
void statusInOutPWM(PWM_Handler_t *prtPwmHandler, uint8_t status)
{
 8007238:	b480      	push	{r7}
 800723a:	b083      	sub	sp, #12
 800723c:	af00      	add	r7, sp, #0
 800723e:	6078      	str	r0, [r7, #4]
 8007240:	460b      	mov	r3, r1
 8007242:	70fb      	strb	r3, [r7, #3]
	switch(prtPwmHandler->config.channel)
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	2b03      	cmp	r3, #3
 800724a:	d87f      	bhi.n	800734c <statusInOutPWM+0x114>
 800724c:	a201      	add	r2, pc, #4	; (adr r2, 8007254 <statusInOutPWM+0x1c>)
 800724e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007252:	bf00      	nop
 8007254:	08007265 	.word	0x08007265
 8007258:	0800729f 	.word	0x0800729f
 800725c:	080072d9 	.word	0x080072d9
 8007260:	08007313 	.word	0x08007313
	{
	//Activamos el Canal 1
	case PWM_CHANNEL_1:
	{
		if (status==CHANNEL_ENABLE)
 8007264:	78fb      	ldrb	r3, [r7, #3]
 8007266:	2b01      	cmp	r3, #1
 8007268:	d110      	bne.n	800728c <statusInOutPWM+0x54>
		{
			//Activamos el canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1E;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	689b      	ldr	r3, [r3, #8]
 800726e:	6a1a      	ldr	r2, [r3, #32]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	689b      	ldr	r3, [r3, #8]
 8007274:	f022 0201 	bic.w	r2, r2, #1
 8007278:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1E;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	689b      	ldr	r3, [r3, #8]
 800727e:	6a1a      	ldr	r2, [r3, #32]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	f042 0201 	orr.w	r2, r2, #1
 8007288:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1E;
		}
		break;
 800728a:	e060      	b.n	800734e <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1E;
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	689b      	ldr	r3, [r3, #8]
 8007290:	6a1a      	ldr	r2, [r3, #32]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	689b      	ldr	r3, [r3, #8]
 8007296:	f022 0201 	bic.w	r2, r2, #1
 800729a:	621a      	str	r2, [r3, #32]
		break;
 800729c:	e057      	b.n	800734e <statusInOutPWM+0x116>
	}
	//Activamos el Canal 2
	case PWM_CHANNEL_2:
	{
		if (status==CHANNEL_ENABLE)
 800729e:	78fb      	ldrb	r3, [r7, #3]
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	d110      	bne.n	80072c6 <statusInOutPWM+0x8e>
		{
			//Activamos el canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2E;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	689b      	ldr	r3, [r3, #8]
 80072a8:	6a1a      	ldr	r2, [r3, #32]
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	689b      	ldr	r3, [r3, #8]
 80072ae:	f022 0210 	bic.w	r2, r2, #16
 80072b2:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2E;
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	689b      	ldr	r3, [r3, #8]
 80072b8:	6a1a      	ldr	r2, [r3, #32]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	689b      	ldr	r3, [r3, #8]
 80072be:	f042 0210 	orr.w	r2, r2, #16
 80072c2:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2E;
		}
		break;
 80072c4:	e043      	b.n	800734e <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2E;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	689b      	ldr	r3, [r3, #8]
 80072ca:	6a1a      	ldr	r2, [r3, #32]
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f022 0210 	bic.w	r2, r2, #16
 80072d4:	621a      	str	r2, [r3, #32]
		break;
 80072d6:	e03a      	b.n	800734e <statusInOutPWM+0x116>
	}
	//Activamos el Canal 3
	case PWM_CHANNEL_3:
	{
		if (status==CHANNEL_ENABLE)
 80072d8:	78fb      	ldrb	r3, [r7, #3]
 80072da:	2b01      	cmp	r3, #1
 80072dc:	d110      	bne.n	8007300 <statusInOutPWM+0xc8>
		{
			//Activamos el canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3E;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	689b      	ldr	r3, [r3, #8]
 80072e2:	6a1a      	ldr	r2, [r3, #32]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	689b      	ldr	r3, [r3, #8]
 80072e8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80072ec:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3E;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	689b      	ldr	r3, [r3, #8]
 80072f2:	6a1a      	ldr	r2, [r3, #32]
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	689b      	ldr	r3, [r3, #8]
 80072f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80072fc:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3E;
		}
		break;
 80072fe:	e026      	b.n	800734e <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3E;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	6a1a      	ldr	r2, [r3, #32]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	689b      	ldr	r3, [r3, #8]
 800730a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800730e:	621a      	str	r2, [r3, #32]
		break;
 8007310:	e01d      	b.n	800734e <statusInOutPWM+0x116>
	}
	//Activamos el Canal 4
	case PWM_CHANNEL_4:
	{
		if (status==CHANNEL_ENABLE)
 8007312:	78fb      	ldrb	r3, [r7, #3]
 8007314:	2b01      	cmp	r3, #1
 8007316:	d110      	bne.n	800733a <statusInOutPWM+0x102>
		{
			//Activamos el canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4E;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	6a1a      	ldr	r2, [r3, #32]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007326:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4E;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	689b      	ldr	r3, [r3, #8]
 800732c:	6a1a      	ldr	r2, [r3, #32]
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007336:	621a      	str	r2, [r3, #32]
		else
		{
			//Desactivamos el canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4E;
		}
		break;
 8007338:	e009      	b.n	800734e <statusInOutPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4E;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	689b      	ldr	r3, [r3, #8]
 800733e:	6a1a      	ldr	r2, [r3, #32]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	689b      	ldr	r3, [r3, #8]
 8007344:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007348:	621a      	str	r2, [r3, #32]
		break;
 800734a:	e000      	b.n	800734e <statusInOutPWM+0x116>
	}
	default:
	{
		break;
 800734c:	bf00      	nop
	}
	}
}
 800734e:	bf00      	nop
 8007350:	370c      	adds	r7, #12
 8007352:	46bd      	mov	sp, r7
 8007354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007358:	4770      	bx	lr
 800735a:	bf00      	nop

0800735c <statusPolarityPWM>:


void statusPolarityPWM(PWM_Handler_t *prtPwmHandler, uint8_t status)
{
 800735c:	b480      	push	{r7}
 800735e:	b083      	sub	sp, #12
 8007360:	af00      	add	r7, sp, #0
 8007362:	6078      	str	r0, [r7, #4]
 8007364:	460b      	mov	r3, r1
 8007366:	70fb      	strb	r3, [r7, #3]
	switch(prtPwmHandler->config.channel)
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	781b      	ldrb	r3, [r3, #0]
 800736c:	2b03      	cmp	r3, #3
 800736e:	d87f      	bhi.n	8007470 <statusPolarityPWM+0x114>
 8007370:	a201      	add	r2, pc, #4	; (adr r2, 8007378 <statusPolarityPWM+0x1c>)
 8007372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007376:	bf00      	nop
 8007378:	08007389 	.word	0x08007389
 800737c:	080073c3 	.word	0x080073c3
 8007380:	080073fd 	.word	0x080073fd
 8007384:	08007437 	.word	0x08007437
	{
	//Definimos la polaridad del Canal 1
	case PWM_CHANNEL_1:
	{
		if (status==POLARITY_LOW)
 8007388:	78fb      	ldrb	r3, [r7, #3]
 800738a:	2b01      	cmp	r3, #1
 800738c:	d110      	bne.n	80073b0 <statusPolarityPWM+0x54>
		{
			//Polaridad low del canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1P;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	689b      	ldr	r3, [r3, #8]
 8007392:	6a1a      	ldr	r2, [r3, #32]
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	689b      	ldr	r3, [r3, #8]
 8007398:	f022 0202 	bic.w	r2, r2, #2
 800739c:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC1P;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	689b      	ldr	r3, [r3, #8]
 80073a2:	6a1a      	ldr	r2, [r3, #32]
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	689b      	ldr	r3, [r3, #8]
 80073a8:	f042 0202 	orr.w	r2, r2, #2
 80073ac:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 1
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1P;
		}
		break;
 80073ae:	e060      	b.n	8007472 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC1P;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	689b      	ldr	r3, [r3, #8]
 80073b4:	6a1a      	ldr	r2, [r3, #32]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	689b      	ldr	r3, [r3, #8]
 80073ba:	f022 0202 	bic.w	r2, r2, #2
 80073be:	621a      	str	r2, [r3, #32]
		break;
 80073c0:	e057      	b.n	8007472 <statusPolarityPWM+0x116>
	}
	//Definimos la polaridad del Canal 2
	case PWM_CHANNEL_2:
	{
		if (status==POLARITY_LOW)
 80073c2:	78fb      	ldrb	r3, [r7, #3]
 80073c4:	2b01      	cmp	r3, #1
 80073c6:	d110      	bne.n	80073ea <statusPolarityPWM+0x8e>
		{
			//Polaridad low del canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2P;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	689b      	ldr	r3, [r3, #8]
 80073cc:	6a1a      	ldr	r2, [r3, #32]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	689b      	ldr	r3, [r3, #8]
 80073d2:	f022 0220 	bic.w	r2, r2, #32
 80073d6:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC2P;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	689b      	ldr	r3, [r3, #8]
 80073dc:	6a1a      	ldr	r2, [r3, #32]
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	689b      	ldr	r3, [r3, #8]
 80073e2:	f042 0220 	orr.w	r2, r2, #32
 80073e6:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 2
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2P;
		}
		break;
 80073e8:	e043      	b.n	8007472 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC2P;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	689b      	ldr	r3, [r3, #8]
 80073ee:	6a1a      	ldr	r2, [r3, #32]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	689b      	ldr	r3, [r3, #8]
 80073f4:	f022 0220 	bic.w	r2, r2, #32
 80073f8:	621a      	str	r2, [r3, #32]
		break;
 80073fa:	e03a      	b.n	8007472 <statusPolarityPWM+0x116>
	}
	//Definimos la polaridad del Canal 3
	case PWM_CHANNEL_3:
	{
		if (status==POLARITY_LOW)
 80073fc:	78fb      	ldrb	r3, [r7, #3]
 80073fe:	2b01      	cmp	r3, #1
 8007400:	d110      	bne.n	8007424 <statusPolarityPWM+0xc8>
		{
			//Polaridad low del canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3P;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	6a1a      	ldr	r2, [r3, #32]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007410:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC3P;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	689b      	ldr	r3, [r3, #8]
 8007416:	6a1a      	ldr	r2, [r3, #32]
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	689b      	ldr	r3, [r3, #8]
 800741c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007420:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 3
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3P;
		}
		break;
 8007422:	e026      	b.n	8007472 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC3P;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	689b      	ldr	r3, [r3, #8]
 8007428:	6a1a      	ldr	r2, [r3, #32]
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	689b      	ldr	r3, [r3, #8]
 800742e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007432:	621a      	str	r2, [r3, #32]
		break;
 8007434:	e01d      	b.n	8007472 <statusPolarityPWM+0x116>
	}
	//Definimos la polaridad del Canal 4
	case PWM_CHANNEL_4:
	{
		if (status==POLARITY_LOW)
 8007436:	78fb      	ldrb	r3, [r7, #3]
 8007438:	2b01      	cmp	r3, #1
 800743a:	d110      	bne.n	800745e <statusPolarityPWM+0x102>
		{
			//Polaridad low del canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4P;
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	6a1a      	ldr	r2, [r3, #32]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	689b      	ldr	r3, [r3, #8]
 8007446:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800744a:	621a      	str	r2, [r3, #32]
			prtPwmHandler->ptrTIMx->CCER |= TIM_CCER_CC4P;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	689b      	ldr	r3, [r3, #8]
 8007450:	6a1a      	ldr	r2, [r3, #32]
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800745a:	621a      	str	r2, [r3, #32]
		else
		{
			//Polaridad high del canal 4
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4P;
		}
		break;
 800745c:	e009      	b.n	8007472 <statusPolarityPWM+0x116>
			prtPwmHandler->ptrTIMx->CCER &= ~TIM_CCER_CC4P;
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	6a1a      	ldr	r2, [r3, #32]
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	689b      	ldr	r3, [r3, #8]
 8007468:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800746c:	621a      	str	r2, [r3, #32]
		break;
 800746e:	e000      	b.n	8007472 <statusPolarityPWM+0x116>
	}
	default:
	{
		break;
 8007470:	bf00      	nop
	}
	}

}
 8007472:	bf00      	nop
 8007474:	370c      	adds	r7, #12
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop

08007480 <setDuttyCycle>:

//Configuracion del DuttyCicle
void setDuttyCycle(PWM_Handler_t *prtPwmHandler)
{
 8007480:	b480      	push	{r7}
 8007482:	b083      	sub	sp, #12
 8007484:	af00      	add	r7, sp, #0
 8007486:	6078      	str	r0, [r7, #4]
	//Selecionamos el canal para configurar el dutty
	switch(prtPwmHandler->config.channel)
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	781b      	ldrb	r3, [r3, #0]
 800748c:	2b03      	cmp	r3, #3
 800748e:	d823      	bhi.n	80074d8 <setDuttyCycle+0x58>
 8007490:	a201      	add	r2, pc, #4	; (adr r2, 8007498 <setDuttyCycle+0x18>)
 8007492:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007496:	bf00      	nop
 8007498:	080074a9 	.word	0x080074a9
 800749c:	080074b5 	.word	0x080074b5
 80074a0:	080074c1 	.word	0x080074c1
 80074a4:	080074cd 	.word	0x080074cd
	{

	case PWM_CHANNEL_1:
	{
		prtPwmHandler->ptrTIMx->CCR1 = prtPwmHandler->config.duttyCicle;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	885a      	ldrh	r2, [r3, #2]
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	689b      	ldr	r3, [r3, #8]
 80074b0:	635a      	str	r2, [r3, #52]	; 0x34
		break;
 80074b2:	e012      	b.n	80074da <setDuttyCycle+0x5a>
	}
	case PWM_CHANNEL_2:
	{
		prtPwmHandler->ptrTIMx->CCR2 = prtPwmHandler->config.duttyCicle;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	885a      	ldrh	r2, [r3, #2]
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	689b      	ldr	r3, [r3, #8]
 80074bc:	639a      	str	r2, [r3, #56]	; 0x38
		break;
 80074be:	e00c      	b.n	80074da <setDuttyCycle+0x5a>
	}
	case PWM_CHANNEL_3:
	{
		prtPwmHandler->ptrTIMx->CCR3 = prtPwmHandler->config.duttyCicle;
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	885a      	ldrh	r2, [r3, #2]
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	63da      	str	r2, [r3, #60]	; 0x3c
		break;
 80074ca:	e006      	b.n	80074da <setDuttyCycle+0x5a>
	}
	case PWM_CHANNEL_4:
	{
		prtPwmHandler->ptrTIMx->CCR4 = prtPwmHandler->config.duttyCicle;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	885a      	ldrh	r2, [r3, #2]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	641a      	str	r2, [r3, #64]	; 0x40
		break;
 80074d6:	e000      	b.n	80074da <setDuttyCycle+0x5a>
	}
	default:
	{
		break;
 80074d8:	bf00      	nop
	}
	}

}
 80074da:	bf00      	nop
 80074dc:	370c      	adds	r7, #12
 80074de:	46bd      	mov	sp, r7
 80074e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e4:	4770      	bx	lr
 80074e6:	bf00      	nop

080074e8 <updateDuttyCyclePercentageFloat>:
	setDuttyCycle(prtPwmHandler);
}

//Actualizacion del Dutty con porcentaje decimal
void updateDuttyCyclePercentageFloat(PWM_Handler_t *prtPwmHandler, float newDuttyPercentage)
{
 80074e8:	b580      	push	{r7, lr}
 80074ea:	b082      	sub	sp, #8
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
 80074f0:	ed87 0a00 	vstr	s0, [r7]
	//Establecemos el nuevo valor del duttycicle en la configuracion del PWM
	prtPwmHandler->config.duttyCicle = (uint16_t) ((prtPwmHandler->ptrTIMx->ARR)/100)*(newDuttyPercentage);
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074fa:	4a0d      	ldr	r2, [pc, #52]	; (8007530 <updateDuttyCyclePercentageFloat+0x48>)
 80074fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007500:	095b      	lsrs	r3, r3, #5
 8007502:	b29b      	uxth	r3, r3
 8007504:	ee07 3a90 	vmov	s15, r3
 8007508:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800750c:	edd7 7a00 	vldr	s15, [r7]
 8007510:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007514:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007518:	ee17 3a90 	vmov	r3, s15
 800751c:	b29a      	uxth	r2, r3
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	805a      	strh	r2, [r3, #2]
	//Cargamos la nueva configuracion
	setDuttyCycle(prtPwmHandler);
 8007522:	6878      	ldr	r0, [r7, #4]
 8007524:	f7ff ffac 	bl	8007480 <setDuttyCycle>
}
 8007528:	bf00      	nop
 800752a:	3708      	adds	r7, #8
 800752c:	46bd      	mov	sp, r7
 800752e:	bd80      	pop	{r7, pc}
 8007530:	51eb851f 	.word	0x51eb851f

08007534 <__NVIC_EnableIRQ>:
{
 8007534:	b480      	push	{r7}
 8007536:	b083      	sub	sp, #12
 8007538:	af00      	add	r7, sp, #0
 800753a:	4603      	mov	r3, r0
 800753c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800753e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007542:	2b00      	cmp	r3, #0
 8007544:	db0b      	blt.n	800755e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007546:	79fb      	ldrb	r3, [r7, #7]
 8007548:	f003 021f 	and.w	r2, r3, #31
 800754c:	4907      	ldr	r1, [pc, #28]	; (800756c <__NVIC_EnableIRQ+0x38>)
 800754e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007552:	095b      	lsrs	r3, r3, #5
 8007554:	2001      	movs	r0, #1
 8007556:	fa00 f202 	lsl.w	r2, r0, r2
 800755a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800755e:	bf00      	nop
 8007560:	370c      	adds	r7, #12
 8007562:	46bd      	mov	sp, r7
 8007564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007568:	4770      	bx	lr
 800756a:	bf00      	nop
 800756c:	e000e100 	.word	0xe000e100

08007570 <config_SysTick_ms>:
uint64_t ticks_start = 0;
uint64_t ticks_counting = 0;

//Funcion para la configurar del Systick
void config_SysTick_ms(void)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b082      	sub	sp, #8
 8007574:	af00      	add	r7, sp, #0
	//Reiniciamos el valor de la variable que cuenta el tiempo
	ticks = 0;
 8007576:	4919      	ldr	r1, [pc, #100]	; (80075dc <config_SysTick_ms+0x6c>)
 8007578:	f04f 0200 	mov.w	r2, #0
 800757c:	f04f 0300 	mov.w	r3, #0
 8007580:	e9c1 2300 	strd	r2, r3, [r1]

	/*Cargamos el valor del limite de incrementos que representa 1ms
	 * Depende de la seal de reloj interno del MCU
	 */

	uint8_t clock = getConfigPLL();  	     //Obtenemos la velocidad de reloj del sistema
 8007584:	f7ff fc48 	bl	8006e18 <getConfigPLL>
 8007588:	4603      	mov	r3, r0
 800758a:	71fb      	strb	r3, [r7, #7]
	SysTick->LOAD = clock*1000;              //Cargamos el valor correspondiente a 1 ms
 800758c:	79fb      	ldrb	r3, [r7, #7]
 800758e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007592:	fb03 f202 	mul.w	r2, r3, r2
 8007596:	4b12      	ldr	r3, [pc, #72]	; (80075e0 <config_SysTick_ms+0x70>)
 8007598:	605a      	str	r2, [r3, #4]
//		break;
//	}
//	}

	//Limpiamos el valor actual del Systick
	SysTick->VAL = 0;
 800759a:	4b11      	ldr	r3, [pc, #68]	; (80075e0 <config_SysTick_ms+0x70>)
 800759c:	2200      	movs	r2, #0
 800759e:	609a      	str	r2, [r3, #8]

	//Configuramos el relog interno como el reloj para el timer
	SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk;
 80075a0:	4b0f      	ldr	r3, [pc, #60]	; (80075e0 <config_SysTick_ms+0x70>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a0e      	ldr	r2, [pc, #56]	; (80075e0 <config_SysTick_ms+0x70>)
 80075a6:	f043 0304 	orr.w	r3, r3, #4
 80075aa:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80075ac:	b672      	cpsid	i
}
 80075ae:	bf00      	nop
	//Desactivamos las interrupciones globales

	__disable_irq();

	//Matriculamos la interrupcion en el NVIC
	NVIC_EnableIRQ(SysTick_IRQn);
 80075b0:	f04f 30ff 	mov.w	r0, #4294967295
 80075b4:	f7ff ffbe 	bl	8007534 <__NVIC_EnableIRQ>
	//Activamos la interrupcion debido al conteo a cero del SysTick
	SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk;
 80075b8:	4b09      	ldr	r3, [pc, #36]	; (80075e0 <config_SysTick_ms+0x70>)
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a08      	ldr	r2, [pc, #32]	; (80075e0 <config_SysTick_ms+0x70>)
 80075be:	f043 0302 	orr.w	r3, r3, #2
 80075c2:	6013      	str	r3, [r2, #0]
	//Actimos el timer
	SysTick->CTRL |= SysTick_CTRL_ENABLE_Msk;
 80075c4:	4b06      	ldr	r3, [pc, #24]	; (80075e0 <config_SysTick_ms+0x70>)
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	4a05      	ldr	r2, [pc, #20]	; (80075e0 <config_SysTick_ms+0x70>)
 80075ca:	f043 0301 	orr.w	r3, r3, #1
 80075ce:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80075d0:	b662      	cpsie	i
}
 80075d2:	bf00      	nop
	//Activamos las interrupciones globales
	__enable_irq();

}
 80075d4:	bf00      	nop
 80075d6:	3708      	adds	r7, #8
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}
 80075dc:	200094a0 	.word	0x200094a0
 80075e0:	e000e010 	.word	0xe000e010

080075e4 <getTicksMs>:

//Funcion que retorna el tiempo en ms transcurrido desde que que inicio el SysTick
uint64_t getTicksMs(void)
{
 80075e4:	b480      	push	{r7}
 80075e6:	af00      	add	r7, sp, #0
	return ticks;
 80075e8:	4b04      	ldr	r3, [pc, #16]	; (80075fc <getTicksMs+0x18>)
 80075ea:	e9d3 2300 	ldrd	r2, r3, [r3]
}
 80075ee:	4610      	mov	r0, r2
 80075f0:	4619      	mov	r1, r3
 80075f2:	46bd      	mov	sp, r7
 80075f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075f8:	4770      	bx	lr
 80075fa:	bf00      	nop
 80075fc:	200094a0 	.word	0x200094a0

08007600 <delay_ms>:

//Funcion que genera un delay de ms
void delay_ms(uint32_t wait_time_ms)
{
 8007600:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007604:	b082      	sub	sp, #8
 8007606:	af00      	add	r7, sp, #0
 8007608:	6078      	str	r0, [r7, #4]
	//Guardamos el valor de ticks transcurridos hasta el momento
	ticks_start = getTicksMs();
 800760a:	f7ff ffeb 	bl	80075e4 <getTicksMs>
 800760e:	4602      	mov	r2, r0
 8007610:	460b      	mov	r3, r1
 8007612:	4914      	ldr	r1, [pc, #80]	; (8007664 <delay_ms+0x64>)
 8007614:	e9c1 2300 	strd	r2, r3, [r1]
	//Guardamos tambien el valor de ticks transcurridos hasta el momento en una nueva variable
	ticks_counting = getTicksMs();
 8007618:	f7ff ffe4 	bl	80075e4 <getTicksMs>
 800761c:	4602      	mov	r2, r0
 800761e:	460b      	mov	r3, r1
 8007620:	4911      	ldr	r1, [pc, #68]	; (8007668 <delay_ms+0x68>)
 8007622:	e9c1 2300 	strd	r2, r3, [r1]

	//Realizamos un while que espera que se cumpla el tiempo asignado
	while(ticks_counting<(ticks_start+(uint64_t)wait_time_ms))
 8007626:	e006      	b.n	8007636 <delay_ms+0x36>
	{
		//Actualizamos el valor
		ticks_counting = getTicksMs();
 8007628:	f7ff ffdc 	bl	80075e4 <getTicksMs>
 800762c:	4602      	mov	r2, r0
 800762e:	460b      	mov	r3, r1
 8007630:	490d      	ldr	r1, [pc, #52]	; (8007668 <delay_ms+0x68>)
 8007632:	e9c1 2300 	strd	r2, r3, [r1]
	while(ticks_counting<(ticks_start+(uint64_t)wait_time_ms))
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2200      	movs	r2, #0
 800763a:	4698      	mov	r8, r3
 800763c:	4691      	mov	r9, r2
 800763e:	4b09      	ldr	r3, [pc, #36]	; (8007664 <delay_ms+0x64>)
 8007640:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007644:	eb18 0402 	adds.w	r4, r8, r2
 8007648:	eb49 0503 	adc.w	r5, r9, r3
 800764c:	4b06      	ldr	r3, [pc, #24]	; (8007668 <delay_ms+0x68>)
 800764e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007652:	42a2      	cmp	r2, r4
 8007654:	41ab      	sbcs	r3, r5
 8007656:	d3e7      	bcc.n	8007628 <delay_ms+0x28>
	}
}
 8007658:	bf00      	nop
 800765a:	bf00      	nop
 800765c:	3708      	adds	r7, #8
 800765e:	46bd      	mov	sp, r7
 8007660:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007664:	200094a8 	.word	0x200094a8
 8007668:	200094b0 	.word	0x200094b0

0800766c <SysTick_Handler>:

/* Cuando se produce una interrupcion en el NVIC debido SysTick, apuntara a esta
 * funcion en el vector de interrupciones
 */
void SysTick_Handler(void)
{
 800766c:	b480      	push	{r7}
 800766e:	af00      	add	r7, sp, #0
	//Verificamos que la interrupcion se lance
	if(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)
 8007670:	4b0c      	ldr	r3, [pc, #48]	; (80076a4 <SysTick_Handler+0x38>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007678:	2b00      	cmp	r3, #0
 800767a:	d00e      	beq.n	800769a <SysTick_Handler+0x2e>
	{
		//Limpiamos la bandera
		SysTick->CTRL &= ~ SysTick_CTRL_COUNTFLAG_Msk;
 800767c:	4b09      	ldr	r3, [pc, #36]	; (80076a4 <SysTick_Handler+0x38>)
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	4a08      	ldr	r2, [pc, #32]	; (80076a4 <SysTick_Handler+0x38>)
 8007682:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007686:	6013      	str	r3, [r2, #0]

		//Incrementamos en 1 el contador
		ticks++;
 8007688:	4b07      	ldr	r3, [pc, #28]	; (80076a8 <SysTick_Handler+0x3c>)
 800768a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768e:	1c50      	adds	r0, r2, #1
 8007690:	f143 0100 	adc.w	r1, r3, #0
 8007694:	4b04      	ldr	r3, [pc, #16]	; (80076a8 <SysTick_Handler+0x3c>)
 8007696:	e9c3 0100 	strd	r0, r1, [r3]
	}
}
 800769a:	bf00      	nop
 800769c:	46bd      	mov	sp, r7
 800769e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a2:	4770      	bx	lr
 80076a4:	e000e010 	.word	0xe000e010
 80076a8:	200094a0 	.word	0x200094a0

080076ac <__NVIC_EnableIRQ>:
{
 80076ac:	b480      	push	{r7}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	4603      	mov	r3, r0
 80076b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80076b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	db0b      	blt.n	80076d6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80076be:	79fb      	ldrb	r3, [r7, #7]
 80076c0:	f003 021f 	and.w	r2, r3, #31
 80076c4:	4907      	ldr	r1, [pc, #28]	; (80076e4 <__NVIC_EnableIRQ+0x38>)
 80076c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80076ca:	095b      	lsrs	r3, r3, #5
 80076cc:	2001      	movs	r0, #1
 80076ce:	fa00 f202 	lsl.w	r2, r0, r2
 80076d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80076d6:	bf00      	nop
 80076d8:	370c      	adds	r7, #12
 80076da:	46bd      	mov	sp, r7
 80076dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076e0:	4770      	bx	lr
 80076e2:	bf00      	nop
 80076e4:	e000e100 	.word	0xe000e100

080076e8 <USART_Config>:
uint8_t posChar = 0;                                 //Variable para recorrer el String
uint8_t typeWriteTXE = 0;                            //Variable que selecciona el tipo entre string y caracter

//Funcion para cargar la configuracion del periferico USART
void USART_Config(USART_Handler_t *ptrUsartHandler)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b084      	sub	sp, #16
 80076ec:	af00      	add	r7, sp, #0
 80076ee:	6078      	str	r0, [r7, #4]
	//---------------------------------1) Activamos el periferico------------------------------------------
	//Registro: APB1ENR
	//Registro: APB2ENR

	if(ptrUsartHandler->ptrUSARTx == USART1)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	4a8f      	ldr	r2, [pc, #572]	; (8007934 <USART_Config+0x24c>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d107      	bne.n	800770a <USART_Config+0x22>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB2ENR = RCC_APB2ENR_USART1EN;
 80076fa:	4b8f      	ldr	r3, [pc, #572]	; (8007938 <USART_Config+0x250>)
 80076fc:	2210      	movs	r2, #16
 80076fe:	645a      	str	r2, [r3, #68]	; 0x44
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART1Used = ptrUsartHandler->ptrUSARTx;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	689b      	ldr	r3, [r3, #8]
 8007704:	4a8d      	ldr	r2, [pc, #564]	; (800793c <USART_Config+0x254>)
 8007706:	6013      	str	r3, [r2, #0]
 8007708:	e019      	b.n	800773e <USART_Config+0x56>
	}

	else if(ptrUsartHandler->ptrUSARTx == USART2)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	689b      	ldr	r3, [r3, #8]
 800770e:	4a8c      	ldr	r2, [pc, #560]	; (8007940 <USART_Config+0x258>)
 8007710:	4293      	cmp	r3, r2
 8007712:	d108      	bne.n	8007726 <USART_Config+0x3e>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB1ENR = RCC_APB1ENR_USART2EN;
 8007714:	4b88      	ldr	r3, [pc, #544]	; (8007938 <USART_Config+0x250>)
 8007716:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800771a:	641a      	str	r2, [r3, #64]	; 0x40
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART2Used = ptrUsartHandler->ptrUSARTx;
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	689b      	ldr	r3, [r3, #8]
 8007720:	4a88      	ldr	r2, [pc, #544]	; (8007944 <USART_Config+0x25c>)
 8007722:	6013      	str	r3, [r2, #0]
 8007724:	e00b      	b.n	800773e <USART_Config+0x56>
	}

	else if(ptrUsartHandler->ptrUSARTx == USART6)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	689b      	ldr	r3, [r3, #8]
 800772a:	4a87      	ldr	r2, [pc, #540]	; (8007948 <USART_Config+0x260>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d106      	bne.n	800773e <USART_Config+0x56>
	{
		/*Activamos el periferico escribiendo un 1 deacuerdo a la posicion
		 * del periferico en el registro*/
		RCC->APB2ENR = RCC_APB2ENR_USART6EN;
 8007730:	4b81      	ldr	r3, [pc, #516]	; (8007938 <USART_Config+0x250>)
 8007732:	2220      	movs	r2, #32
 8007734:	645a      	str	r2, [r3, #68]	; 0x44
		//Guardamos una referencia al periferico que estamos utilizando
		ptrUSART6Used = ptrUsartHandler->ptrUSARTx;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	689b      	ldr	r3, [r3, #8]
 800773a:	4a84      	ldr	r2, [pc, #528]	; (800794c <USART_Config+0x264>)
 800773c:	6013      	str	r3, [r2, #0]

	//-------------------------------2) Limpieza de registros ------------------------------------------
	//Registro: CR1
	//Registro: CR2

	ptrUsartHandler->ptrUSARTx->CR1 = 0;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	689b      	ldr	r3, [r3, #8]
 8007742:	2200      	movs	r2, #0
 8007744:	60da      	str	r2, [r3, #12]
	ptrUsartHandler->ptrUSARTx->CR2 = 0;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	689b      	ldr	r3, [r3, #8]
 800774a:	2200      	movs	r2, #0
 800774c:	611a      	str	r2, [r3, #16]

	//-------------------------3) Configuracion del parity y tamao de dato ------------------------------
	//Registro: CR1

	//Verificamos si la paridad esta activada
	if(ptrUsartHandler->USART_Config.USART_parity != USART_PARITY_NONE)
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	789b      	ldrb	r3, [r3, #2]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d03d      	beq.n	80077d2 <USART_Config+0xea>
	{
		//Activamos Parity control Enable PCE
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	689b      	ldr	r3, [r3, #8]
 800775a:	68da      	ldr	r2, [r3, #12]
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	689b      	ldr	r3, [r3, #8]
 8007760:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007764:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PCE;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	689b      	ldr	r3, [r3, #8]
 800776a:	68da      	ldr	r2, [r3, #12]
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	689b      	ldr	r3, [r3, #8]
 8007770:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007774:	60da      	str	r2, [r3, #12]

		//Definimos un tamao de datos de 9 bits M = 1
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	689b      	ldr	r3, [r3, #8]
 800777a:	68da      	ldr	r2, [r3, #12]
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007784:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_M;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	689b      	ldr	r3, [r3, #8]
 800778a:	68da      	ldr	r2, [r3, #12]
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	689b      	ldr	r3, [r3, #8]
 8007790:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007794:	60da      	str	r2, [r3, #12]

		//Verificamos si se selecciona ODD o EVEN
		if(ptrUsartHandler->USART_Config.USART_parity == USART_PARITY_ODD)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	789b      	ldrb	r3, [r3, #2]
 800779a:	2b01      	cmp	r3, #1
 800779c:	d110      	bne.n	80077c0 <USART_Config+0xd8>
		{
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	68da      	ldr	r2, [r3, #12]
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	689b      	ldr	r3, [r3, #8]
 80077a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80077ac:	60da      	str	r2, [r3, #12]
			ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_PS;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	689b      	ldr	r3, [r3, #8]
 80077b2:	68da      	ldr	r2, [r3, #12]
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	689b      	ldr	r3, [r3, #8]
 80077b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80077bc:	60da      	str	r2, [r3, #12]
 80077be:	e018      	b.n	80077f2 <USART_Config+0x10a>
		}
		else
		{
			ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PS;
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	68da      	ldr	r2, [r3, #12]
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	689b      	ldr	r3, [r3, #8]
 80077ca:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80077ce:	60da      	str	r2, [r3, #12]
 80077d0:	e00f      	b.n	80077f2 <USART_Config+0x10a>

	}
	else
	{
		//Desactivamos la Parity control Enable PCE
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_PCE;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	689b      	ldr	r3, [r3, #8]
 80077d6:	68da      	ldr	r2, [r3, #12]
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	689b      	ldr	r3, [r3, #8]
 80077dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80077e0:	60da      	str	r2, [r3, #12]
		//Definimos un tamao de datos de 8 bits M = 0
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_M;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	68da      	ldr	r2, [r3, #12]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80077f0:	60da      	str	r2, [r3, #12]

	//--------------------------------4) Configuracion del Stop bits--------------------------------------
	//Registro: CR2

	//Se verifica que stop bits se selecciono
	switch(ptrUsartHandler->USART_Config.USART_stopbits)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	78db      	ldrb	r3, [r3, #3]
 80077f6:	2b03      	cmp	r3, #3
 80077f8:	d84c      	bhi.n	8007894 <USART_Config+0x1ac>
 80077fa:	a201      	add	r2, pc, #4	; (adr r2, 8007800 <USART_Config+0x118>)
 80077fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007800:	08007811 	.word	0x08007811
 8007804:	0800782f 	.word	0x0800782f
 8007808:	08007851 	.word	0x08007851
 800780c:	08007873 	.word	0x08007873
	{
	//Para el 1 Stop bit se escribe 00
	case USART_STOPBIT_1:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	689b      	ldr	r3, [r3, #8]
 8007814:	691a      	ldr	r2, [r3, #16]
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	689b      	ldr	r3, [r3, #8]
 800781a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800781e:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b00<<USART_CR2_STOP_Pos);
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	689a      	ldr	r2, [r3, #8]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	6912      	ldr	r2, [r2, #16]
 800782a:	611a      	str	r2, [r3, #16]
		break;
 800782c:	e041      	b.n	80078b2 <USART_Config+0x1ca>
	}
	//Para el 0.5 Stop bit se escribe 01
	case USART_STOPBIT_0_5:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	689b      	ldr	r3, [r3, #8]
 8007832:	691a      	ldr	r2, [r3, #16]
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	689b      	ldr	r3, [r3, #8]
 8007838:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800783c:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b01<<USART_CR2_STOP_Pos);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	689b      	ldr	r3, [r3, #8]
 8007842:	691a      	ldr	r2, [r3, #16]
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800784c:	611a      	str	r2, [r3, #16]
		break;
 800784e:	e030      	b.n	80078b2 <USART_Config+0x1ca>
	}
	//Para el 2 Stop bit se escribe 10
	case USART_STOPBIT_2:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	689b      	ldr	r3, [r3, #8]
 8007854:	691a      	ldr	r2, [r3, #16]
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800785e:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b10<<USART_CR2_STOP_Pos);
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	689b      	ldr	r3, [r3, #8]
 8007864:	691a      	ldr	r2, [r3, #16]
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	689b      	ldr	r3, [r3, #8]
 800786a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800786e:	611a      	str	r2, [r3, #16]
		break;
 8007870:	e01f      	b.n	80078b2 <USART_Config+0x1ca>
	}
	//Para el 1.5 Stop bit se escribe 11
	case USART_STOPBIT_1_5:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	689b      	ldr	r3, [r3, #8]
 8007876:	691a      	ldr	r2, [r3, #16]
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	689b      	ldr	r3, [r3, #8]
 800787c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8007880:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b11<<USART_CR2_STOP_Pos);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	691a      	ldr	r2, [r3, #16]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	689b      	ldr	r3, [r3, #8]
 800788c:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8007890:	611a      	str	r2, [r3, #16]
		break;
 8007892:	e00e      	b.n	80078b2 <USART_Config+0x1ca>
	}
	//En caso por defecto selsccionamos un bit de paraba
	default:
	{
		ptrUsartHandler->ptrUSARTx->CR2 &= ~(0b11<<USART_CR2_STOP_Pos);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	689b      	ldr	r3, [r3, #8]
 8007898:	691a      	ldr	r2, [r3, #16]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	689b      	ldr	r3, [r3, #8]
 800789e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80078a2:	611a      	str	r2, [r3, #16]
		ptrUsartHandler->ptrUSARTx->CR2 |= (0b00<<USART_CR2_STOP_Pos);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	689a      	ldr	r2, [r3, #8]
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	689b      	ldr	r3, [r3, #8]
 80078ac:	6912      	ldr	r2, [r2, #16]
 80078ae:	611a      	str	r2, [r3, #16]
		break;
 80078b0:	bf00      	nop
	}

	//-------------------5) Configuracion del Baudrate(Velocidad de Trans o Rec)-------------------------
	//Registro: BRR       //Numero de 32 bits

	uint8_t clock = 0;
 80078b2:	2300      	movs	r3, #0
 80078b4:	73fb      	strb	r3, [r7, #15]

	if(ptrUsartHandler->ptrUSARTx == USART2)
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	689b      	ldr	r3, [r3, #8]
 80078ba:	4a21      	ldr	r2, [pc, #132]	; (8007940 <USART_Config+0x258>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d104      	bne.n	80078ca <USART_Config+0x1e2>
	{
		clock = getClockAPB1();          //Guardamos la velocidad de reloj entregada al bus APB1
 80078c0:	f7ff fac6 	bl	8006e50 <getClockAPB1>
 80078c4:	4603      	mov	r3, r0
 80078c6:	73fb      	strb	r3, [r7, #15]
 80078c8:	e003      	b.n	80078d2 <USART_Config+0x1ea>
	}
	else
	{
		clock = getConfigPLL();	         //Guardamos la velocidad de reloj del sistema
 80078ca:	f7ff faa5 	bl	8006e18 <getConfigPLL>
 80078ce:	4603      	mov	r3, r0
 80078d0:	73fb      	strb	r3, [r7, #15]
	}

	//Verificamos el Baud Rate selecionado
	if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_9600)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	785b      	ldrb	r3, [r3, #1]
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d10b      	bne.n	80078f2 <USART_Config+0x20a>
	{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 9600);
 80078da:	7bfb      	ldrb	r3, [r7, #15]
 80078dc:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 80078e0:	4618      	mov	r0, r3
 80078e2:	f000 f91f 	bl	8007b24 <getValueBaudRate>
 80078e6:	4603      	mov	r3, r0
 80078e8:	461a      	mov	r2, r3
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	689b      	ldr	r3, [r3, #8]
 80078ee:	609a      	str	r2, [r3, #8]
 80078f0:	e02f      	b.n	8007952 <USART_Config+0x26a>
	}
	else if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_19200)
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	785b      	ldrb	r3, [r3, #1]
 80078f6:	2b01      	cmp	r3, #1
 80078f8:	d10b      	bne.n	8007912 <USART_Config+0x22a>
	{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 19200);
 80078fa:	7bfb      	ldrb	r3, [r7, #15]
 80078fc:	f44f 4196 	mov.w	r1, #19200	; 0x4b00
 8007900:	4618      	mov	r0, r3
 8007902:	f000 f90f 	bl	8007b24 <getValueBaudRate>
 8007906:	4603      	mov	r3, r0
 8007908:	461a      	mov	r2, r3
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	689b      	ldr	r3, [r3, #8]
 800790e:	609a      	str	r2, [r3, #8]
 8007910:	e01f      	b.n	8007952 <USART_Config+0x26a>
	}
	else if(ptrUsartHandler->USART_Config.USART_baudrate == USART_BAUDRATE_115200)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	785b      	ldrb	r3, [r3, #1]
 8007916:	2b02      	cmp	r3, #2
 8007918:	d11a      	bne.n	8007950 <USART_Config+0x268>
		{
		//Se carga el valor de la velocidad en el registro
		ptrUsartHandler->ptrUSARTx->BRR = getValueBaudRate(clock, 115200);
 800791a:	7bfb      	ldrb	r3, [r7, #15]
 800791c:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8007920:	4618      	mov	r0, r3
 8007922:	f000 f8ff 	bl	8007b24 <getValueBaudRate>
 8007926:	4603      	mov	r3, r0
 8007928:	461a      	mov	r2, r3
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	609a      	str	r2, [r3, #8]
 8007930:	e00f      	b.n	8007952 <USART_Config+0x26a>
 8007932:	bf00      	nop
 8007934:	40011000 	.word	0x40011000
 8007938:	40023800 	.word	0x40023800
 800793c:	200094b8 	.word	0x200094b8
 8007940:	40004400 	.word	0x40004400
 8007944:	200094bc 	.word	0x200094bc
 8007948:	40011400 	.word	0x40011400
 800794c:	200094c0 	.word	0x200094c0
	}
	else
	{
		__NOP();
 8007950:	bf00      	nop
	//-------------------6) Configuramos el MODO-------------------------
	//Registro: CR1

	//MODOS: TX only, RX only, RXTX, disable

	switch(ptrUsartHandler->USART_Config.USART_mode)
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	781b      	ldrb	r3, [r3, #0]
 8007956:	2b03      	cmp	r3, #3
 8007958:	d866      	bhi.n	8007a28 <USART_Config+0x340>
 800795a:	a201      	add	r2, pc, #4	; (adr r2, 8007960 <USART_Config+0x278>)
 800795c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007960:	08007971 	.word	0x08007971
 8007964:	08007993 	.word	0x08007993
 8007968:	080079b5 	.word	0x080079b5
 800796c:	080079f7 	.word	0x080079f7
	{
	//Activamos la parte del sistema encargada de enviar
	case USART_MODE_TX :
	{
		//Activamos el Baud rate clock para la transmision
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	689b      	ldr	r3, [r3, #8]
 8007974:	68da      	ldr	r2, [r3, #12]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	689b      	ldr	r3, [r3, #8]
 800797a:	f022 0208 	bic.w	r2, r2, #8
 800797e:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	689b      	ldr	r3, [r3, #8]
 8007984:	68da      	ldr	r2, [r3, #12]
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	689b      	ldr	r3, [r3, #8]
 800798a:	f042 0208 	orr.w	r2, r2, #8
 800798e:	60da      	str	r2, [r3, #12]

		break;
 8007990:	e063      	b.n	8007a5a <USART_Config+0x372>
	}
	//Activamos la parte del sistema encargada de recibir
	case USART_MODE_RX:
	{
		//Activamos el Baud rate clock para la recepcion
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	689b      	ldr	r3, [r3, #8]
 8007996:	68da      	ldr	r2, [r3, #12]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	689b      	ldr	r3, [r3, #8]
 800799c:	f022 0204 	bic.w	r2, r2, #4
 80079a0:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	689b      	ldr	r3, [r3, #8]
 80079a6:	68da      	ldr	r2, [r3, #12]
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	689b      	ldr	r3, [r3, #8]
 80079ac:	f042 0204 	orr.w	r2, r2, #4
 80079b0:	60da      	str	r2, [r3, #12]

		break;
 80079b2:	e052      	b.n	8007a5a <USART_Config+0x372>
	}
	//Activamos ambas  parte del sistema encargadas de enviar y recibir
	case USART_MODE_RXTX:
	{
		//Activamos el Baud rate clock para la transmision
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	689b      	ldr	r3, [r3, #8]
 80079b8:	68da      	ldr	r2, [r3, #12]
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	689b      	ldr	r3, [r3, #8]
 80079be:	f022 0208 	bic.w	r2, r2, #8
 80079c2:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_TE;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	689b      	ldr	r3, [r3, #8]
 80079c8:	68da      	ldr	r2, [r3, #12]
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	689b      	ldr	r3, [r3, #8]
 80079ce:	f042 0208 	orr.w	r2, r2, #8
 80079d2:	60da      	str	r2, [r3, #12]
		//Activamos el Baud rate clock para la recepcion
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	68da      	ldr	r2, [r3, #12]
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	689b      	ldr	r3, [r3, #8]
 80079de:	f022 0204 	bic.w	r2, r2, #4
 80079e2:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RE;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	689b      	ldr	r3, [r3, #8]
 80079e8:	68da      	ldr	r2, [r3, #12]
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	689b      	ldr	r3, [r3, #8]
 80079ee:	f042 0204 	orr.w	r2, r2, #4
 80079f2:	60da      	str	r2, [r3, #12]


		break;
 80079f4:	e031      	b.n	8007a5a <USART_Config+0x372>
	}
	//Desativamos ambos canales
	case USART_MODE_DISABLE:
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	689b      	ldr	r3, [r3, #8]
 80079fa:	68da      	ldr	r2, [r3, #12]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	689b      	ldr	r3, [r3, #8]
 8007a00:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007a04:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	68da      	ldr	r2, [r3, #12]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	689b      	ldr	r3, [r3, #8]
 8007a10:	f022 0208 	bic.w	r2, r2, #8
 8007a14:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	68da      	ldr	r2, [r3, #12]
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	689b      	ldr	r3, [r3, #8]
 8007a20:	f022 0204 	bic.w	r2, r2, #4
 8007a24:	60da      	str	r2, [r3, #12]
		break;
 8007a26:	e018      	b.n	8007a5a <USART_Config+0x372>
	}
	default:
	{
		//Actuando por defecto, desactivamos ambos canales
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	689b      	ldr	r3, [r3, #8]
 8007a2c:	68da      	ldr	r2, [r3, #12]
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	689b      	ldr	r3, [r3, #8]
 8007a32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007a36:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_TE;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	689b      	ldr	r3, [r3, #8]
 8007a3c:	68da      	ldr	r2, [r3, #12]
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	689b      	ldr	r3, [r3, #8]
 8007a42:	f022 0208 	bic.w	r2, r2, #8
 8007a46:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RE;
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	68da      	ldr	r2, [r3, #12]
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	689b      	ldr	r3, [r3, #8]
 8007a52:	f022 0204 	bic.w	r2, r2, #4
 8007a56:	60da      	str	r2, [r3, #12]
		break;
 8007a58:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 8007a5a:	b672      	cpsid	i
}
 8007a5c:	bf00      	nop

	//Desactivamos las interupciones globales
	__disable_irq();

	//Se selecciono la interrupcion para RX
	if(ptrUsartHandler->USART_Config.USART_enableIntRX ==  USART_RX_INTERRUP_ENABLE)
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	791b      	ldrb	r3, [r3, #4]
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	d110      	bne.n	8007a88 <USART_Config+0x3a0>
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	68da      	ldr	r2, [r3, #12]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	689b      	ldr	r3, [r3, #8]
 8007a70:	f022 0220 	bic.w	r2, r2, #32
 8007a74:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_RXNEIE;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	689b      	ldr	r3, [r3, #8]
 8007a7a:	68da      	ldr	r2, [r3, #12]
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	f042 0220 	orr.w	r2, r2, #32
 8007a84:	60da      	str	r2, [r3, #12]
 8007a86:	e007      	b.n	8007a98 <USART_Config+0x3b0>
	}
	else
	{
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_RXNEIE;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	689b      	ldr	r3, [r3, #8]
 8007a8c:	68da      	ldr	r2, [r3, #12]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	689b      	ldr	r3, [r3, #8]
 8007a92:	f022 0220 	bic.w	r2, r2, #32
 8007a96:	60da      	str	r2, [r3, #12]
	}

	//Verificamos si se selecciono alguna interrupcion
	if(ptrUsartHandler->USART_Config.USART_enableIntRX ==  USART_RX_INTERRUP_ENABLE || ptrUsartHandler->USART_Config.USART_enableIntTX ==  USART_TX_INTERRUP_ENABLE)
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	791b      	ldrb	r3, [r3, #4]
 8007a9c:	2b01      	cmp	r3, #1
 8007a9e:	d003      	beq.n	8007aa8 <USART_Config+0x3c0>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	795b      	ldrb	r3, [r3, #5]
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d11a      	bne.n	8007ade <USART_Config+0x3f6>
	{
		//Matriculamos la interrupcion en el NVIC
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	689b      	ldr	r3, [r3, #8]
 8007aac:	4a1a      	ldr	r2, [pc, #104]	; (8007b18 <USART_Config+0x430>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d103      	bne.n	8007aba <USART_Config+0x3d2>
		{
			NVIC_EnableIRQ(USART1_IRQn);
 8007ab2:	2025      	movs	r0, #37	; 0x25
 8007ab4:	f7ff fdfa 	bl	80076ac <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8007ab8:	e013      	b.n	8007ae2 <USART_Config+0x3fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART2)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	689b      	ldr	r3, [r3, #8]
 8007abe:	4a17      	ldr	r2, [pc, #92]	; (8007b1c <USART_Config+0x434>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d103      	bne.n	8007acc <USART_Config+0x3e4>
		{
			NVIC_EnableIRQ(USART2_IRQn);
 8007ac4:	2026      	movs	r0, #38	; 0x26
 8007ac6:	f7ff fdf1 	bl	80076ac <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8007aca:	e00a      	b.n	8007ae2 <USART_Config+0x3fa>
		}
		else if(ptrUsartHandler->ptrUSARTx == USART6)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	4a13      	ldr	r2, [pc, #76]	; (8007b20 <USART_Config+0x438>)
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d105      	bne.n	8007ae2 <USART_Config+0x3fa>
		{
			NVIC_EnableIRQ(USART6_IRQn);
 8007ad6:	2047      	movs	r0, #71	; 0x47
 8007ad8:	f7ff fde8 	bl	80076ac <__NVIC_EnableIRQ>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8007adc:	e001      	b.n	8007ae2 <USART_Config+0x3fa>
		}
	}
	else
	{
		__NOP();
 8007ade:	bf00      	nop
 8007ae0:	e000      	b.n	8007ae4 <USART_Config+0x3fc>
		if(ptrUsartHandler->ptrUSARTx == USART1)
 8007ae2:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 8007ae4:	b662      	cpsie	i
}
 8007ae6:	bf00      	nop
	__enable_irq();

	//-------------------7) Activacion del modulo Serial------------------------
	//Registro: CR1

	if(ptrUsartHandler->USART_Config.USART_mode != USART_MODE_DISABLE)
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	781b      	ldrb	r3, [r3, #0]
 8007aec:	2b03      	cmp	r3, #3
 8007aee:	d00f      	beq.n	8007b10 <USART_Config+0x428>
	{
		//Activamos el modulo Serial
		ptrUsartHandler->ptrUSARTx->CR1 &= ~USART_CR1_UE;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	68da      	ldr	r2, [r3, #12]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007afe:	60da      	str	r2, [r3, #12]
		ptrUsartHandler->ptrUSARTx->CR1 |= USART_CR1_UE;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	689b      	ldr	r3, [r3, #8]
 8007b04:	68da      	ldr	r2, [r3, #12]
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	689b      	ldr	r3, [r3, #8]
 8007b0a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007b0e:	60da      	str	r2, [r3, #12]
	}
}
 8007b10:	bf00      	nop
 8007b12:	3710      	adds	r7, #16
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}
 8007b18:	40011000 	.word	0x40011000
 8007b1c:	40004400 	.word	0x40004400
 8007b20:	40011400 	.word	0x40011400

08007b24 <getValueBaudRate>:
		__enable_irq();
}

//---------------Funcion para calcular el valor correspondiente a ingresar en el BRR----------
uint16_t getValueBaudRate(uint8_t fck, uint32_t baudRate)
{
 8007b24:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8007b28:	b086      	sub	sp, #24
 8007b2a:	af00      	add	r7, sp, #0
 8007b2c:	6039      	str	r1, [r7, #0]
 8007b2e:	4601      	mov	r1, r0
 8007b30:	71f9      	strb	r1, [r7, #7]
    uint32_t usartDiv = (fck*10000000000)/(16*baudRate);
 8007b32:	79f9      	ldrb	r1, [r7, #7]
 8007b34:	2000      	movs	r0, #0
 8007b36:	460a      	mov	r2, r1
 8007b38:	4603      	mov	r3, r0
 8007b3a:	491f      	ldr	r1, [pc, #124]	; (8007bb8 <getValueBaudRate+0x94>)
 8007b3c:	fb01 f003 	mul.w	r0, r1, r3
 8007b40:	2102      	movs	r1, #2
 8007b42:	fb02 f101 	mul.w	r1, r2, r1
 8007b46:	4401      	add	r1, r0
 8007b48:	481b      	ldr	r0, [pc, #108]	; (8007bb8 <getValueBaudRate+0x94>)
 8007b4a:	fba2 4500 	umull	r4, r5, r2, r0
 8007b4e:	194b      	adds	r3, r1, r5
 8007b50:	461d      	mov	r5, r3
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	011b      	lsls	r3, r3, #4
 8007b56:	2200      	movs	r2, #0
 8007b58:	4698      	mov	r8, r3
 8007b5a:	4691      	mov	r9, r2
 8007b5c:	4642      	mov	r2, r8
 8007b5e:	464b      	mov	r3, r9
 8007b60:	4620      	mov	r0, r4
 8007b62:	4629      	mov	r1, r5
 8007b64:	f7f9 f8a8 	bl	8000cb8 <__aeabi_ldivmod>
 8007b68:	4602      	mov	r2, r0
 8007b6a:	460b      	mov	r3, r1
 8007b6c:	4613      	mov	r3, r2
 8007b6e:	617b      	str	r3, [r7, #20]
    uint32_t mantiza = usartDiv/10000;
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	4a12      	ldr	r2, [pc, #72]	; (8007bbc <getValueBaudRate+0x98>)
 8007b74:	fba2 2303 	umull	r2, r3, r2, r3
 8007b78:	0b5b      	lsrs	r3, r3, #13
 8007b7a:	613b      	str	r3, [r7, #16]
    uint32_t decimal = usartDiv-mantiza*10000;
 8007b7c:	693b      	ldr	r3, [r7, #16]
 8007b7e:	f242 7210 	movw	r2, #10000	; 0x2710
 8007b82:	fb02 f303 	mul.w	r3, r2, r3
 8007b86:	697a      	ldr	r2, [r7, #20]
 8007b88:	1ad3      	subs	r3, r2, r3
 8007b8a:	60fb      	str	r3, [r7, #12]
    uint8_t div_Fraction = (decimal-1000)/625;  //1000
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8007b92:	4a0a      	ldr	r2, [pc, #40]	; (8007bbc <getValueBaudRate+0x98>)
 8007b94:	fba2 2303 	umull	r2, r3, r2, r3
 8007b98:	0a5b      	lsrs	r3, r3, #9
 8007b9a:	72fb      	strb	r3, [r7, #11]
    uint16_t value  = mantiza<<USART_BRR_DIV_Mantissa_Pos | div_Fraction;
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	b29b      	uxth	r3, r3
 8007ba0:	011b      	lsls	r3, r3, #4
 8007ba2:	b29a      	uxth	r2, r3
 8007ba4:	7afb      	ldrb	r3, [r7, #11]
 8007ba6:	b29b      	uxth	r3, r3
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	813b      	strh	r3, [r7, #8]

    return value;
 8007bac:	893b      	ldrh	r3, [r7, #8]
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3718      	adds	r7, #24
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007bb8:	540be400 	.word	0x540be400
 8007bbc:	d1b71759 	.word	0xd1b71759

08007bc0 <writeChar>:

//---------------Funciones para la transmision de datos------------------------------
//Funcion para escribir un solo char
void writeChar(USART_Handler_t *ptrUsartHandler, uint8_t datatoSend)
{
 8007bc0:	b480      	push	{r7}
 8007bc2:	b083      	sub	sp, #12
 8007bc4:	af00      	add	r7, sp, #0
 8007bc6:	6078      	str	r0, [r7, #4]
 8007bc8:	460b      	mov	r3, r1
 8007bca:	70fb      	strb	r3, [r7, #3]
	//Verificamos que no se este enviando un mensaje
	while(!(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE))
 8007bcc:	e000      	b.n	8007bd0 <writeChar+0x10>
	{
		__NOP();
 8007bce:	bf00      	nop
	while(!(ptrUsartHandler->ptrUSARTx->SR & USART_SR_TXE))
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	689b      	ldr	r3, [r3, #8]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d0f7      	beq.n	8007bce <writeChar+0xe>
	}
	//Almacenamos un elemento char en el registro USART_DR
	ptrUsartHandler->ptrUSARTx->DR = datatoSend;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	689b      	ldr	r3, [r3, #8]
 8007be2:	78fa      	ldrb	r2, [r7, #3]
 8007be4:	605a      	str	r2, [r3, #4]

}
 8007be6:	bf00      	nop
 8007be8:	370c      	adds	r7, #12
 8007bea:	46bd      	mov	sp, r7
 8007bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf0:	4770      	bx	lr

08007bf2 <writeMsg>:

//Funcion para escribir un string
void writeMsg(USART_Handler_t *ptrUsartHandlerString, char *MsgtoSend)
{
 8007bf2:	b580      	push	{r7, lr}
 8007bf4:	b084      	sub	sp, #16
 8007bf6:	af00      	add	r7, sp, #0
 8007bf8:	6078      	str	r0, [r7, #4]
 8007bfa:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	73fb      	strb	r3, [r7, #15]

	while(MsgtoSend[i] != '\0')
 8007c00:	e00a      	b.n	8007c18 <writeMsg+0x26>
	{
		writeChar(ptrUsartHandlerString, MsgtoSend[i]);
 8007c02:	7bfb      	ldrb	r3, [r7, #15]
 8007c04:	683a      	ldr	r2, [r7, #0]
 8007c06:	4413      	add	r3, r2
 8007c08:	781b      	ldrb	r3, [r3, #0]
 8007c0a:	4619      	mov	r1, r3
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f7ff ffd7 	bl	8007bc0 <writeChar>
		i++;
 8007c12:	7bfb      	ldrb	r3, [r7, #15]
 8007c14:	3301      	adds	r3, #1
 8007c16:	73fb      	strb	r3, [r7, #15]
	while(MsgtoSend[i] != '\0')
 8007c18:	7bfb      	ldrb	r3, [r7, #15]
 8007c1a:	683a      	ldr	r2, [r7, #0]
 8007c1c:	4413      	add	r3, r2
 8007c1e:	781b      	ldrb	r3, [r3, #0]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d1ee      	bne.n	8007c02 <writeMsg+0x10>
	}
}
 8007c24:	bf00      	nop
 8007c26:	bf00      	nop
 8007c28:	3710      	adds	r7, #16
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}
	...

08007c30 <writeMsgForTXE>:
	}
}

//Funcion para escribir un string
void writeMsgForTXE(USART_Handler_t *ptrUsartHandlerString, char *MsgtoSend)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	b082      	sub	sp, #8
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
 8007c38:	6039      	str	r1, [r7, #0]
	if (posChar == 0 && inLineTxe == 0)
 8007c3a:	4b16      	ldr	r3, [pc, #88]	; (8007c94 <writeMsgForTXE+0x64>)
 8007c3c:	781b      	ldrb	r3, [r3, #0]
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d111      	bne.n	8007c66 <writeMsgForTXE+0x36>
 8007c42:	4b15      	ldr	r3, [pc, #84]	; (8007c98 <writeMsgForTXE+0x68>)
 8007c44:	781b      	ldrb	r3, [r3, #0]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d10d      	bne.n	8007c66 <writeMsgForTXE+0x36>
	{
		//Guardamos el string que se desea enviar en un arreglo
		sprintf(bufferMsgForTXE, MsgtoSend);
 8007c4a:	6839      	ldr	r1, [r7, #0]
 8007c4c:	4813      	ldr	r0, [pc, #76]	; (8007c9c <writeMsgForTXE+0x6c>)
 8007c4e:	f001 f8b1 	bl	8008db4 <siprintf>
		//cambiamos el tipo
		typeWriteTXE = 1;
 8007c52:	4b13      	ldr	r3, [pc, #76]	; (8007ca0 <writeMsgForTXE+0x70>)
 8007c54:	2201      	movs	r2, #1
 8007c56:	701a      	strb	r2, [r3, #0]
		//Activo la interrupcion
		interruptionTX(ptrUsartHandlerString->ptrUSARTx, USART_TX_INTERRUP_ENABLE);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	689b      	ldr	r3, [r3, #8]
 8007c5c:	2101      	movs	r1, #1
 8007c5e:	4618      	mov	r0, r3
 8007c60:	f000 f830 	bl	8007cc4 <interruptionTX>
 8007c64:	e012      	b.n	8007c8c <writeMsgForTXE+0x5c>
	}
	else
	{
		sprintf(bufferMsgForTXE_inLine[inLine], MsgtoSend);
 8007c66:	4b0f      	ldr	r3, [pc, #60]	; (8007ca4 <writeMsgForTXE+0x74>)
 8007c68:	781b      	ldrb	r3, [r3, #0]
 8007c6a:	461a      	mov	r2, r3
 8007c6c:	2364      	movs	r3, #100	; 0x64
 8007c6e:	fb02 f303 	mul.w	r3, r2, r3
 8007c72:	4a0d      	ldr	r2, [pc, #52]	; (8007ca8 <writeMsgForTXE+0x78>)
 8007c74:	4413      	add	r3, r2
 8007c76:	6839      	ldr	r1, [r7, #0]
 8007c78:	4618      	mov	r0, r3
 8007c7a:	f001 f89b 	bl	8008db4 <siprintf>
		inLine++;
 8007c7e:	4b09      	ldr	r3, [pc, #36]	; (8007ca4 <writeMsgForTXE+0x74>)
 8007c80:	781b      	ldrb	r3, [r3, #0]
 8007c82:	3301      	adds	r3, #1
 8007c84:	b2da      	uxtb	r2, r3
 8007c86:	4b07      	ldr	r3, [pc, #28]	; (8007ca4 <writeMsgForTXE+0x74>)
 8007c88:	701a      	strb	r2, [r3, #0]
	}
}
 8007c8a:	bf00      	nop
 8007c8c:	bf00      	nop
 8007c8e:	3708      	adds	r7, #8
 8007c90:	46bd      	mov	sp, r7
 8007c92:	bd80      	pop	{r7, pc}
 8007c94:	20009cfe 	.word	0x20009cfe
 8007c98:	20009cfd 	.word	0x20009cfd
 8007c9c:	200094c8 	.word	0x200094c8
 8007ca0:	20009cff 	.word	0x20009cff
 8007ca4:	20009cfc 	.word	0x20009cfc
 8007ca8:	2000952c 	.word	0x2000952c

08007cac <getRxData>:

//Funcion para leer un char
uint8_t getRxData(void)
{
 8007cac:	b480      	push	{r7}
 8007cae:	af00      	add	r7, sp, #0
	return auxRxData;
 8007cb0:	4b03      	ldr	r3, [pc, #12]	; (8007cc0 <getRxData+0x14>)
 8007cb2:	781b      	ldrb	r3, [r3, #0]
}
 8007cb4:	4618      	mov	r0, r3
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbc:	4770      	bx	lr
 8007cbe:	bf00      	nop
 8007cc0:	200094c4 	.word	0x200094c4

08007cc4 <interruptionTX>:

//Funcion para desactivar o activar las interrupciones por  TX
void interruptionTX(USART_TypeDef *ptrUSARTxUsed, uint8_t interrupEnable)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b083      	sub	sp, #12
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	460b      	mov	r3, r1
 8007cce:	70fb      	strb	r3, [r7, #3]
	//Se selecciono la interrupcion para TX
	if(interrupEnable ==  USART_TX_INTERRUP_ENABLE)
 8007cd0:	78fb      	ldrb	r3, [r7, #3]
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d10c      	bne.n	8007cf0 <interruptionTX+0x2c>
	{
		ptrUSARTxUsed->CR1 &= ~USART_CR1_TXEIE;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	68db      	ldr	r3, [r3, #12]
 8007cda:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	60da      	str	r2, [r3, #12]
		ptrUSARTxUsed->CR1 |= USART_CR1_TXEIE;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	68db      	ldr	r3, [r3, #12]
 8007ce6:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	60da      	str	r2, [r3, #12]
	}
	else
	{
		ptrUSARTxUsed->CR1  &= ~USART_CR1_TXEIE;
	}
}
 8007cee:	e005      	b.n	8007cfc <interruptionTX+0x38>
		ptrUSARTxUsed->CR1  &= ~USART_CR1_TXEIE;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	68db      	ldr	r3, [r3, #12]
 8007cf4:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	60da      	str	r2, [r3, #12]
}
 8007cfc:	bf00      	nop
 8007cfe:	370c      	adds	r7, #12
 8007d00:	46bd      	mov	sp, r7
 8007d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d06:	4770      	bx	lr

08007d08 <BasicUSART1_Callback>:


//Definimos las funciones para cuando se genera una interrupcion del USART1-2 y 6
__attribute__((weak)) void BasicUSART1_Callback()
{
 8007d08:	b480      	push	{r7}
 8007d0a:	af00      	add	r7, sp, #0
	__NOP();
 8007d0c:	bf00      	nop
}
 8007d0e:	bf00      	nop
 8007d10:	46bd      	mov	sp, r7
 8007d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d16:	4770      	bx	lr

08007d18 <BasicUSART6_Callback>:
	__NOP();
}


__attribute__((weak)) void BasicUSART6_Callback()
{
 8007d18:	b480      	push	{r7}
 8007d1a:	af00      	add	r7, sp, #0
	__NOP();
 8007d1c:	bf00      	nop
}
 8007d1e:	bf00      	nop
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr

08007d28 <USART1_IRQHandler>:
 * estas funciones en el vector de interrupciones respectivamente.
 * Con ello Guardamos el elemento char recibido
 */

void USART1_IRQHandler(void)
{
 8007d28:	b580      	push	{r7, lr}
 8007d2a:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART1Used->SR & USART_SR_RXNE)
 8007d2c:	4b37      	ldr	r3, [pc, #220]	; (8007e0c <USART1_IRQHandler+0xe4>)
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f003 0320 	and.w	r3, r3, #32
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d008      	beq.n	8007d4c <USART1_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART1Used->DR;
 8007d3a:	4b34      	ldr	r3, [pc, #208]	; (8007e0c <USART1_IRQHandler+0xe4>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	685b      	ldr	r3, [r3, #4]
 8007d40:	b2da      	uxtb	r2, r3
 8007d42:	4b33      	ldr	r3, [pc, #204]	; (8007e10 <USART1_IRQHandler+0xe8>)
 8007d44:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART1_Callback();
 8007d46:	f7ff ffdf 	bl	8007d08 <BasicUSART1_Callback>
	}
	else
	{
		__NOP();
	}
}
 8007d4a:	e05d      	b.n	8007e08 <USART1_IRQHandler+0xe0>
	else if (ptrUSART1Used->SR & USART_SR_TXE)
 8007d4c:	4b2f      	ldr	r3, [pc, #188]	; (8007e0c <USART1_IRQHandler+0xe4>)
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d055      	beq.n	8007e06 <USART1_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 8007d5a:	4b2e      	ldr	r3, [pc, #184]	; (8007e14 <USART1_IRQHandler+0xec>)
 8007d5c:	781b      	ldrb	r3, [r3, #0]
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d10b      	bne.n	8007d7a <USART1_IRQHandler+0x52>
			ptrUSART1Used->DR = datatoSendForTXE;
 8007d62:	4b2d      	ldr	r3, [pc, #180]	; (8007e18 <USART1_IRQHandler+0xf0>)
 8007d64:	781a      	ldrb	r2, [r3, #0]
 8007d66:	4b29      	ldr	r3, [pc, #164]	; (8007e0c <USART1_IRQHandler+0xe4>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART1Used, USART_TX_INTERRUP_DISABLE);
 8007d6c:	4b27      	ldr	r3, [pc, #156]	; (8007e0c <USART1_IRQHandler+0xe4>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	2100      	movs	r1, #0
 8007d72:	4618      	mov	r0, r3
 8007d74:	f7ff ffa6 	bl	8007cc4 <interruptionTX>
}
 8007d78:	e046      	b.n	8007e08 <USART1_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 8007d7a:	4b26      	ldr	r3, [pc, #152]	; (8007e14 <USART1_IRQHandler+0xec>)
 8007d7c:	781b      	ldrb	r3, [r3, #0]
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d142      	bne.n	8007e08 <USART1_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 8007d82:	4b26      	ldr	r3, [pc, #152]	; (8007e1c <USART1_IRQHandler+0xf4>)
 8007d84:	781b      	ldrb	r3, [r3, #0]
 8007d86:	461a      	mov	r2, r3
 8007d88:	4b25      	ldr	r3, [pc, #148]	; (8007e20 <USART1_IRQHandler+0xf8>)
 8007d8a:	5c9b      	ldrb	r3, [r3, r2]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d00e      	beq.n	8007dae <USART1_IRQHandler+0x86>
				ptrUSART1Used->DR = bufferMsgForTXE[posChar];
 8007d90:	4b22      	ldr	r3, [pc, #136]	; (8007e1c <USART1_IRQHandler+0xf4>)
 8007d92:	781b      	ldrb	r3, [r3, #0]
 8007d94:	461a      	mov	r2, r3
 8007d96:	4b22      	ldr	r3, [pc, #136]	; (8007e20 <USART1_IRQHandler+0xf8>)
 8007d98:	5c9a      	ldrb	r2, [r3, r2]
 8007d9a:	4b1c      	ldr	r3, [pc, #112]	; (8007e0c <USART1_IRQHandler+0xe4>)
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	605a      	str	r2, [r3, #4]
				posChar++;
 8007da0:	4b1e      	ldr	r3, [pc, #120]	; (8007e1c <USART1_IRQHandler+0xf4>)
 8007da2:	781b      	ldrb	r3, [r3, #0]
 8007da4:	3301      	adds	r3, #1
 8007da6:	b2da      	uxtb	r2, r3
 8007da8:	4b1c      	ldr	r3, [pc, #112]	; (8007e1c <USART1_IRQHandler+0xf4>)
 8007daa:	701a      	strb	r2, [r3, #0]
}
 8007dac:	e02c      	b.n	8007e08 <USART1_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8007dae:	4b1d      	ldr	r3, [pc, #116]	; (8007e24 <USART1_IRQHandler+0xfc>)
 8007db0:	781a      	ldrb	r2, [r3, #0]
 8007db2:	4b1d      	ldr	r3, [pc, #116]	; (8007e28 <USART1_IRQHandler+0x100>)
 8007db4:	781b      	ldrb	r3, [r3, #0]
 8007db6:	429a      	cmp	r2, r3
 8007db8:	d215      	bcs.n	8007de6 <USART1_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 8007dba:	4b1a      	ldr	r3, [pc, #104]	; (8007e24 <USART1_IRQHandler+0xfc>)
 8007dbc:	781b      	ldrb	r3, [r3, #0]
 8007dbe:	461a      	mov	r2, r3
 8007dc0:	2364      	movs	r3, #100	; 0x64
 8007dc2:	fb02 f303 	mul.w	r3, r2, r3
 8007dc6:	4a19      	ldr	r2, [pc, #100]	; (8007e2c <USART1_IRQHandler+0x104>)
 8007dc8:	4413      	add	r3, r2
 8007dca:	4619      	mov	r1, r3
 8007dcc:	4814      	ldr	r0, [pc, #80]	; (8007e20 <USART1_IRQHandler+0xf8>)
 8007dce:	f000 fff1 	bl	8008db4 <siprintf>
					posChar = 0;
 8007dd2:	4b12      	ldr	r3, [pc, #72]	; (8007e1c <USART1_IRQHandler+0xf4>)
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 8007dd8:	4b12      	ldr	r3, [pc, #72]	; (8007e24 <USART1_IRQHandler+0xfc>)
 8007dda:	781b      	ldrb	r3, [r3, #0]
 8007ddc:	3301      	adds	r3, #1
 8007dde:	b2da      	uxtb	r2, r3
 8007de0:	4b10      	ldr	r3, [pc, #64]	; (8007e24 <USART1_IRQHandler+0xfc>)
 8007de2:	701a      	strb	r2, [r3, #0]
}
 8007de4:	e010      	b.n	8007e08 <USART1_IRQHandler+0xe0>
					interruptionTX(ptrUSART1Used, USART_TX_INTERRUP_DISABLE);
 8007de6:	4b09      	ldr	r3, [pc, #36]	; (8007e0c <USART1_IRQHandler+0xe4>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	2100      	movs	r1, #0
 8007dec:	4618      	mov	r0, r3
 8007dee:	f7ff ff69 	bl	8007cc4 <interruptionTX>
					posChar = 0;
 8007df2:	4b0a      	ldr	r3, [pc, #40]	; (8007e1c <USART1_IRQHandler+0xf4>)
 8007df4:	2200      	movs	r2, #0
 8007df6:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 8007df8:	4b0a      	ldr	r3, [pc, #40]	; (8007e24 <USART1_IRQHandler+0xfc>)
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 8007dfe:	4b0a      	ldr	r3, [pc, #40]	; (8007e28 <USART1_IRQHandler+0x100>)
 8007e00:	2200      	movs	r2, #0
 8007e02:	701a      	strb	r2, [r3, #0]
}
 8007e04:	e000      	b.n	8007e08 <USART1_IRQHandler+0xe0>
		__NOP();
 8007e06:	bf00      	nop
}
 8007e08:	bf00      	nop
 8007e0a:	bd80      	pop	{r7, pc}
 8007e0c:	200094b8 	.word	0x200094b8
 8007e10:	200094c4 	.word	0x200094c4
 8007e14:	20009cff 	.word	0x20009cff
 8007e18:	200094c5 	.word	0x200094c5
 8007e1c:	20009cfe 	.word	0x20009cfe
 8007e20:	200094c8 	.word	0x200094c8
 8007e24:	20009cfd 	.word	0x20009cfd
 8007e28:	20009cfc 	.word	0x20009cfc
 8007e2c:	2000952c 	.word	0x2000952c

08007e30 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART2Used->SR & USART_SR_RXNE)
 8007e34:	4b37      	ldr	r3, [pc, #220]	; (8007f14 <USART2_IRQHandler+0xe4>)
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f003 0320 	and.w	r3, r3, #32
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d008      	beq.n	8007e54 <USART2_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART2Used->DR;
 8007e42:	4b34      	ldr	r3, [pc, #208]	; (8007f14 <USART2_IRQHandler+0xe4>)
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	b2da      	uxtb	r2, r3
 8007e4a:	4b33      	ldr	r3, [pc, #204]	; (8007f18 <USART2_IRQHandler+0xe8>)
 8007e4c:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART2_Callback();
 8007e4e:	f7fb fe0f 	bl	8003a70 <BasicUSART2_Callback>
	}
	else
	{
		__NOP();
	}
}
 8007e52:	e05d      	b.n	8007f10 <USART2_IRQHandler+0xe0>
	else if (ptrUSART2Used->SR & USART_SR_TXE)
 8007e54:	4b2f      	ldr	r3, [pc, #188]	; (8007f14 <USART2_IRQHandler+0xe4>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d055      	beq.n	8007f0e <USART2_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 8007e62:	4b2e      	ldr	r3, [pc, #184]	; (8007f1c <USART2_IRQHandler+0xec>)
 8007e64:	781b      	ldrb	r3, [r3, #0]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d10b      	bne.n	8007e82 <USART2_IRQHandler+0x52>
			ptrUSART2Used->DR = datatoSendForTXE;
 8007e6a:	4b2d      	ldr	r3, [pc, #180]	; (8007f20 <USART2_IRQHandler+0xf0>)
 8007e6c:	781a      	ldrb	r2, [r3, #0]
 8007e6e:	4b29      	ldr	r3, [pc, #164]	; (8007f14 <USART2_IRQHandler+0xe4>)
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART2Used, USART_TX_INTERRUP_DISABLE);
 8007e74:	4b27      	ldr	r3, [pc, #156]	; (8007f14 <USART2_IRQHandler+0xe4>)
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	2100      	movs	r1, #0
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f7ff ff22 	bl	8007cc4 <interruptionTX>
}
 8007e80:	e046      	b.n	8007f10 <USART2_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 8007e82:	4b26      	ldr	r3, [pc, #152]	; (8007f1c <USART2_IRQHandler+0xec>)
 8007e84:	781b      	ldrb	r3, [r3, #0]
 8007e86:	2b01      	cmp	r3, #1
 8007e88:	d142      	bne.n	8007f10 <USART2_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 8007e8a:	4b26      	ldr	r3, [pc, #152]	; (8007f24 <USART2_IRQHandler+0xf4>)
 8007e8c:	781b      	ldrb	r3, [r3, #0]
 8007e8e:	461a      	mov	r2, r3
 8007e90:	4b25      	ldr	r3, [pc, #148]	; (8007f28 <USART2_IRQHandler+0xf8>)
 8007e92:	5c9b      	ldrb	r3, [r3, r2]
 8007e94:	2b00      	cmp	r3, #0
 8007e96:	d00e      	beq.n	8007eb6 <USART2_IRQHandler+0x86>
				ptrUSART2Used->DR = bufferMsgForTXE[posChar];
 8007e98:	4b22      	ldr	r3, [pc, #136]	; (8007f24 <USART2_IRQHandler+0xf4>)
 8007e9a:	781b      	ldrb	r3, [r3, #0]
 8007e9c:	461a      	mov	r2, r3
 8007e9e:	4b22      	ldr	r3, [pc, #136]	; (8007f28 <USART2_IRQHandler+0xf8>)
 8007ea0:	5c9a      	ldrb	r2, [r3, r2]
 8007ea2:	4b1c      	ldr	r3, [pc, #112]	; (8007f14 <USART2_IRQHandler+0xe4>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	605a      	str	r2, [r3, #4]
				posChar++;
 8007ea8:	4b1e      	ldr	r3, [pc, #120]	; (8007f24 <USART2_IRQHandler+0xf4>)
 8007eaa:	781b      	ldrb	r3, [r3, #0]
 8007eac:	3301      	adds	r3, #1
 8007eae:	b2da      	uxtb	r2, r3
 8007eb0:	4b1c      	ldr	r3, [pc, #112]	; (8007f24 <USART2_IRQHandler+0xf4>)
 8007eb2:	701a      	strb	r2, [r3, #0]
}
 8007eb4:	e02c      	b.n	8007f10 <USART2_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8007eb6:	4b1d      	ldr	r3, [pc, #116]	; (8007f2c <USART2_IRQHandler+0xfc>)
 8007eb8:	781a      	ldrb	r2, [r3, #0]
 8007eba:	4b1d      	ldr	r3, [pc, #116]	; (8007f30 <USART2_IRQHandler+0x100>)
 8007ebc:	781b      	ldrb	r3, [r3, #0]
 8007ebe:	429a      	cmp	r2, r3
 8007ec0:	d215      	bcs.n	8007eee <USART2_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 8007ec2:	4b1a      	ldr	r3, [pc, #104]	; (8007f2c <USART2_IRQHandler+0xfc>)
 8007ec4:	781b      	ldrb	r3, [r3, #0]
 8007ec6:	461a      	mov	r2, r3
 8007ec8:	2364      	movs	r3, #100	; 0x64
 8007eca:	fb02 f303 	mul.w	r3, r2, r3
 8007ece:	4a19      	ldr	r2, [pc, #100]	; (8007f34 <USART2_IRQHandler+0x104>)
 8007ed0:	4413      	add	r3, r2
 8007ed2:	4619      	mov	r1, r3
 8007ed4:	4814      	ldr	r0, [pc, #80]	; (8007f28 <USART2_IRQHandler+0xf8>)
 8007ed6:	f000 ff6d 	bl	8008db4 <siprintf>
					posChar = 0;
 8007eda:	4b12      	ldr	r3, [pc, #72]	; (8007f24 <USART2_IRQHandler+0xf4>)
 8007edc:	2200      	movs	r2, #0
 8007ede:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 8007ee0:	4b12      	ldr	r3, [pc, #72]	; (8007f2c <USART2_IRQHandler+0xfc>)
 8007ee2:	781b      	ldrb	r3, [r3, #0]
 8007ee4:	3301      	adds	r3, #1
 8007ee6:	b2da      	uxtb	r2, r3
 8007ee8:	4b10      	ldr	r3, [pc, #64]	; (8007f2c <USART2_IRQHandler+0xfc>)
 8007eea:	701a      	strb	r2, [r3, #0]
}
 8007eec:	e010      	b.n	8007f10 <USART2_IRQHandler+0xe0>
					interruptionTX(ptrUSART2Used, USART_TX_INTERRUP_DISABLE);
 8007eee:	4b09      	ldr	r3, [pc, #36]	; (8007f14 <USART2_IRQHandler+0xe4>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	2100      	movs	r1, #0
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	f7ff fee5 	bl	8007cc4 <interruptionTX>
					posChar = 0;
 8007efa:	4b0a      	ldr	r3, [pc, #40]	; (8007f24 <USART2_IRQHandler+0xf4>)
 8007efc:	2200      	movs	r2, #0
 8007efe:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 8007f00:	4b0a      	ldr	r3, [pc, #40]	; (8007f2c <USART2_IRQHandler+0xfc>)
 8007f02:	2200      	movs	r2, #0
 8007f04:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 8007f06:	4b0a      	ldr	r3, [pc, #40]	; (8007f30 <USART2_IRQHandler+0x100>)
 8007f08:	2200      	movs	r2, #0
 8007f0a:	701a      	strb	r2, [r3, #0]
}
 8007f0c:	e000      	b.n	8007f10 <USART2_IRQHandler+0xe0>
		__NOP();
 8007f0e:	bf00      	nop
}
 8007f10:	bf00      	nop
 8007f12:	bd80      	pop	{r7, pc}
 8007f14:	200094bc 	.word	0x200094bc
 8007f18:	200094c4 	.word	0x200094c4
 8007f1c:	20009cff 	.word	0x20009cff
 8007f20:	200094c5 	.word	0x200094c5
 8007f24:	20009cfe 	.word	0x20009cfe
 8007f28:	200094c8 	.word	0x200094c8
 8007f2c:	20009cfd 	.word	0x20009cfd
 8007f30:	20009cfc 	.word	0x20009cfc
 8007f34:	2000952c 	.word	0x2000952c

08007f38 <USART6_IRQHandler>:

void USART6_IRQHandler(void)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	af00      	add	r7, sp, #0
	//Confirmamos que el registro RXNE esta activo
	if(ptrUSART6Used->SR & USART_SR_RXNE)
 8007f3c:	4b37      	ldr	r3, [pc, #220]	; (800801c <USART6_IRQHandler+0xe4>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f003 0320 	and.w	r3, r3, #32
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d008      	beq.n	8007f5c <USART6_IRQHandler+0x24>
	{
		//Leemos el registro DR del respectivo USART
		auxRxData = (uint8_t) ptrUSART6Used->DR;
 8007f4a:	4b34      	ldr	r3, [pc, #208]	; (800801c <USART6_IRQHandler+0xe4>)
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	685b      	ldr	r3, [r3, #4]
 8007f50:	b2da      	uxtb	r2, r3
 8007f52:	4b33      	ldr	r3, [pc, #204]	; (8008020 <USART6_IRQHandler+0xe8>)
 8007f54:	701a      	strb	r2, [r3, #0]
		//Llamanos a la funcion de interrupcion
		BasicUSART6_Callback();
 8007f56:	f7ff fedf 	bl	8007d18 <BasicUSART6_Callback>
	}
	else
	{
		__NOP();
	}
}
 8007f5a:	e05d      	b.n	8008018 <USART6_IRQHandler+0xe0>
	else if (ptrUSART6Used->SR & USART_SR_TXE)
 8007f5c:	4b2f      	ldr	r3, [pc, #188]	; (800801c <USART6_IRQHandler+0xe4>)
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d055      	beq.n	8008016 <USART6_IRQHandler+0xde>
		if(typeWriteTXE == 0)
 8007f6a:	4b2e      	ldr	r3, [pc, #184]	; (8008024 <USART6_IRQHandler+0xec>)
 8007f6c:	781b      	ldrb	r3, [r3, #0]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d10b      	bne.n	8007f8a <USART6_IRQHandler+0x52>
			ptrUSART6Used->DR = datatoSendForTXE;
 8007f72:	4b2d      	ldr	r3, [pc, #180]	; (8008028 <USART6_IRQHandler+0xf0>)
 8007f74:	781a      	ldrb	r2, [r3, #0]
 8007f76:	4b29      	ldr	r3, [pc, #164]	; (800801c <USART6_IRQHandler+0xe4>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	605a      	str	r2, [r3, #4]
			interruptionTX(ptrUSART6Used, USART_TX_INTERRUP_DISABLE);
 8007f7c:	4b27      	ldr	r3, [pc, #156]	; (800801c <USART6_IRQHandler+0xe4>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	2100      	movs	r1, #0
 8007f82:	4618      	mov	r0, r3
 8007f84:	f7ff fe9e 	bl	8007cc4 <interruptionTX>
}
 8007f88:	e046      	b.n	8008018 <USART6_IRQHandler+0xe0>
		else if(typeWriteTXE == 1)
 8007f8a:	4b26      	ldr	r3, [pc, #152]	; (8008024 <USART6_IRQHandler+0xec>)
 8007f8c:	781b      	ldrb	r3, [r3, #0]
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d142      	bne.n	8008018 <USART6_IRQHandler+0xe0>
			if (bufferMsgForTXE[posChar] != '\0')
 8007f92:	4b26      	ldr	r3, [pc, #152]	; (800802c <USART6_IRQHandler+0xf4>)
 8007f94:	781b      	ldrb	r3, [r3, #0]
 8007f96:	461a      	mov	r2, r3
 8007f98:	4b25      	ldr	r3, [pc, #148]	; (8008030 <USART6_IRQHandler+0xf8>)
 8007f9a:	5c9b      	ldrb	r3, [r3, r2]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d00e      	beq.n	8007fbe <USART6_IRQHandler+0x86>
				ptrUSART6Used->DR = bufferMsgForTXE[posChar];
 8007fa0:	4b22      	ldr	r3, [pc, #136]	; (800802c <USART6_IRQHandler+0xf4>)
 8007fa2:	781b      	ldrb	r3, [r3, #0]
 8007fa4:	461a      	mov	r2, r3
 8007fa6:	4b22      	ldr	r3, [pc, #136]	; (8008030 <USART6_IRQHandler+0xf8>)
 8007fa8:	5c9a      	ldrb	r2, [r3, r2]
 8007faa:	4b1c      	ldr	r3, [pc, #112]	; (800801c <USART6_IRQHandler+0xe4>)
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	605a      	str	r2, [r3, #4]
				posChar++;
 8007fb0:	4b1e      	ldr	r3, [pc, #120]	; (800802c <USART6_IRQHandler+0xf4>)
 8007fb2:	781b      	ldrb	r3, [r3, #0]
 8007fb4:	3301      	adds	r3, #1
 8007fb6:	b2da      	uxtb	r2, r3
 8007fb8:	4b1c      	ldr	r3, [pc, #112]	; (800802c <USART6_IRQHandler+0xf4>)
 8007fba:	701a      	strb	r2, [r3, #0]
}
 8007fbc:	e02c      	b.n	8008018 <USART6_IRQHandler+0xe0>
				if (inLineTxe<inLine)
 8007fbe:	4b1d      	ldr	r3, [pc, #116]	; (8008034 <USART6_IRQHandler+0xfc>)
 8007fc0:	781a      	ldrb	r2, [r3, #0]
 8007fc2:	4b1d      	ldr	r3, [pc, #116]	; (8008038 <USART6_IRQHandler+0x100>)
 8007fc4:	781b      	ldrb	r3, [r3, #0]
 8007fc6:	429a      	cmp	r2, r3
 8007fc8:	d215      	bcs.n	8007ff6 <USART6_IRQHandler+0xbe>
					sprintf(bufferMsgForTXE, bufferMsgForTXE_inLine[inLineTxe]);
 8007fca:	4b1a      	ldr	r3, [pc, #104]	; (8008034 <USART6_IRQHandler+0xfc>)
 8007fcc:	781b      	ldrb	r3, [r3, #0]
 8007fce:	461a      	mov	r2, r3
 8007fd0:	2364      	movs	r3, #100	; 0x64
 8007fd2:	fb02 f303 	mul.w	r3, r2, r3
 8007fd6:	4a19      	ldr	r2, [pc, #100]	; (800803c <USART6_IRQHandler+0x104>)
 8007fd8:	4413      	add	r3, r2
 8007fda:	4619      	mov	r1, r3
 8007fdc:	4814      	ldr	r0, [pc, #80]	; (8008030 <USART6_IRQHandler+0xf8>)
 8007fde:	f000 fee9 	bl	8008db4 <siprintf>
					posChar = 0;
 8007fe2:	4b12      	ldr	r3, [pc, #72]	; (800802c <USART6_IRQHandler+0xf4>)
 8007fe4:	2200      	movs	r2, #0
 8007fe6:	701a      	strb	r2, [r3, #0]
					inLineTxe++;
 8007fe8:	4b12      	ldr	r3, [pc, #72]	; (8008034 <USART6_IRQHandler+0xfc>)
 8007fea:	781b      	ldrb	r3, [r3, #0]
 8007fec:	3301      	adds	r3, #1
 8007fee:	b2da      	uxtb	r2, r3
 8007ff0:	4b10      	ldr	r3, [pc, #64]	; (8008034 <USART6_IRQHandler+0xfc>)
 8007ff2:	701a      	strb	r2, [r3, #0]
}
 8007ff4:	e010      	b.n	8008018 <USART6_IRQHandler+0xe0>
					interruptionTX(ptrUSART6Used, USART_TX_INTERRUP_DISABLE);
 8007ff6:	4b09      	ldr	r3, [pc, #36]	; (800801c <USART6_IRQHandler+0xe4>)
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	2100      	movs	r1, #0
 8007ffc:	4618      	mov	r0, r3
 8007ffe:	f7ff fe61 	bl	8007cc4 <interruptionTX>
					posChar = 0;
 8008002:	4b0a      	ldr	r3, [pc, #40]	; (800802c <USART6_IRQHandler+0xf4>)
 8008004:	2200      	movs	r2, #0
 8008006:	701a      	strb	r2, [r3, #0]
					inLineTxe = 0;
 8008008:	4b0a      	ldr	r3, [pc, #40]	; (8008034 <USART6_IRQHandler+0xfc>)
 800800a:	2200      	movs	r2, #0
 800800c:	701a      	strb	r2, [r3, #0]
					inLine = 0;
 800800e:	4b0a      	ldr	r3, [pc, #40]	; (8008038 <USART6_IRQHandler+0x100>)
 8008010:	2200      	movs	r2, #0
 8008012:	701a      	strb	r2, [r3, #0]
}
 8008014:	e000      	b.n	8008018 <USART6_IRQHandler+0xe0>
		__NOP();
 8008016:	bf00      	nop
}
 8008018:	bf00      	nop
 800801a:	bd80      	pop	{r7, pc}
 800801c:	200094c0 	.word	0x200094c0
 8008020:	200094c4 	.word	0x200094c4
 8008024:	20009cff 	.word	0x20009cff
 8008028:	200094c5 	.word	0x200094c5
 800802c:	20009cfe 	.word	0x20009cfe
 8008030:	200094c8 	.word	0x200094c8
 8008034:	20009cfd 	.word	0x20009cfd
 8008038:	20009cfc 	.word	0x20009cfc
 800803c:	2000952c 	.word	0x2000952c

08008040 <atof>:
 8008040:	2100      	movs	r1, #0
 8008042:	f001 bd71 	b.w	8009b28 <strtod>

08008046 <atoi>:
 8008046:	220a      	movs	r2, #10
 8008048:	2100      	movs	r1, #0
 800804a:	f001 bdfd 	b.w	8009c48 <strtol>
	...

08008050 <__errno>:
 8008050:	4b01      	ldr	r3, [pc, #4]	; (8008058 <__errno+0x8>)
 8008052:	6818      	ldr	r0, [r3, #0]
 8008054:	4770      	bx	lr
 8008056:	bf00      	nop
 8008058:	2000001c 	.word	0x2000001c

0800805c <__libc_init_array>:
 800805c:	b570      	push	{r4, r5, r6, lr}
 800805e:	4d0d      	ldr	r5, [pc, #52]	; (8008094 <__libc_init_array+0x38>)
 8008060:	4c0d      	ldr	r4, [pc, #52]	; (8008098 <__libc_init_array+0x3c>)
 8008062:	1b64      	subs	r4, r4, r5
 8008064:	10a4      	asrs	r4, r4, #2
 8008066:	2600      	movs	r6, #0
 8008068:	42a6      	cmp	r6, r4
 800806a:	d109      	bne.n	8008080 <__libc_init_array+0x24>
 800806c:	4d0b      	ldr	r5, [pc, #44]	; (800809c <__libc_init_array+0x40>)
 800806e:	4c0c      	ldr	r4, [pc, #48]	; (80080a0 <__libc_init_array+0x44>)
 8008070:	f007 fda4 	bl	800fbbc <_init>
 8008074:	1b64      	subs	r4, r4, r5
 8008076:	10a4      	asrs	r4, r4, #2
 8008078:	2600      	movs	r6, #0
 800807a:	42a6      	cmp	r6, r4
 800807c:	d105      	bne.n	800808a <__libc_init_array+0x2e>
 800807e:	bd70      	pop	{r4, r5, r6, pc}
 8008080:	f855 3b04 	ldr.w	r3, [r5], #4
 8008084:	4798      	blx	r3
 8008086:	3601      	adds	r6, #1
 8008088:	e7ee      	b.n	8008068 <__libc_init_array+0xc>
 800808a:	f855 3b04 	ldr.w	r3, [r5], #4
 800808e:	4798      	blx	r3
 8008090:	3601      	adds	r6, #1
 8008092:	e7f2      	b.n	800807a <__libc_init_array+0x1e>
 8008094:	08010678 	.word	0x08010678
 8008098:	08010678 	.word	0x08010678
 800809c:	08010678 	.word	0x08010678
 80080a0:	0801067c 	.word	0x0801067c

080080a4 <memset>:
 80080a4:	4402      	add	r2, r0
 80080a6:	4603      	mov	r3, r0
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d100      	bne.n	80080ae <memset+0xa>
 80080ac:	4770      	bx	lr
 80080ae:	f803 1b01 	strb.w	r1, [r3], #1
 80080b2:	e7f9      	b.n	80080a8 <memset+0x4>

080080b4 <__cvt>:
 80080b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80080b8:	ec55 4b10 	vmov	r4, r5, d0
 80080bc:	2d00      	cmp	r5, #0
 80080be:	460e      	mov	r6, r1
 80080c0:	4619      	mov	r1, r3
 80080c2:	462b      	mov	r3, r5
 80080c4:	bfbb      	ittet	lt
 80080c6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80080ca:	461d      	movlt	r5, r3
 80080cc:	2300      	movge	r3, #0
 80080ce:	232d      	movlt	r3, #45	; 0x2d
 80080d0:	700b      	strb	r3, [r1, #0]
 80080d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80080d4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80080d8:	4691      	mov	r9, r2
 80080da:	f023 0820 	bic.w	r8, r3, #32
 80080de:	bfbc      	itt	lt
 80080e0:	4622      	movlt	r2, r4
 80080e2:	4614      	movlt	r4, r2
 80080e4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80080e8:	d005      	beq.n	80080f6 <__cvt+0x42>
 80080ea:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80080ee:	d100      	bne.n	80080f2 <__cvt+0x3e>
 80080f0:	3601      	adds	r6, #1
 80080f2:	2102      	movs	r1, #2
 80080f4:	e000      	b.n	80080f8 <__cvt+0x44>
 80080f6:	2103      	movs	r1, #3
 80080f8:	ab03      	add	r3, sp, #12
 80080fa:	9301      	str	r3, [sp, #4]
 80080fc:	ab02      	add	r3, sp, #8
 80080fe:	9300      	str	r3, [sp, #0]
 8008100:	ec45 4b10 	vmov	d0, r4, r5
 8008104:	4653      	mov	r3, sl
 8008106:	4632      	mov	r2, r6
 8008108:	f001 fe56 	bl	8009db8 <_dtoa_r>
 800810c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008110:	4607      	mov	r7, r0
 8008112:	d102      	bne.n	800811a <__cvt+0x66>
 8008114:	f019 0f01 	tst.w	r9, #1
 8008118:	d022      	beq.n	8008160 <__cvt+0xac>
 800811a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800811e:	eb07 0906 	add.w	r9, r7, r6
 8008122:	d110      	bne.n	8008146 <__cvt+0x92>
 8008124:	783b      	ldrb	r3, [r7, #0]
 8008126:	2b30      	cmp	r3, #48	; 0x30
 8008128:	d10a      	bne.n	8008140 <__cvt+0x8c>
 800812a:	2200      	movs	r2, #0
 800812c:	2300      	movs	r3, #0
 800812e:	4620      	mov	r0, r4
 8008130:	4629      	mov	r1, r5
 8008132:	f7f8 fce1 	bl	8000af8 <__aeabi_dcmpeq>
 8008136:	b918      	cbnz	r0, 8008140 <__cvt+0x8c>
 8008138:	f1c6 0601 	rsb	r6, r6, #1
 800813c:	f8ca 6000 	str.w	r6, [sl]
 8008140:	f8da 3000 	ldr.w	r3, [sl]
 8008144:	4499      	add	r9, r3
 8008146:	2200      	movs	r2, #0
 8008148:	2300      	movs	r3, #0
 800814a:	4620      	mov	r0, r4
 800814c:	4629      	mov	r1, r5
 800814e:	f7f8 fcd3 	bl	8000af8 <__aeabi_dcmpeq>
 8008152:	b108      	cbz	r0, 8008158 <__cvt+0xa4>
 8008154:	f8cd 900c 	str.w	r9, [sp, #12]
 8008158:	2230      	movs	r2, #48	; 0x30
 800815a:	9b03      	ldr	r3, [sp, #12]
 800815c:	454b      	cmp	r3, r9
 800815e:	d307      	bcc.n	8008170 <__cvt+0xbc>
 8008160:	9b03      	ldr	r3, [sp, #12]
 8008162:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008164:	1bdb      	subs	r3, r3, r7
 8008166:	4638      	mov	r0, r7
 8008168:	6013      	str	r3, [r2, #0]
 800816a:	b004      	add	sp, #16
 800816c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008170:	1c59      	adds	r1, r3, #1
 8008172:	9103      	str	r1, [sp, #12]
 8008174:	701a      	strb	r2, [r3, #0]
 8008176:	e7f0      	b.n	800815a <__cvt+0xa6>

08008178 <__exponent>:
 8008178:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800817a:	4603      	mov	r3, r0
 800817c:	2900      	cmp	r1, #0
 800817e:	bfb8      	it	lt
 8008180:	4249      	neglt	r1, r1
 8008182:	f803 2b02 	strb.w	r2, [r3], #2
 8008186:	bfb4      	ite	lt
 8008188:	222d      	movlt	r2, #45	; 0x2d
 800818a:	222b      	movge	r2, #43	; 0x2b
 800818c:	2909      	cmp	r1, #9
 800818e:	7042      	strb	r2, [r0, #1]
 8008190:	dd2a      	ble.n	80081e8 <__exponent+0x70>
 8008192:	f10d 0407 	add.w	r4, sp, #7
 8008196:	46a4      	mov	ip, r4
 8008198:	270a      	movs	r7, #10
 800819a:	46a6      	mov	lr, r4
 800819c:	460a      	mov	r2, r1
 800819e:	fb91 f6f7 	sdiv	r6, r1, r7
 80081a2:	fb07 1516 	mls	r5, r7, r6, r1
 80081a6:	3530      	adds	r5, #48	; 0x30
 80081a8:	2a63      	cmp	r2, #99	; 0x63
 80081aa:	f104 34ff 	add.w	r4, r4, #4294967295
 80081ae:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80081b2:	4631      	mov	r1, r6
 80081b4:	dcf1      	bgt.n	800819a <__exponent+0x22>
 80081b6:	3130      	adds	r1, #48	; 0x30
 80081b8:	f1ae 0502 	sub.w	r5, lr, #2
 80081bc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80081c0:	1c44      	adds	r4, r0, #1
 80081c2:	4629      	mov	r1, r5
 80081c4:	4561      	cmp	r1, ip
 80081c6:	d30a      	bcc.n	80081de <__exponent+0x66>
 80081c8:	f10d 0209 	add.w	r2, sp, #9
 80081cc:	eba2 020e 	sub.w	r2, r2, lr
 80081d0:	4565      	cmp	r5, ip
 80081d2:	bf88      	it	hi
 80081d4:	2200      	movhi	r2, #0
 80081d6:	4413      	add	r3, r2
 80081d8:	1a18      	subs	r0, r3, r0
 80081da:	b003      	add	sp, #12
 80081dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80081de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80081e2:	f804 2f01 	strb.w	r2, [r4, #1]!
 80081e6:	e7ed      	b.n	80081c4 <__exponent+0x4c>
 80081e8:	2330      	movs	r3, #48	; 0x30
 80081ea:	3130      	adds	r1, #48	; 0x30
 80081ec:	7083      	strb	r3, [r0, #2]
 80081ee:	70c1      	strb	r1, [r0, #3]
 80081f0:	1d03      	adds	r3, r0, #4
 80081f2:	e7f1      	b.n	80081d8 <__exponent+0x60>

080081f4 <_printf_float>:
 80081f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081f8:	ed2d 8b02 	vpush	{d8}
 80081fc:	b08d      	sub	sp, #52	; 0x34
 80081fe:	460c      	mov	r4, r1
 8008200:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008204:	4616      	mov	r6, r2
 8008206:	461f      	mov	r7, r3
 8008208:	4605      	mov	r5, r0
 800820a:	f002 ff33 	bl	800b074 <_localeconv_r>
 800820e:	f8d0 a000 	ldr.w	sl, [r0]
 8008212:	4650      	mov	r0, sl
 8008214:	f7f7 ffee 	bl	80001f4 <strlen>
 8008218:	2300      	movs	r3, #0
 800821a:	930a      	str	r3, [sp, #40]	; 0x28
 800821c:	6823      	ldr	r3, [r4, #0]
 800821e:	9305      	str	r3, [sp, #20]
 8008220:	f8d8 3000 	ldr.w	r3, [r8]
 8008224:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008228:	3307      	adds	r3, #7
 800822a:	f023 0307 	bic.w	r3, r3, #7
 800822e:	f103 0208 	add.w	r2, r3, #8
 8008232:	f8c8 2000 	str.w	r2, [r8]
 8008236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800823a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800823e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008242:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008246:	9307      	str	r3, [sp, #28]
 8008248:	f8cd 8018 	str.w	r8, [sp, #24]
 800824c:	ee08 0a10 	vmov	s16, r0
 8008250:	4b9f      	ldr	r3, [pc, #636]	; (80084d0 <_printf_float+0x2dc>)
 8008252:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008256:	f04f 32ff 	mov.w	r2, #4294967295
 800825a:	f7f8 fc7f 	bl	8000b5c <__aeabi_dcmpun>
 800825e:	bb88      	cbnz	r0, 80082c4 <_printf_float+0xd0>
 8008260:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008264:	4b9a      	ldr	r3, [pc, #616]	; (80084d0 <_printf_float+0x2dc>)
 8008266:	f04f 32ff 	mov.w	r2, #4294967295
 800826a:	f7f8 fc59 	bl	8000b20 <__aeabi_dcmple>
 800826e:	bb48      	cbnz	r0, 80082c4 <_printf_float+0xd0>
 8008270:	2200      	movs	r2, #0
 8008272:	2300      	movs	r3, #0
 8008274:	4640      	mov	r0, r8
 8008276:	4649      	mov	r1, r9
 8008278:	f7f8 fc48 	bl	8000b0c <__aeabi_dcmplt>
 800827c:	b110      	cbz	r0, 8008284 <_printf_float+0x90>
 800827e:	232d      	movs	r3, #45	; 0x2d
 8008280:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008284:	4b93      	ldr	r3, [pc, #588]	; (80084d4 <_printf_float+0x2e0>)
 8008286:	4894      	ldr	r0, [pc, #592]	; (80084d8 <_printf_float+0x2e4>)
 8008288:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800828c:	bf94      	ite	ls
 800828e:	4698      	movls	r8, r3
 8008290:	4680      	movhi	r8, r0
 8008292:	2303      	movs	r3, #3
 8008294:	6123      	str	r3, [r4, #16]
 8008296:	9b05      	ldr	r3, [sp, #20]
 8008298:	f023 0204 	bic.w	r2, r3, #4
 800829c:	6022      	str	r2, [r4, #0]
 800829e:	f04f 0900 	mov.w	r9, #0
 80082a2:	9700      	str	r7, [sp, #0]
 80082a4:	4633      	mov	r3, r6
 80082a6:	aa0b      	add	r2, sp, #44	; 0x2c
 80082a8:	4621      	mov	r1, r4
 80082aa:	4628      	mov	r0, r5
 80082ac:	f000 f9d8 	bl	8008660 <_printf_common>
 80082b0:	3001      	adds	r0, #1
 80082b2:	f040 8090 	bne.w	80083d6 <_printf_float+0x1e2>
 80082b6:	f04f 30ff 	mov.w	r0, #4294967295
 80082ba:	b00d      	add	sp, #52	; 0x34
 80082bc:	ecbd 8b02 	vpop	{d8}
 80082c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082c4:	4642      	mov	r2, r8
 80082c6:	464b      	mov	r3, r9
 80082c8:	4640      	mov	r0, r8
 80082ca:	4649      	mov	r1, r9
 80082cc:	f7f8 fc46 	bl	8000b5c <__aeabi_dcmpun>
 80082d0:	b140      	cbz	r0, 80082e4 <_printf_float+0xf0>
 80082d2:	464b      	mov	r3, r9
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	bfbc      	itt	lt
 80082d8:	232d      	movlt	r3, #45	; 0x2d
 80082da:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80082de:	487f      	ldr	r0, [pc, #508]	; (80084dc <_printf_float+0x2e8>)
 80082e0:	4b7f      	ldr	r3, [pc, #508]	; (80084e0 <_printf_float+0x2ec>)
 80082e2:	e7d1      	b.n	8008288 <_printf_float+0x94>
 80082e4:	6863      	ldr	r3, [r4, #4]
 80082e6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80082ea:	9206      	str	r2, [sp, #24]
 80082ec:	1c5a      	adds	r2, r3, #1
 80082ee:	d13f      	bne.n	8008370 <_printf_float+0x17c>
 80082f0:	2306      	movs	r3, #6
 80082f2:	6063      	str	r3, [r4, #4]
 80082f4:	9b05      	ldr	r3, [sp, #20]
 80082f6:	6861      	ldr	r1, [r4, #4]
 80082f8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80082fc:	2300      	movs	r3, #0
 80082fe:	9303      	str	r3, [sp, #12]
 8008300:	ab0a      	add	r3, sp, #40	; 0x28
 8008302:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008306:	ab09      	add	r3, sp, #36	; 0x24
 8008308:	ec49 8b10 	vmov	d0, r8, r9
 800830c:	9300      	str	r3, [sp, #0]
 800830e:	6022      	str	r2, [r4, #0]
 8008310:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008314:	4628      	mov	r0, r5
 8008316:	f7ff fecd 	bl	80080b4 <__cvt>
 800831a:	9b06      	ldr	r3, [sp, #24]
 800831c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800831e:	2b47      	cmp	r3, #71	; 0x47
 8008320:	4680      	mov	r8, r0
 8008322:	d108      	bne.n	8008336 <_printf_float+0x142>
 8008324:	1cc8      	adds	r0, r1, #3
 8008326:	db02      	blt.n	800832e <_printf_float+0x13a>
 8008328:	6863      	ldr	r3, [r4, #4]
 800832a:	4299      	cmp	r1, r3
 800832c:	dd41      	ble.n	80083b2 <_printf_float+0x1be>
 800832e:	f1ab 0b02 	sub.w	fp, fp, #2
 8008332:	fa5f fb8b 	uxtb.w	fp, fp
 8008336:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800833a:	d820      	bhi.n	800837e <_printf_float+0x18a>
 800833c:	3901      	subs	r1, #1
 800833e:	465a      	mov	r2, fp
 8008340:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008344:	9109      	str	r1, [sp, #36]	; 0x24
 8008346:	f7ff ff17 	bl	8008178 <__exponent>
 800834a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800834c:	1813      	adds	r3, r2, r0
 800834e:	2a01      	cmp	r2, #1
 8008350:	4681      	mov	r9, r0
 8008352:	6123      	str	r3, [r4, #16]
 8008354:	dc02      	bgt.n	800835c <_printf_float+0x168>
 8008356:	6822      	ldr	r2, [r4, #0]
 8008358:	07d2      	lsls	r2, r2, #31
 800835a:	d501      	bpl.n	8008360 <_printf_float+0x16c>
 800835c:	3301      	adds	r3, #1
 800835e:	6123      	str	r3, [r4, #16]
 8008360:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008364:	2b00      	cmp	r3, #0
 8008366:	d09c      	beq.n	80082a2 <_printf_float+0xae>
 8008368:	232d      	movs	r3, #45	; 0x2d
 800836a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800836e:	e798      	b.n	80082a2 <_printf_float+0xae>
 8008370:	9a06      	ldr	r2, [sp, #24]
 8008372:	2a47      	cmp	r2, #71	; 0x47
 8008374:	d1be      	bne.n	80082f4 <_printf_float+0x100>
 8008376:	2b00      	cmp	r3, #0
 8008378:	d1bc      	bne.n	80082f4 <_printf_float+0x100>
 800837a:	2301      	movs	r3, #1
 800837c:	e7b9      	b.n	80082f2 <_printf_float+0xfe>
 800837e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008382:	d118      	bne.n	80083b6 <_printf_float+0x1c2>
 8008384:	2900      	cmp	r1, #0
 8008386:	6863      	ldr	r3, [r4, #4]
 8008388:	dd0b      	ble.n	80083a2 <_printf_float+0x1ae>
 800838a:	6121      	str	r1, [r4, #16]
 800838c:	b913      	cbnz	r3, 8008394 <_printf_float+0x1a0>
 800838e:	6822      	ldr	r2, [r4, #0]
 8008390:	07d0      	lsls	r0, r2, #31
 8008392:	d502      	bpl.n	800839a <_printf_float+0x1a6>
 8008394:	3301      	adds	r3, #1
 8008396:	440b      	add	r3, r1
 8008398:	6123      	str	r3, [r4, #16]
 800839a:	65a1      	str	r1, [r4, #88]	; 0x58
 800839c:	f04f 0900 	mov.w	r9, #0
 80083a0:	e7de      	b.n	8008360 <_printf_float+0x16c>
 80083a2:	b913      	cbnz	r3, 80083aa <_printf_float+0x1b6>
 80083a4:	6822      	ldr	r2, [r4, #0]
 80083a6:	07d2      	lsls	r2, r2, #31
 80083a8:	d501      	bpl.n	80083ae <_printf_float+0x1ba>
 80083aa:	3302      	adds	r3, #2
 80083ac:	e7f4      	b.n	8008398 <_printf_float+0x1a4>
 80083ae:	2301      	movs	r3, #1
 80083b0:	e7f2      	b.n	8008398 <_printf_float+0x1a4>
 80083b2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80083b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083b8:	4299      	cmp	r1, r3
 80083ba:	db05      	blt.n	80083c8 <_printf_float+0x1d4>
 80083bc:	6823      	ldr	r3, [r4, #0]
 80083be:	6121      	str	r1, [r4, #16]
 80083c0:	07d8      	lsls	r0, r3, #31
 80083c2:	d5ea      	bpl.n	800839a <_printf_float+0x1a6>
 80083c4:	1c4b      	adds	r3, r1, #1
 80083c6:	e7e7      	b.n	8008398 <_printf_float+0x1a4>
 80083c8:	2900      	cmp	r1, #0
 80083ca:	bfd4      	ite	le
 80083cc:	f1c1 0202 	rsble	r2, r1, #2
 80083d0:	2201      	movgt	r2, #1
 80083d2:	4413      	add	r3, r2
 80083d4:	e7e0      	b.n	8008398 <_printf_float+0x1a4>
 80083d6:	6823      	ldr	r3, [r4, #0]
 80083d8:	055a      	lsls	r2, r3, #21
 80083da:	d407      	bmi.n	80083ec <_printf_float+0x1f8>
 80083dc:	6923      	ldr	r3, [r4, #16]
 80083de:	4642      	mov	r2, r8
 80083e0:	4631      	mov	r1, r6
 80083e2:	4628      	mov	r0, r5
 80083e4:	47b8      	blx	r7
 80083e6:	3001      	adds	r0, #1
 80083e8:	d12c      	bne.n	8008444 <_printf_float+0x250>
 80083ea:	e764      	b.n	80082b6 <_printf_float+0xc2>
 80083ec:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80083f0:	f240 80e0 	bls.w	80085b4 <_printf_float+0x3c0>
 80083f4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80083f8:	2200      	movs	r2, #0
 80083fa:	2300      	movs	r3, #0
 80083fc:	f7f8 fb7c 	bl	8000af8 <__aeabi_dcmpeq>
 8008400:	2800      	cmp	r0, #0
 8008402:	d034      	beq.n	800846e <_printf_float+0x27a>
 8008404:	4a37      	ldr	r2, [pc, #220]	; (80084e4 <_printf_float+0x2f0>)
 8008406:	2301      	movs	r3, #1
 8008408:	4631      	mov	r1, r6
 800840a:	4628      	mov	r0, r5
 800840c:	47b8      	blx	r7
 800840e:	3001      	adds	r0, #1
 8008410:	f43f af51 	beq.w	80082b6 <_printf_float+0xc2>
 8008414:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008418:	429a      	cmp	r2, r3
 800841a:	db02      	blt.n	8008422 <_printf_float+0x22e>
 800841c:	6823      	ldr	r3, [r4, #0]
 800841e:	07d8      	lsls	r0, r3, #31
 8008420:	d510      	bpl.n	8008444 <_printf_float+0x250>
 8008422:	ee18 3a10 	vmov	r3, s16
 8008426:	4652      	mov	r2, sl
 8008428:	4631      	mov	r1, r6
 800842a:	4628      	mov	r0, r5
 800842c:	47b8      	blx	r7
 800842e:	3001      	adds	r0, #1
 8008430:	f43f af41 	beq.w	80082b6 <_printf_float+0xc2>
 8008434:	f04f 0800 	mov.w	r8, #0
 8008438:	f104 091a 	add.w	r9, r4, #26
 800843c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800843e:	3b01      	subs	r3, #1
 8008440:	4543      	cmp	r3, r8
 8008442:	dc09      	bgt.n	8008458 <_printf_float+0x264>
 8008444:	6823      	ldr	r3, [r4, #0]
 8008446:	079b      	lsls	r3, r3, #30
 8008448:	f100 8105 	bmi.w	8008656 <_printf_float+0x462>
 800844c:	68e0      	ldr	r0, [r4, #12]
 800844e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008450:	4298      	cmp	r0, r3
 8008452:	bfb8      	it	lt
 8008454:	4618      	movlt	r0, r3
 8008456:	e730      	b.n	80082ba <_printf_float+0xc6>
 8008458:	2301      	movs	r3, #1
 800845a:	464a      	mov	r2, r9
 800845c:	4631      	mov	r1, r6
 800845e:	4628      	mov	r0, r5
 8008460:	47b8      	blx	r7
 8008462:	3001      	adds	r0, #1
 8008464:	f43f af27 	beq.w	80082b6 <_printf_float+0xc2>
 8008468:	f108 0801 	add.w	r8, r8, #1
 800846c:	e7e6      	b.n	800843c <_printf_float+0x248>
 800846e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008470:	2b00      	cmp	r3, #0
 8008472:	dc39      	bgt.n	80084e8 <_printf_float+0x2f4>
 8008474:	4a1b      	ldr	r2, [pc, #108]	; (80084e4 <_printf_float+0x2f0>)
 8008476:	2301      	movs	r3, #1
 8008478:	4631      	mov	r1, r6
 800847a:	4628      	mov	r0, r5
 800847c:	47b8      	blx	r7
 800847e:	3001      	adds	r0, #1
 8008480:	f43f af19 	beq.w	80082b6 <_printf_float+0xc2>
 8008484:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008488:	4313      	orrs	r3, r2
 800848a:	d102      	bne.n	8008492 <_printf_float+0x29e>
 800848c:	6823      	ldr	r3, [r4, #0]
 800848e:	07d9      	lsls	r1, r3, #31
 8008490:	d5d8      	bpl.n	8008444 <_printf_float+0x250>
 8008492:	ee18 3a10 	vmov	r3, s16
 8008496:	4652      	mov	r2, sl
 8008498:	4631      	mov	r1, r6
 800849a:	4628      	mov	r0, r5
 800849c:	47b8      	blx	r7
 800849e:	3001      	adds	r0, #1
 80084a0:	f43f af09 	beq.w	80082b6 <_printf_float+0xc2>
 80084a4:	f04f 0900 	mov.w	r9, #0
 80084a8:	f104 0a1a 	add.w	sl, r4, #26
 80084ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80084ae:	425b      	negs	r3, r3
 80084b0:	454b      	cmp	r3, r9
 80084b2:	dc01      	bgt.n	80084b8 <_printf_float+0x2c4>
 80084b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084b6:	e792      	b.n	80083de <_printf_float+0x1ea>
 80084b8:	2301      	movs	r3, #1
 80084ba:	4652      	mov	r2, sl
 80084bc:	4631      	mov	r1, r6
 80084be:	4628      	mov	r0, r5
 80084c0:	47b8      	blx	r7
 80084c2:	3001      	adds	r0, #1
 80084c4:	f43f aef7 	beq.w	80082b6 <_printf_float+0xc2>
 80084c8:	f109 0901 	add.w	r9, r9, #1
 80084cc:	e7ee      	b.n	80084ac <_printf_float+0x2b8>
 80084ce:	bf00      	nop
 80084d0:	7fefffff 	.word	0x7fefffff
 80084d4:	0800ff3c 	.word	0x0800ff3c
 80084d8:	0800ff40 	.word	0x0800ff40
 80084dc:	0800ff48 	.word	0x0800ff48
 80084e0:	0800ff44 	.word	0x0800ff44
 80084e4:	08010341 	.word	0x08010341
 80084e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80084ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80084ec:	429a      	cmp	r2, r3
 80084ee:	bfa8      	it	ge
 80084f0:	461a      	movge	r2, r3
 80084f2:	2a00      	cmp	r2, #0
 80084f4:	4691      	mov	r9, r2
 80084f6:	dc37      	bgt.n	8008568 <_printf_float+0x374>
 80084f8:	f04f 0b00 	mov.w	fp, #0
 80084fc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008500:	f104 021a 	add.w	r2, r4, #26
 8008504:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008506:	9305      	str	r3, [sp, #20]
 8008508:	eba3 0309 	sub.w	r3, r3, r9
 800850c:	455b      	cmp	r3, fp
 800850e:	dc33      	bgt.n	8008578 <_printf_float+0x384>
 8008510:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008514:	429a      	cmp	r2, r3
 8008516:	db3b      	blt.n	8008590 <_printf_float+0x39c>
 8008518:	6823      	ldr	r3, [r4, #0]
 800851a:	07da      	lsls	r2, r3, #31
 800851c:	d438      	bmi.n	8008590 <_printf_float+0x39c>
 800851e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008520:	9a05      	ldr	r2, [sp, #20]
 8008522:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008524:	1a9a      	subs	r2, r3, r2
 8008526:	eba3 0901 	sub.w	r9, r3, r1
 800852a:	4591      	cmp	r9, r2
 800852c:	bfa8      	it	ge
 800852e:	4691      	movge	r9, r2
 8008530:	f1b9 0f00 	cmp.w	r9, #0
 8008534:	dc35      	bgt.n	80085a2 <_printf_float+0x3ae>
 8008536:	f04f 0800 	mov.w	r8, #0
 800853a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800853e:	f104 0a1a 	add.w	sl, r4, #26
 8008542:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008546:	1a9b      	subs	r3, r3, r2
 8008548:	eba3 0309 	sub.w	r3, r3, r9
 800854c:	4543      	cmp	r3, r8
 800854e:	f77f af79 	ble.w	8008444 <_printf_float+0x250>
 8008552:	2301      	movs	r3, #1
 8008554:	4652      	mov	r2, sl
 8008556:	4631      	mov	r1, r6
 8008558:	4628      	mov	r0, r5
 800855a:	47b8      	blx	r7
 800855c:	3001      	adds	r0, #1
 800855e:	f43f aeaa 	beq.w	80082b6 <_printf_float+0xc2>
 8008562:	f108 0801 	add.w	r8, r8, #1
 8008566:	e7ec      	b.n	8008542 <_printf_float+0x34e>
 8008568:	4613      	mov	r3, r2
 800856a:	4631      	mov	r1, r6
 800856c:	4642      	mov	r2, r8
 800856e:	4628      	mov	r0, r5
 8008570:	47b8      	blx	r7
 8008572:	3001      	adds	r0, #1
 8008574:	d1c0      	bne.n	80084f8 <_printf_float+0x304>
 8008576:	e69e      	b.n	80082b6 <_printf_float+0xc2>
 8008578:	2301      	movs	r3, #1
 800857a:	4631      	mov	r1, r6
 800857c:	4628      	mov	r0, r5
 800857e:	9205      	str	r2, [sp, #20]
 8008580:	47b8      	blx	r7
 8008582:	3001      	adds	r0, #1
 8008584:	f43f ae97 	beq.w	80082b6 <_printf_float+0xc2>
 8008588:	9a05      	ldr	r2, [sp, #20]
 800858a:	f10b 0b01 	add.w	fp, fp, #1
 800858e:	e7b9      	b.n	8008504 <_printf_float+0x310>
 8008590:	ee18 3a10 	vmov	r3, s16
 8008594:	4652      	mov	r2, sl
 8008596:	4631      	mov	r1, r6
 8008598:	4628      	mov	r0, r5
 800859a:	47b8      	blx	r7
 800859c:	3001      	adds	r0, #1
 800859e:	d1be      	bne.n	800851e <_printf_float+0x32a>
 80085a0:	e689      	b.n	80082b6 <_printf_float+0xc2>
 80085a2:	9a05      	ldr	r2, [sp, #20]
 80085a4:	464b      	mov	r3, r9
 80085a6:	4442      	add	r2, r8
 80085a8:	4631      	mov	r1, r6
 80085aa:	4628      	mov	r0, r5
 80085ac:	47b8      	blx	r7
 80085ae:	3001      	adds	r0, #1
 80085b0:	d1c1      	bne.n	8008536 <_printf_float+0x342>
 80085b2:	e680      	b.n	80082b6 <_printf_float+0xc2>
 80085b4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80085b6:	2a01      	cmp	r2, #1
 80085b8:	dc01      	bgt.n	80085be <_printf_float+0x3ca>
 80085ba:	07db      	lsls	r3, r3, #31
 80085bc:	d538      	bpl.n	8008630 <_printf_float+0x43c>
 80085be:	2301      	movs	r3, #1
 80085c0:	4642      	mov	r2, r8
 80085c2:	4631      	mov	r1, r6
 80085c4:	4628      	mov	r0, r5
 80085c6:	47b8      	blx	r7
 80085c8:	3001      	adds	r0, #1
 80085ca:	f43f ae74 	beq.w	80082b6 <_printf_float+0xc2>
 80085ce:	ee18 3a10 	vmov	r3, s16
 80085d2:	4652      	mov	r2, sl
 80085d4:	4631      	mov	r1, r6
 80085d6:	4628      	mov	r0, r5
 80085d8:	47b8      	blx	r7
 80085da:	3001      	adds	r0, #1
 80085dc:	f43f ae6b 	beq.w	80082b6 <_printf_float+0xc2>
 80085e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80085e4:	2200      	movs	r2, #0
 80085e6:	2300      	movs	r3, #0
 80085e8:	f7f8 fa86 	bl	8000af8 <__aeabi_dcmpeq>
 80085ec:	b9d8      	cbnz	r0, 8008626 <_printf_float+0x432>
 80085ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80085f0:	f108 0201 	add.w	r2, r8, #1
 80085f4:	3b01      	subs	r3, #1
 80085f6:	4631      	mov	r1, r6
 80085f8:	4628      	mov	r0, r5
 80085fa:	47b8      	blx	r7
 80085fc:	3001      	adds	r0, #1
 80085fe:	d10e      	bne.n	800861e <_printf_float+0x42a>
 8008600:	e659      	b.n	80082b6 <_printf_float+0xc2>
 8008602:	2301      	movs	r3, #1
 8008604:	4652      	mov	r2, sl
 8008606:	4631      	mov	r1, r6
 8008608:	4628      	mov	r0, r5
 800860a:	47b8      	blx	r7
 800860c:	3001      	adds	r0, #1
 800860e:	f43f ae52 	beq.w	80082b6 <_printf_float+0xc2>
 8008612:	f108 0801 	add.w	r8, r8, #1
 8008616:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008618:	3b01      	subs	r3, #1
 800861a:	4543      	cmp	r3, r8
 800861c:	dcf1      	bgt.n	8008602 <_printf_float+0x40e>
 800861e:	464b      	mov	r3, r9
 8008620:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008624:	e6dc      	b.n	80083e0 <_printf_float+0x1ec>
 8008626:	f04f 0800 	mov.w	r8, #0
 800862a:	f104 0a1a 	add.w	sl, r4, #26
 800862e:	e7f2      	b.n	8008616 <_printf_float+0x422>
 8008630:	2301      	movs	r3, #1
 8008632:	4642      	mov	r2, r8
 8008634:	e7df      	b.n	80085f6 <_printf_float+0x402>
 8008636:	2301      	movs	r3, #1
 8008638:	464a      	mov	r2, r9
 800863a:	4631      	mov	r1, r6
 800863c:	4628      	mov	r0, r5
 800863e:	47b8      	blx	r7
 8008640:	3001      	adds	r0, #1
 8008642:	f43f ae38 	beq.w	80082b6 <_printf_float+0xc2>
 8008646:	f108 0801 	add.w	r8, r8, #1
 800864a:	68e3      	ldr	r3, [r4, #12]
 800864c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800864e:	1a5b      	subs	r3, r3, r1
 8008650:	4543      	cmp	r3, r8
 8008652:	dcf0      	bgt.n	8008636 <_printf_float+0x442>
 8008654:	e6fa      	b.n	800844c <_printf_float+0x258>
 8008656:	f04f 0800 	mov.w	r8, #0
 800865a:	f104 0919 	add.w	r9, r4, #25
 800865e:	e7f4      	b.n	800864a <_printf_float+0x456>

08008660 <_printf_common>:
 8008660:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008664:	4616      	mov	r6, r2
 8008666:	4699      	mov	r9, r3
 8008668:	688a      	ldr	r2, [r1, #8]
 800866a:	690b      	ldr	r3, [r1, #16]
 800866c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008670:	4293      	cmp	r3, r2
 8008672:	bfb8      	it	lt
 8008674:	4613      	movlt	r3, r2
 8008676:	6033      	str	r3, [r6, #0]
 8008678:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800867c:	4607      	mov	r7, r0
 800867e:	460c      	mov	r4, r1
 8008680:	b10a      	cbz	r2, 8008686 <_printf_common+0x26>
 8008682:	3301      	adds	r3, #1
 8008684:	6033      	str	r3, [r6, #0]
 8008686:	6823      	ldr	r3, [r4, #0]
 8008688:	0699      	lsls	r1, r3, #26
 800868a:	bf42      	ittt	mi
 800868c:	6833      	ldrmi	r3, [r6, #0]
 800868e:	3302      	addmi	r3, #2
 8008690:	6033      	strmi	r3, [r6, #0]
 8008692:	6825      	ldr	r5, [r4, #0]
 8008694:	f015 0506 	ands.w	r5, r5, #6
 8008698:	d106      	bne.n	80086a8 <_printf_common+0x48>
 800869a:	f104 0a19 	add.w	sl, r4, #25
 800869e:	68e3      	ldr	r3, [r4, #12]
 80086a0:	6832      	ldr	r2, [r6, #0]
 80086a2:	1a9b      	subs	r3, r3, r2
 80086a4:	42ab      	cmp	r3, r5
 80086a6:	dc26      	bgt.n	80086f6 <_printf_common+0x96>
 80086a8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80086ac:	1e13      	subs	r3, r2, #0
 80086ae:	6822      	ldr	r2, [r4, #0]
 80086b0:	bf18      	it	ne
 80086b2:	2301      	movne	r3, #1
 80086b4:	0692      	lsls	r2, r2, #26
 80086b6:	d42b      	bmi.n	8008710 <_printf_common+0xb0>
 80086b8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80086bc:	4649      	mov	r1, r9
 80086be:	4638      	mov	r0, r7
 80086c0:	47c0      	blx	r8
 80086c2:	3001      	adds	r0, #1
 80086c4:	d01e      	beq.n	8008704 <_printf_common+0xa4>
 80086c6:	6823      	ldr	r3, [r4, #0]
 80086c8:	68e5      	ldr	r5, [r4, #12]
 80086ca:	6832      	ldr	r2, [r6, #0]
 80086cc:	f003 0306 	and.w	r3, r3, #6
 80086d0:	2b04      	cmp	r3, #4
 80086d2:	bf08      	it	eq
 80086d4:	1aad      	subeq	r5, r5, r2
 80086d6:	68a3      	ldr	r3, [r4, #8]
 80086d8:	6922      	ldr	r2, [r4, #16]
 80086da:	bf0c      	ite	eq
 80086dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80086e0:	2500      	movne	r5, #0
 80086e2:	4293      	cmp	r3, r2
 80086e4:	bfc4      	itt	gt
 80086e6:	1a9b      	subgt	r3, r3, r2
 80086e8:	18ed      	addgt	r5, r5, r3
 80086ea:	2600      	movs	r6, #0
 80086ec:	341a      	adds	r4, #26
 80086ee:	42b5      	cmp	r5, r6
 80086f0:	d11a      	bne.n	8008728 <_printf_common+0xc8>
 80086f2:	2000      	movs	r0, #0
 80086f4:	e008      	b.n	8008708 <_printf_common+0xa8>
 80086f6:	2301      	movs	r3, #1
 80086f8:	4652      	mov	r2, sl
 80086fa:	4649      	mov	r1, r9
 80086fc:	4638      	mov	r0, r7
 80086fe:	47c0      	blx	r8
 8008700:	3001      	adds	r0, #1
 8008702:	d103      	bne.n	800870c <_printf_common+0xac>
 8008704:	f04f 30ff 	mov.w	r0, #4294967295
 8008708:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800870c:	3501      	adds	r5, #1
 800870e:	e7c6      	b.n	800869e <_printf_common+0x3e>
 8008710:	18e1      	adds	r1, r4, r3
 8008712:	1c5a      	adds	r2, r3, #1
 8008714:	2030      	movs	r0, #48	; 0x30
 8008716:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800871a:	4422      	add	r2, r4
 800871c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008720:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008724:	3302      	adds	r3, #2
 8008726:	e7c7      	b.n	80086b8 <_printf_common+0x58>
 8008728:	2301      	movs	r3, #1
 800872a:	4622      	mov	r2, r4
 800872c:	4649      	mov	r1, r9
 800872e:	4638      	mov	r0, r7
 8008730:	47c0      	blx	r8
 8008732:	3001      	adds	r0, #1
 8008734:	d0e6      	beq.n	8008704 <_printf_common+0xa4>
 8008736:	3601      	adds	r6, #1
 8008738:	e7d9      	b.n	80086ee <_printf_common+0x8e>
	...

0800873c <_printf_i>:
 800873c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008740:	7e0f      	ldrb	r7, [r1, #24]
 8008742:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008744:	2f78      	cmp	r7, #120	; 0x78
 8008746:	4691      	mov	r9, r2
 8008748:	4680      	mov	r8, r0
 800874a:	460c      	mov	r4, r1
 800874c:	469a      	mov	sl, r3
 800874e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008752:	d807      	bhi.n	8008764 <_printf_i+0x28>
 8008754:	2f62      	cmp	r7, #98	; 0x62
 8008756:	d80a      	bhi.n	800876e <_printf_i+0x32>
 8008758:	2f00      	cmp	r7, #0
 800875a:	f000 80d8 	beq.w	800890e <_printf_i+0x1d2>
 800875e:	2f58      	cmp	r7, #88	; 0x58
 8008760:	f000 80a3 	beq.w	80088aa <_printf_i+0x16e>
 8008764:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008768:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800876c:	e03a      	b.n	80087e4 <_printf_i+0xa8>
 800876e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008772:	2b15      	cmp	r3, #21
 8008774:	d8f6      	bhi.n	8008764 <_printf_i+0x28>
 8008776:	a101      	add	r1, pc, #4	; (adr r1, 800877c <_printf_i+0x40>)
 8008778:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800877c:	080087d5 	.word	0x080087d5
 8008780:	080087e9 	.word	0x080087e9
 8008784:	08008765 	.word	0x08008765
 8008788:	08008765 	.word	0x08008765
 800878c:	08008765 	.word	0x08008765
 8008790:	08008765 	.word	0x08008765
 8008794:	080087e9 	.word	0x080087e9
 8008798:	08008765 	.word	0x08008765
 800879c:	08008765 	.word	0x08008765
 80087a0:	08008765 	.word	0x08008765
 80087a4:	08008765 	.word	0x08008765
 80087a8:	080088f5 	.word	0x080088f5
 80087ac:	08008819 	.word	0x08008819
 80087b0:	080088d7 	.word	0x080088d7
 80087b4:	08008765 	.word	0x08008765
 80087b8:	08008765 	.word	0x08008765
 80087bc:	08008917 	.word	0x08008917
 80087c0:	08008765 	.word	0x08008765
 80087c4:	08008819 	.word	0x08008819
 80087c8:	08008765 	.word	0x08008765
 80087cc:	08008765 	.word	0x08008765
 80087d0:	080088df 	.word	0x080088df
 80087d4:	682b      	ldr	r3, [r5, #0]
 80087d6:	1d1a      	adds	r2, r3, #4
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	602a      	str	r2, [r5, #0]
 80087dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80087e0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80087e4:	2301      	movs	r3, #1
 80087e6:	e0a3      	b.n	8008930 <_printf_i+0x1f4>
 80087e8:	6820      	ldr	r0, [r4, #0]
 80087ea:	6829      	ldr	r1, [r5, #0]
 80087ec:	0606      	lsls	r6, r0, #24
 80087ee:	f101 0304 	add.w	r3, r1, #4
 80087f2:	d50a      	bpl.n	800880a <_printf_i+0xce>
 80087f4:	680e      	ldr	r6, [r1, #0]
 80087f6:	602b      	str	r3, [r5, #0]
 80087f8:	2e00      	cmp	r6, #0
 80087fa:	da03      	bge.n	8008804 <_printf_i+0xc8>
 80087fc:	232d      	movs	r3, #45	; 0x2d
 80087fe:	4276      	negs	r6, r6
 8008800:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008804:	485e      	ldr	r0, [pc, #376]	; (8008980 <_printf_i+0x244>)
 8008806:	230a      	movs	r3, #10
 8008808:	e019      	b.n	800883e <_printf_i+0x102>
 800880a:	680e      	ldr	r6, [r1, #0]
 800880c:	602b      	str	r3, [r5, #0]
 800880e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008812:	bf18      	it	ne
 8008814:	b236      	sxthne	r6, r6
 8008816:	e7ef      	b.n	80087f8 <_printf_i+0xbc>
 8008818:	682b      	ldr	r3, [r5, #0]
 800881a:	6820      	ldr	r0, [r4, #0]
 800881c:	1d19      	adds	r1, r3, #4
 800881e:	6029      	str	r1, [r5, #0]
 8008820:	0601      	lsls	r1, r0, #24
 8008822:	d501      	bpl.n	8008828 <_printf_i+0xec>
 8008824:	681e      	ldr	r6, [r3, #0]
 8008826:	e002      	b.n	800882e <_printf_i+0xf2>
 8008828:	0646      	lsls	r6, r0, #25
 800882a:	d5fb      	bpl.n	8008824 <_printf_i+0xe8>
 800882c:	881e      	ldrh	r6, [r3, #0]
 800882e:	4854      	ldr	r0, [pc, #336]	; (8008980 <_printf_i+0x244>)
 8008830:	2f6f      	cmp	r7, #111	; 0x6f
 8008832:	bf0c      	ite	eq
 8008834:	2308      	moveq	r3, #8
 8008836:	230a      	movne	r3, #10
 8008838:	2100      	movs	r1, #0
 800883a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800883e:	6865      	ldr	r5, [r4, #4]
 8008840:	60a5      	str	r5, [r4, #8]
 8008842:	2d00      	cmp	r5, #0
 8008844:	bfa2      	ittt	ge
 8008846:	6821      	ldrge	r1, [r4, #0]
 8008848:	f021 0104 	bicge.w	r1, r1, #4
 800884c:	6021      	strge	r1, [r4, #0]
 800884e:	b90e      	cbnz	r6, 8008854 <_printf_i+0x118>
 8008850:	2d00      	cmp	r5, #0
 8008852:	d04d      	beq.n	80088f0 <_printf_i+0x1b4>
 8008854:	4615      	mov	r5, r2
 8008856:	fbb6 f1f3 	udiv	r1, r6, r3
 800885a:	fb03 6711 	mls	r7, r3, r1, r6
 800885e:	5dc7      	ldrb	r7, [r0, r7]
 8008860:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8008864:	4637      	mov	r7, r6
 8008866:	42bb      	cmp	r3, r7
 8008868:	460e      	mov	r6, r1
 800886a:	d9f4      	bls.n	8008856 <_printf_i+0x11a>
 800886c:	2b08      	cmp	r3, #8
 800886e:	d10b      	bne.n	8008888 <_printf_i+0x14c>
 8008870:	6823      	ldr	r3, [r4, #0]
 8008872:	07de      	lsls	r6, r3, #31
 8008874:	d508      	bpl.n	8008888 <_printf_i+0x14c>
 8008876:	6923      	ldr	r3, [r4, #16]
 8008878:	6861      	ldr	r1, [r4, #4]
 800887a:	4299      	cmp	r1, r3
 800887c:	bfde      	ittt	le
 800887e:	2330      	movle	r3, #48	; 0x30
 8008880:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008884:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008888:	1b52      	subs	r2, r2, r5
 800888a:	6122      	str	r2, [r4, #16]
 800888c:	f8cd a000 	str.w	sl, [sp]
 8008890:	464b      	mov	r3, r9
 8008892:	aa03      	add	r2, sp, #12
 8008894:	4621      	mov	r1, r4
 8008896:	4640      	mov	r0, r8
 8008898:	f7ff fee2 	bl	8008660 <_printf_common>
 800889c:	3001      	adds	r0, #1
 800889e:	d14c      	bne.n	800893a <_printf_i+0x1fe>
 80088a0:	f04f 30ff 	mov.w	r0, #4294967295
 80088a4:	b004      	add	sp, #16
 80088a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80088aa:	4835      	ldr	r0, [pc, #212]	; (8008980 <_printf_i+0x244>)
 80088ac:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80088b0:	6829      	ldr	r1, [r5, #0]
 80088b2:	6823      	ldr	r3, [r4, #0]
 80088b4:	f851 6b04 	ldr.w	r6, [r1], #4
 80088b8:	6029      	str	r1, [r5, #0]
 80088ba:	061d      	lsls	r5, r3, #24
 80088bc:	d514      	bpl.n	80088e8 <_printf_i+0x1ac>
 80088be:	07df      	lsls	r7, r3, #31
 80088c0:	bf44      	itt	mi
 80088c2:	f043 0320 	orrmi.w	r3, r3, #32
 80088c6:	6023      	strmi	r3, [r4, #0]
 80088c8:	b91e      	cbnz	r6, 80088d2 <_printf_i+0x196>
 80088ca:	6823      	ldr	r3, [r4, #0]
 80088cc:	f023 0320 	bic.w	r3, r3, #32
 80088d0:	6023      	str	r3, [r4, #0]
 80088d2:	2310      	movs	r3, #16
 80088d4:	e7b0      	b.n	8008838 <_printf_i+0xfc>
 80088d6:	6823      	ldr	r3, [r4, #0]
 80088d8:	f043 0320 	orr.w	r3, r3, #32
 80088dc:	6023      	str	r3, [r4, #0]
 80088de:	2378      	movs	r3, #120	; 0x78
 80088e0:	4828      	ldr	r0, [pc, #160]	; (8008984 <_printf_i+0x248>)
 80088e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80088e6:	e7e3      	b.n	80088b0 <_printf_i+0x174>
 80088e8:	0659      	lsls	r1, r3, #25
 80088ea:	bf48      	it	mi
 80088ec:	b2b6      	uxthmi	r6, r6
 80088ee:	e7e6      	b.n	80088be <_printf_i+0x182>
 80088f0:	4615      	mov	r5, r2
 80088f2:	e7bb      	b.n	800886c <_printf_i+0x130>
 80088f4:	682b      	ldr	r3, [r5, #0]
 80088f6:	6826      	ldr	r6, [r4, #0]
 80088f8:	6961      	ldr	r1, [r4, #20]
 80088fa:	1d18      	adds	r0, r3, #4
 80088fc:	6028      	str	r0, [r5, #0]
 80088fe:	0635      	lsls	r5, r6, #24
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	d501      	bpl.n	8008908 <_printf_i+0x1cc>
 8008904:	6019      	str	r1, [r3, #0]
 8008906:	e002      	b.n	800890e <_printf_i+0x1d2>
 8008908:	0670      	lsls	r0, r6, #25
 800890a:	d5fb      	bpl.n	8008904 <_printf_i+0x1c8>
 800890c:	8019      	strh	r1, [r3, #0]
 800890e:	2300      	movs	r3, #0
 8008910:	6123      	str	r3, [r4, #16]
 8008912:	4615      	mov	r5, r2
 8008914:	e7ba      	b.n	800888c <_printf_i+0x150>
 8008916:	682b      	ldr	r3, [r5, #0]
 8008918:	1d1a      	adds	r2, r3, #4
 800891a:	602a      	str	r2, [r5, #0]
 800891c:	681d      	ldr	r5, [r3, #0]
 800891e:	6862      	ldr	r2, [r4, #4]
 8008920:	2100      	movs	r1, #0
 8008922:	4628      	mov	r0, r5
 8008924:	f7f7 fc74 	bl	8000210 <memchr>
 8008928:	b108      	cbz	r0, 800892e <_printf_i+0x1f2>
 800892a:	1b40      	subs	r0, r0, r5
 800892c:	6060      	str	r0, [r4, #4]
 800892e:	6863      	ldr	r3, [r4, #4]
 8008930:	6123      	str	r3, [r4, #16]
 8008932:	2300      	movs	r3, #0
 8008934:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008938:	e7a8      	b.n	800888c <_printf_i+0x150>
 800893a:	6923      	ldr	r3, [r4, #16]
 800893c:	462a      	mov	r2, r5
 800893e:	4649      	mov	r1, r9
 8008940:	4640      	mov	r0, r8
 8008942:	47d0      	blx	sl
 8008944:	3001      	adds	r0, #1
 8008946:	d0ab      	beq.n	80088a0 <_printf_i+0x164>
 8008948:	6823      	ldr	r3, [r4, #0]
 800894a:	079b      	lsls	r3, r3, #30
 800894c:	d413      	bmi.n	8008976 <_printf_i+0x23a>
 800894e:	68e0      	ldr	r0, [r4, #12]
 8008950:	9b03      	ldr	r3, [sp, #12]
 8008952:	4298      	cmp	r0, r3
 8008954:	bfb8      	it	lt
 8008956:	4618      	movlt	r0, r3
 8008958:	e7a4      	b.n	80088a4 <_printf_i+0x168>
 800895a:	2301      	movs	r3, #1
 800895c:	4632      	mov	r2, r6
 800895e:	4649      	mov	r1, r9
 8008960:	4640      	mov	r0, r8
 8008962:	47d0      	blx	sl
 8008964:	3001      	adds	r0, #1
 8008966:	d09b      	beq.n	80088a0 <_printf_i+0x164>
 8008968:	3501      	adds	r5, #1
 800896a:	68e3      	ldr	r3, [r4, #12]
 800896c:	9903      	ldr	r1, [sp, #12]
 800896e:	1a5b      	subs	r3, r3, r1
 8008970:	42ab      	cmp	r3, r5
 8008972:	dcf2      	bgt.n	800895a <_printf_i+0x21e>
 8008974:	e7eb      	b.n	800894e <_printf_i+0x212>
 8008976:	2500      	movs	r5, #0
 8008978:	f104 0619 	add.w	r6, r4, #25
 800897c:	e7f5      	b.n	800896a <_printf_i+0x22e>
 800897e:	bf00      	nop
 8008980:	0800ff4c 	.word	0x0800ff4c
 8008984:	0800ff5d 	.word	0x0800ff5d

08008988 <_scanf_float>:
 8008988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800898c:	b087      	sub	sp, #28
 800898e:	4617      	mov	r7, r2
 8008990:	9303      	str	r3, [sp, #12]
 8008992:	688b      	ldr	r3, [r1, #8]
 8008994:	1e5a      	subs	r2, r3, #1
 8008996:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800899a:	bf83      	ittte	hi
 800899c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80089a0:	195b      	addhi	r3, r3, r5
 80089a2:	9302      	strhi	r3, [sp, #8]
 80089a4:	2300      	movls	r3, #0
 80089a6:	bf86      	itte	hi
 80089a8:	f240 135d 	movwhi	r3, #349	; 0x15d
 80089ac:	608b      	strhi	r3, [r1, #8]
 80089ae:	9302      	strls	r3, [sp, #8]
 80089b0:	680b      	ldr	r3, [r1, #0]
 80089b2:	468b      	mov	fp, r1
 80089b4:	2500      	movs	r5, #0
 80089b6:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80089ba:	f84b 3b1c 	str.w	r3, [fp], #28
 80089be:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80089c2:	4680      	mov	r8, r0
 80089c4:	460c      	mov	r4, r1
 80089c6:	465e      	mov	r6, fp
 80089c8:	46aa      	mov	sl, r5
 80089ca:	46a9      	mov	r9, r5
 80089cc:	9501      	str	r5, [sp, #4]
 80089ce:	68a2      	ldr	r2, [r4, #8]
 80089d0:	b152      	cbz	r2, 80089e8 <_scanf_float+0x60>
 80089d2:	683b      	ldr	r3, [r7, #0]
 80089d4:	781b      	ldrb	r3, [r3, #0]
 80089d6:	2b4e      	cmp	r3, #78	; 0x4e
 80089d8:	d864      	bhi.n	8008aa4 <_scanf_float+0x11c>
 80089da:	2b40      	cmp	r3, #64	; 0x40
 80089dc:	d83c      	bhi.n	8008a58 <_scanf_float+0xd0>
 80089de:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80089e2:	b2c8      	uxtb	r0, r1
 80089e4:	280e      	cmp	r0, #14
 80089e6:	d93a      	bls.n	8008a5e <_scanf_float+0xd6>
 80089e8:	f1b9 0f00 	cmp.w	r9, #0
 80089ec:	d003      	beq.n	80089f6 <_scanf_float+0x6e>
 80089ee:	6823      	ldr	r3, [r4, #0]
 80089f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80089f4:	6023      	str	r3, [r4, #0]
 80089f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80089fa:	f1ba 0f01 	cmp.w	sl, #1
 80089fe:	f200 8113 	bhi.w	8008c28 <_scanf_float+0x2a0>
 8008a02:	455e      	cmp	r6, fp
 8008a04:	f200 8105 	bhi.w	8008c12 <_scanf_float+0x28a>
 8008a08:	2501      	movs	r5, #1
 8008a0a:	4628      	mov	r0, r5
 8008a0c:	b007      	add	sp, #28
 8008a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a12:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8008a16:	2a0d      	cmp	r2, #13
 8008a18:	d8e6      	bhi.n	80089e8 <_scanf_float+0x60>
 8008a1a:	a101      	add	r1, pc, #4	; (adr r1, 8008a20 <_scanf_float+0x98>)
 8008a1c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8008a20:	08008b5f 	.word	0x08008b5f
 8008a24:	080089e9 	.word	0x080089e9
 8008a28:	080089e9 	.word	0x080089e9
 8008a2c:	080089e9 	.word	0x080089e9
 8008a30:	08008bbf 	.word	0x08008bbf
 8008a34:	08008b97 	.word	0x08008b97
 8008a38:	080089e9 	.word	0x080089e9
 8008a3c:	080089e9 	.word	0x080089e9
 8008a40:	08008b6d 	.word	0x08008b6d
 8008a44:	080089e9 	.word	0x080089e9
 8008a48:	080089e9 	.word	0x080089e9
 8008a4c:	080089e9 	.word	0x080089e9
 8008a50:	080089e9 	.word	0x080089e9
 8008a54:	08008b25 	.word	0x08008b25
 8008a58:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8008a5c:	e7db      	b.n	8008a16 <_scanf_float+0x8e>
 8008a5e:	290e      	cmp	r1, #14
 8008a60:	d8c2      	bhi.n	80089e8 <_scanf_float+0x60>
 8008a62:	a001      	add	r0, pc, #4	; (adr r0, 8008a68 <_scanf_float+0xe0>)
 8008a64:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8008a68:	08008b17 	.word	0x08008b17
 8008a6c:	080089e9 	.word	0x080089e9
 8008a70:	08008b17 	.word	0x08008b17
 8008a74:	08008bab 	.word	0x08008bab
 8008a78:	080089e9 	.word	0x080089e9
 8008a7c:	08008ac5 	.word	0x08008ac5
 8008a80:	08008b01 	.word	0x08008b01
 8008a84:	08008b01 	.word	0x08008b01
 8008a88:	08008b01 	.word	0x08008b01
 8008a8c:	08008b01 	.word	0x08008b01
 8008a90:	08008b01 	.word	0x08008b01
 8008a94:	08008b01 	.word	0x08008b01
 8008a98:	08008b01 	.word	0x08008b01
 8008a9c:	08008b01 	.word	0x08008b01
 8008aa0:	08008b01 	.word	0x08008b01
 8008aa4:	2b6e      	cmp	r3, #110	; 0x6e
 8008aa6:	d809      	bhi.n	8008abc <_scanf_float+0x134>
 8008aa8:	2b60      	cmp	r3, #96	; 0x60
 8008aaa:	d8b2      	bhi.n	8008a12 <_scanf_float+0x8a>
 8008aac:	2b54      	cmp	r3, #84	; 0x54
 8008aae:	d077      	beq.n	8008ba0 <_scanf_float+0x218>
 8008ab0:	2b59      	cmp	r3, #89	; 0x59
 8008ab2:	d199      	bne.n	80089e8 <_scanf_float+0x60>
 8008ab4:	2d07      	cmp	r5, #7
 8008ab6:	d197      	bne.n	80089e8 <_scanf_float+0x60>
 8008ab8:	2508      	movs	r5, #8
 8008aba:	e029      	b.n	8008b10 <_scanf_float+0x188>
 8008abc:	2b74      	cmp	r3, #116	; 0x74
 8008abe:	d06f      	beq.n	8008ba0 <_scanf_float+0x218>
 8008ac0:	2b79      	cmp	r3, #121	; 0x79
 8008ac2:	e7f6      	b.n	8008ab2 <_scanf_float+0x12a>
 8008ac4:	6821      	ldr	r1, [r4, #0]
 8008ac6:	05c8      	lsls	r0, r1, #23
 8008ac8:	d51a      	bpl.n	8008b00 <_scanf_float+0x178>
 8008aca:	9b02      	ldr	r3, [sp, #8]
 8008acc:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8008ad0:	6021      	str	r1, [r4, #0]
 8008ad2:	f109 0901 	add.w	r9, r9, #1
 8008ad6:	b11b      	cbz	r3, 8008ae0 <_scanf_float+0x158>
 8008ad8:	3b01      	subs	r3, #1
 8008ada:	3201      	adds	r2, #1
 8008adc:	9302      	str	r3, [sp, #8]
 8008ade:	60a2      	str	r2, [r4, #8]
 8008ae0:	68a3      	ldr	r3, [r4, #8]
 8008ae2:	3b01      	subs	r3, #1
 8008ae4:	60a3      	str	r3, [r4, #8]
 8008ae6:	6923      	ldr	r3, [r4, #16]
 8008ae8:	3301      	adds	r3, #1
 8008aea:	6123      	str	r3, [r4, #16]
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	3b01      	subs	r3, #1
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	607b      	str	r3, [r7, #4]
 8008af4:	f340 8084 	ble.w	8008c00 <_scanf_float+0x278>
 8008af8:	683b      	ldr	r3, [r7, #0]
 8008afa:	3301      	adds	r3, #1
 8008afc:	603b      	str	r3, [r7, #0]
 8008afe:	e766      	b.n	80089ce <_scanf_float+0x46>
 8008b00:	eb1a 0f05 	cmn.w	sl, r5
 8008b04:	f47f af70 	bne.w	80089e8 <_scanf_float+0x60>
 8008b08:	6822      	ldr	r2, [r4, #0]
 8008b0a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8008b0e:	6022      	str	r2, [r4, #0]
 8008b10:	f806 3b01 	strb.w	r3, [r6], #1
 8008b14:	e7e4      	b.n	8008ae0 <_scanf_float+0x158>
 8008b16:	6822      	ldr	r2, [r4, #0]
 8008b18:	0610      	lsls	r0, r2, #24
 8008b1a:	f57f af65 	bpl.w	80089e8 <_scanf_float+0x60>
 8008b1e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b22:	e7f4      	b.n	8008b0e <_scanf_float+0x186>
 8008b24:	f1ba 0f00 	cmp.w	sl, #0
 8008b28:	d10e      	bne.n	8008b48 <_scanf_float+0x1c0>
 8008b2a:	f1b9 0f00 	cmp.w	r9, #0
 8008b2e:	d10e      	bne.n	8008b4e <_scanf_float+0x1c6>
 8008b30:	6822      	ldr	r2, [r4, #0]
 8008b32:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008b36:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008b3a:	d108      	bne.n	8008b4e <_scanf_float+0x1c6>
 8008b3c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008b40:	6022      	str	r2, [r4, #0]
 8008b42:	f04f 0a01 	mov.w	sl, #1
 8008b46:	e7e3      	b.n	8008b10 <_scanf_float+0x188>
 8008b48:	f1ba 0f02 	cmp.w	sl, #2
 8008b4c:	d055      	beq.n	8008bfa <_scanf_float+0x272>
 8008b4e:	2d01      	cmp	r5, #1
 8008b50:	d002      	beq.n	8008b58 <_scanf_float+0x1d0>
 8008b52:	2d04      	cmp	r5, #4
 8008b54:	f47f af48 	bne.w	80089e8 <_scanf_float+0x60>
 8008b58:	3501      	adds	r5, #1
 8008b5a:	b2ed      	uxtb	r5, r5
 8008b5c:	e7d8      	b.n	8008b10 <_scanf_float+0x188>
 8008b5e:	f1ba 0f01 	cmp.w	sl, #1
 8008b62:	f47f af41 	bne.w	80089e8 <_scanf_float+0x60>
 8008b66:	f04f 0a02 	mov.w	sl, #2
 8008b6a:	e7d1      	b.n	8008b10 <_scanf_float+0x188>
 8008b6c:	b97d      	cbnz	r5, 8008b8e <_scanf_float+0x206>
 8008b6e:	f1b9 0f00 	cmp.w	r9, #0
 8008b72:	f47f af3c 	bne.w	80089ee <_scanf_float+0x66>
 8008b76:	6822      	ldr	r2, [r4, #0]
 8008b78:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8008b7c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8008b80:	f47f af39 	bne.w	80089f6 <_scanf_float+0x6e>
 8008b84:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008b88:	6022      	str	r2, [r4, #0]
 8008b8a:	2501      	movs	r5, #1
 8008b8c:	e7c0      	b.n	8008b10 <_scanf_float+0x188>
 8008b8e:	2d03      	cmp	r5, #3
 8008b90:	d0e2      	beq.n	8008b58 <_scanf_float+0x1d0>
 8008b92:	2d05      	cmp	r5, #5
 8008b94:	e7de      	b.n	8008b54 <_scanf_float+0x1cc>
 8008b96:	2d02      	cmp	r5, #2
 8008b98:	f47f af26 	bne.w	80089e8 <_scanf_float+0x60>
 8008b9c:	2503      	movs	r5, #3
 8008b9e:	e7b7      	b.n	8008b10 <_scanf_float+0x188>
 8008ba0:	2d06      	cmp	r5, #6
 8008ba2:	f47f af21 	bne.w	80089e8 <_scanf_float+0x60>
 8008ba6:	2507      	movs	r5, #7
 8008ba8:	e7b2      	b.n	8008b10 <_scanf_float+0x188>
 8008baa:	6822      	ldr	r2, [r4, #0]
 8008bac:	0591      	lsls	r1, r2, #22
 8008bae:	f57f af1b 	bpl.w	80089e8 <_scanf_float+0x60>
 8008bb2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8008bb6:	6022      	str	r2, [r4, #0]
 8008bb8:	f8cd 9004 	str.w	r9, [sp, #4]
 8008bbc:	e7a8      	b.n	8008b10 <_scanf_float+0x188>
 8008bbe:	6822      	ldr	r2, [r4, #0]
 8008bc0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8008bc4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8008bc8:	d006      	beq.n	8008bd8 <_scanf_float+0x250>
 8008bca:	0550      	lsls	r0, r2, #21
 8008bcc:	f57f af0c 	bpl.w	80089e8 <_scanf_float+0x60>
 8008bd0:	f1b9 0f00 	cmp.w	r9, #0
 8008bd4:	f43f af0f 	beq.w	80089f6 <_scanf_float+0x6e>
 8008bd8:	0591      	lsls	r1, r2, #22
 8008bda:	bf58      	it	pl
 8008bdc:	9901      	ldrpl	r1, [sp, #4]
 8008bde:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8008be2:	bf58      	it	pl
 8008be4:	eba9 0101 	subpl.w	r1, r9, r1
 8008be8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8008bec:	bf58      	it	pl
 8008bee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008bf2:	6022      	str	r2, [r4, #0]
 8008bf4:	f04f 0900 	mov.w	r9, #0
 8008bf8:	e78a      	b.n	8008b10 <_scanf_float+0x188>
 8008bfa:	f04f 0a03 	mov.w	sl, #3
 8008bfe:	e787      	b.n	8008b10 <_scanf_float+0x188>
 8008c00:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8008c04:	4639      	mov	r1, r7
 8008c06:	4640      	mov	r0, r8
 8008c08:	4798      	blx	r3
 8008c0a:	2800      	cmp	r0, #0
 8008c0c:	f43f aedf 	beq.w	80089ce <_scanf_float+0x46>
 8008c10:	e6ea      	b.n	80089e8 <_scanf_float+0x60>
 8008c12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008c1a:	463a      	mov	r2, r7
 8008c1c:	4640      	mov	r0, r8
 8008c1e:	4798      	blx	r3
 8008c20:	6923      	ldr	r3, [r4, #16]
 8008c22:	3b01      	subs	r3, #1
 8008c24:	6123      	str	r3, [r4, #16]
 8008c26:	e6ec      	b.n	8008a02 <_scanf_float+0x7a>
 8008c28:	1e6b      	subs	r3, r5, #1
 8008c2a:	2b06      	cmp	r3, #6
 8008c2c:	d825      	bhi.n	8008c7a <_scanf_float+0x2f2>
 8008c2e:	2d02      	cmp	r5, #2
 8008c30:	d836      	bhi.n	8008ca0 <_scanf_float+0x318>
 8008c32:	455e      	cmp	r6, fp
 8008c34:	f67f aee8 	bls.w	8008a08 <_scanf_float+0x80>
 8008c38:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c3c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008c40:	463a      	mov	r2, r7
 8008c42:	4640      	mov	r0, r8
 8008c44:	4798      	blx	r3
 8008c46:	6923      	ldr	r3, [r4, #16]
 8008c48:	3b01      	subs	r3, #1
 8008c4a:	6123      	str	r3, [r4, #16]
 8008c4c:	e7f1      	b.n	8008c32 <_scanf_float+0x2aa>
 8008c4e:	9802      	ldr	r0, [sp, #8]
 8008c50:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c54:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8008c58:	9002      	str	r0, [sp, #8]
 8008c5a:	463a      	mov	r2, r7
 8008c5c:	4640      	mov	r0, r8
 8008c5e:	4798      	blx	r3
 8008c60:	6923      	ldr	r3, [r4, #16]
 8008c62:	3b01      	subs	r3, #1
 8008c64:	6123      	str	r3, [r4, #16]
 8008c66:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c6a:	fa5f fa8a 	uxtb.w	sl, sl
 8008c6e:	f1ba 0f02 	cmp.w	sl, #2
 8008c72:	d1ec      	bne.n	8008c4e <_scanf_float+0x2c6>
 8008c74:	3d03      	subs	r5, #3
 8008c76:	b2ed      	uxtb	r5, r5
 8008c78:	1b76      	subs	r6, r6, r5
 8008c7a:	6823      	ldr	r3, [r4, #0]
 8008c7c:	05da      	lsls	r2, r3, #23
 8008c7e:	d52f      	bpl.n	8008ce0 <_scanf_float+0x358>
 8008c80:	055b      	lsls	r3, r3, #21
 8008c82:	d510      	bpl.n	8008ca6 <_scanf_float+0x31e>
 8008c84:	455e      	cmp	r6, fp
 8008c86:	f67f aebf 	bls.w	8008a08 <_scanf_float+0x80>
 8008c8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008c8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008c92:	463a      	mov	r2, r7
 8008c94:	4640      	mov	r0, r8
 8008c96:	4798      	blx	r3
 8008c98:	6923      	ldr	r3, [r4, #16]
 8008c9a:	3b01      	subs	r3, #1
 8008c9c:	6123      	str	r3, [r4, #16]
 8008c9e:	e7f1      	b.n	8008c84 <_scanf_float+0x2fc>
 8008ca0:	46aa      	mov	sl, r5
 8008ca2:	9602      	str	r6, [sp, #8]
 8008ca4:	e7df      	b.n	8008c66 <_scanf_float+0x2de>
 8008ca6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8008caa:	6923      	ldr	r3, [r4, #16]
 8008cac:	2965      	cmp	r1, #101	; 0x65
 8008cae:	f103 33ff 	add.w	r3, r3, #4294967295
 8008cb2:	f106 35ff 	add.w	r5, r6, #4294967295
 8008cb6:	6123      	str	r3, [r4, #16]
 8008cb8:	d00c      	beq.n	8008cd4 <_scanf_float+0x34c>
 8008cba:	2945      	cmp	r1, #69	; 0x45
 8008cbc:	d00a      	beq.n	8008cd4 <_scanf_float+0x34c>
 8008cbe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008cc2:	463a      	mov	r2, r7
 8008cc4:	4640      	mov	r0, r8
 8008cc6:	4798      	blx	r3
 8008cc8:	6923      	ldr	r3, [r4, #16]
 8008cca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8008cce:	3b01      	subs	r3, #1
 8008cd0:	1eb5      	subs	r5, r6, #2
 8008cd2:	6123      	str	r3, [r4, #16]
 8008cd4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8008cd8:	463a      	mov	r2, r7
 8008cda:	4640      	mov	r0, r8
 8008cdc:	4798      	blx	r3
 8008cde:	462e      	mov	r6, r5
 8008ce0:	6825      	ldr	r5, [r4, #0]
 8008ce2:	f015 0510 	ands.w	r5, r5, #16
 8008ce6:	d159      	bne.n	8008d9c <_scanf_float+0x414>
 8008ce8:	7035      	strb	r5, [r6, #0]
 8008cea:	6823      	ldr	r3, [r4, #0]
 8008cec:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008cf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008cf4:	d11b      	bne.n	8008d2e <_scanf_float+0x3a6>
 8008cf6:	9b01      	ldr	r3, [sp, #4]
 8008cf8:	454b      	cmp	r3, r9
 8008cfa:	eba3 0209 	sub.w	r2, r3, r9
 8008cfe:	d123      	bne.n	8008d48 <_scanf_float+0x3c0>
 8008d00:	2200      	movs	r2, #0
 8008d02:	4659      	mov	r1, fp
 8008d04:	4640      	mov	r0, r8
 8008d06:	f000 ff09 	bl	8009b1c <_strtod_r>
 8008d0a:	6822      	ldr	r2, [r4, #0]
 8008d0c:	9b03      	ldr	r3, [sp, #12]
 8008d0e:	f012 0f02 	tst.w	r2, #2
 8008d12:	ec57 6b10 	vmov	r6, r7, d0
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	d021      	beq.n	8008d5e <_scanf_float+0x3d6>
 8008d1a:	9903      	ldr	r1, [sp, #12]
 8008d1c:	1d1a      	adds	r2, r3, #4
 8008d1e:	600a      	str	r2, [r1, #0]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	e9c3 6700 	strd	r6, r7, [r3]
 8008d26:	68e3      	ldr	r3, [r4, #12]
 8008d28:	3301      	adds	r3, #1
 8008d2a:	60e3      	str	r3, [r4, #12]
 8008d2c:	e66d      	b.n	8008a0a <_scanf_float+0x82>
 8008d2e:	9b04      	ldr	r3, [sp, #16]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d0e5      	beq.n	8008d00 <_scanf_float+0x378>
 8008d34:	9905      	ldr	r1, [sp, #20]
 8008d36:	230a      	movs	r3, #10
 8008d38:	462a      	mov	r2, r5
 8008d3a:	3101      	adds	r1, #1
 8008d3c:	4640      	mov	r0, r8
 8008d3e:	f000 ff81 	bl	8009c44 <_strtol_r>
 8008d42:	9b04      	ldr	r3, [sp, #16]
 8008d44:	9e05      	ldr	r6, [sp, #20]
 8008d46:	1ac2      	subs	r2, r0, r3
 8008d48:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8008d4c:	429e      	cmp	r6, r3
 8008d4e:	bf28      	it	cs
 8008d50:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8008d54:	4912      	ldr	r1, [pc, #72]	; (8008da0 <_scanf_float+0x418>)
 8008d56:	4630      	mov	r0, r6
 8008d58:	f000 f82c 	bl	8008db4 <siprintf>
 8008d5c:	e7d0      	b.n	8008d00 <_scanf_float+0x378>
 8008d5e:	9903      	ldr	r1, [sp, #12]
 8008d60:	f012 0f04 	tst.w	r2, #4
 8008d64:	f103 0204 	add.w	r2, r3, #4
 8008d68:	600a      	str	r2, [r1, #0]
 8008d6a:	d1d9      	bne.n	8008d20 <_scanf_float+0x398>
 8008d6c:	f8d3 8000 	ldr.w	r8, [r3]
 8008d70:	ee10 2a10 	vmov	r2, s0
 8008d74:	ee10 0a10 	vmov	r0, s0
 8008d78:	463b      	mov	r3, r7
 8008d7a:	4639      	mov	r1, r7
 8008d7c:	f7f7 feee 	bl	8000b5c <__aeabi_dcmpun>
 8008d80:	b128      	cbz	r0, 8008d8e <_scanf_float+0x406>
 8008d82:	4808      	ldr	r0, [pc, #32]	; (8008da4 <_scanf_float+0x41c>)
 8008d84:	f000 f810 	bl	8008da8 <nanf>
 8008d88:	ed88 0a00 	vstr	s0, [r8]
 8008d8c:	e7cb      	b.n	8008d26 <_scanf_float+0x39e>
 8008d8e:	4630      	mov	r0, r6
 8008d90:	4639      	mov	r1, r7
 8008d92:	f7f7 ff41 	bl	8000c18 <__aeabi_d2f>
 8008d96:	f8c8 0000 	str.w	r0, [r8]
 8008d9a:	e7c4      	b.n	8008d26 <_scanf_float+0x39e>
 8008d9c:	2500      	movs	r5, #0
 8008d9e:	e634      	b.n	8008a0a <_scanf_float+0x82>
 8008da0:	0800ff6e 	.word	0x0800ff6e
 8008da4:	08010393 	.word	0x08010393

08008da8 <nanf>:
 8008da8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8008db0 <nanf+0x8>
 8008dac:	4770      	bx	lr
 8008dae:	bf00      	nop
 8008db0:	7fc00000 	.word	0x7fc00000

08008db4 <siprintf>:
 8008db4:	b40e      	push	{r1, r2, r3}
 8008db6:	b500      	push	{lr}
 8008db8:	b09c      	sub	sp, #112	; 0x70
 8008dba:	ab1d      	add	r3, sp, #116	; 0x74
 8008dbc:	9002      	str	r0, [sp, #8]
 8008dbe:	9006      	str	r0, [sp, #24]
 8008dc0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008dc4:	4809      	ldr	r0, [pc, #36]	; (8008dec <siprintf+0x38>)
 8008dc6:	9107      	str	r1, [sp, #28]
 8008dc8:	9104      	str	r1, [sp, #16]
 8008dca:	4909      	ldr	r1, [pc, #36]	; (8008df0 <siprintf+0x3c>)
 8008dcc:	f853 2b04 	ldr.w	r2, [r3], #4
 8008dd0:	9105      	str	r1, [sp, #20]
 8008dd2:	6800      	ldr	r0, [r0, #0]
 8008dd4:	9301      	str	r3, [sp, #4]
 8008dd6:	a902      	add	r1, sp, #8
 8008dd8:	f002 ff9e 	bl	800bd18 <_svfiprintf_r>
 8008ddc:	9b02      	ldr	r3, [sp, #8]
 8008dde:	2200      	movs	r2, #0
 8008de0:	701a      	strb	r2, [r3, #0]
 8008de2:	b01c      	add	sp, #112	; 0x70
 8008de4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008de8:	b003      	add	sp, #12
 8008dea:	4770      	bx	lr
 8008dec:	2000001c 	.word	0x2000001c
 8008df0:	ffff0208 	.word	0xffff0208

08008df4 <siscanf>:
 8008df4:	b40e      	push	{r1, r2, r3}
 8008df6:	b510      	push	{r4, lr}
 8008df8:	b09f      	sub	sp, #124	; 0x7c
 8008dfa:	ac21      	add	r4, sp, #132	; 0x84
 8008dfc:	f44f 7101 	mov.w	r1, #516	; 0x204
 8008e00:	f854 2b04 	ldr.w	r2, [r4], #4
 8008e04:	9201      	str	r2, [sp, #4]
 8008e06:	f8ad 101c 	strh.w	r1, [sp, #28]
 8008e0a:	9004      	str	r0, [sp, #16]
 8008e0c:	9008      	str	r0, [sp, #32]
 8008e0e:	f7f7 f9f1 	bl	80001f4 <strlen>
 8008e12:	4b0c      	ldr	r3, [pc, #48]	; (8008e44 <siscanf+0x50>)
 8008e14:	9005      	str	r0, [sp, #20]
 8008e16:	9009      	str	r0, [sp, #36]	; 0x24
 8008e18:	930d      	str	r3, [sp, #52]	; 0x34
 8008e1a:	480b      	ldr	r0, [pc, #44]	; (8008e48 <siscanf+0x54>)
 8008e1c:	9a01      	ldr	r2, [sp, #4]
 8008e1e:	6800      	ldr	r0, [r0, #0]
 8008e20:	9403      	str	r4, [sp, #12]
 8008e22:	2300      	movs	r3, #0
 8008e24:	9311      	str	r3, [sp, #68]	; 0x44
 8008e26:	9316      	str	r3, [sp, #88]	; 0x58
 8008e28:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008e2c:	f8ad 301e 	strh.w	r3, [sp, #30]
 8008e30:	a904      	add	r1, sp, #16
 8008e32:	4623      	mov	r3, r4
 8008e34:	f003 f8ca 	bl	800bfcc <__ssvfiscanf_r>
 8008e38:	b01f      	add	sp, #124	; 0x7c
 8008e3a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008e3e:	b003      	add	sp, #12
 8008e40:	4770      	bx	lr
 8008e42:	bf00      	nop
 8008e44:	08008e6f 	.word	0x08008e6f
 8008e48:	2000001c 	.word	0x2000001c

08008e4c <__sread>:
 8008e4c:	b510      	push	{r4, lr}
 8008e4e:	460c      	mov	r4, r1
 8008e50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e54:	f003 fb84 	bl	800c560 <_read_r>
 8008e58:	2800      	cmp	r0, #0
 8008e5a:	bfab      	itete	ge
 8008e5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008e5e:	89a3      	ldrhlt	r3, [r4, #12]
 8008e60:	181b      	addge	r3, r3, r0
 8008e62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008e66:	bfac      	ite	ge
 8008e68:	6563      	strge	r3, [r4, #84]	; 0x54
 8008e6a:	81a3      	strhlt	r3, [r4, #12]
 8008e6c:	bd10      	pop	{r4, pc}

08008e6e <__seofread>:
 8008e6e:	2000      	movs	r0, #0
 8008e70:	4770      	bx	lr

08008e72 <__swrite>:
 8008e72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e76:	461f      	mov	r7, r3
 8008e78:	898b      	ldrh	r3, [r1, #12]
 8008e7a:	05db      	lsls	r3, r3, #23
 8008e7c:	4605      	mov	r5, r0
 8008e7e:	460c      	mov	r4, r1
 8008e80:	4616      	mov	r6, r2
 8008e82:	d505      	bpl.n	8008e90 <__swrite+0x1e>
 8008e84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e88:	2302      	movs	r3, #2
 8008e8a:	2200      	movs	r2, #0
 8008e8c:	f002 f8f6 	bl	800b07c <_lseek_r>
 8008e90:	89a3      	ldrh	r3, [r4, #12]
 8008e92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008e9a:	81a3      	strh	r3, [r4, #12]
 8008e9c:	4632      	mov	r2, r6
 8008e9e:	463b      	mov	r3, r7
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ea6:	f000 bed9 	b.w	8009c5c <_write_r>

08008eaa <__sseek>:
 8008eaa:	b510      	push	{r4, lr}
 8008eac:	460c      	mov	r4, r1
 8008eae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eb2:	f002 f8e3 	bl	800b07c <_lseek_r>
 8008eb6:	1c43      	adds	r3, r0, #1
 8008eb8:	89a3      	ldrh	r3, [r4, #12]
 8008eba:	bf15      	itete	ne
 8008ebc:	6560      	strne	r0, [r4, #84]	; 0x54
 8008ebe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008ec2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008ec6:	81a3      	strheq	r3, [r4, #12]
 8008ec8:	bf18      	it	ne
 8008eca:	81a3      	strhne	r3, [r4, #12]
 8008ecc:	bd10      	pop	{r4, pc}

08008ece <__sclose>:
 8008ece:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ed2:	f000 bed5 	b.w	8009c80 <_close_r>

08008ed6 <sulp>:
 8008ed6:	b570      	push	{r4, r5, r6, lr}
 8008ed8:	4604      	mov	r4, r0
 8008eda:	460d      	mov	r5, r1
 8008edc:	ec45 4b10 	vmov	d0, r4, r5
 8008ee0:	4616      	mov	r6, r2
 8008ee2:	f002 fc77 	bl	800b7d4 <__ulp>
 8008ee6:	ec51 0b10 	vmov	r0, r1, d0
 8008eea:	b17e      	cbz	r6, 8008f0c <sulp+0x36>
 8008eec:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8008ef0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	dd09      	ble.n	8008f0c <sulp+0x36>
 8008ef8:	051b      	lsls	r3, r3, #20
 8008efa:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008efe:	2400      	movs	r4, #0
 8008f00:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8008f04:	4622      	mov	r2, r4
 8008f06:	462b      	mov	r3, r5
 8008f08:	f7f7 fb8e 	bl	8000628 <__aeabi_dmul>
 8008f0c:	bd70      	pop	{r4, r5, r6, pc}
	...

08008f10 <_strtod_l>:
 8008f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f14:	ed2d 8b02 	vpush	{d8}
 8008f18:	b09d      	sub	sp, #116	; 0x74
 8008f1a:	461f      	mov	r7, r3
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	9318      	str	r3, [sp, #96]	; 0x60
 8008f20:	4ba2      	ldr	r3, [pc, #648]	; (80091ac <_strtod_l+0x29c>)
 8008f22:	9213      	str	r2, [sp, #76]	; 0x4c
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	9305      	str	r3, [sp, #20]
 8008f28:	4604      	mov	r4, r0
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	4688      	mov	r8, r1
 8008f2e:	f7f7 f961 	bl	80001f4 <strlen>
 8008f32:	f04f 0a00 	mov.w	sl, #0
 8008f36:	4605      	mov	r5, r0
 8008f38:	f04f 0b00 	mov.w	fp, #0
 8008f3c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008f40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008f42:	781a      	ldrb	r2, [r3, #0]
 8008f44:	2a2b      	cmp	r2, #43	; 0x2b
 8008f46:	d04e      	beq.n	8008fe6 <_strtod_l+0xd6>
 8008f48:	d83b      	bhi.n	8008fc2 <_strtod_l+0xb2>
 8008f4a:	2a0d      	cmp	r2, #13
 8008f4c:	d834      	bhi.n	8008fb8 <_strtod_l+0xa8>
 8008f4e:	2a08      	cmp	r2, #8
 8008f50:	d834      	bhi.n	8008fbc <_strtod_l+0xac>
 8008f52:	2a00      	cmp	r2, #0
 8008f54:	d03e      	beq.n	8008fd4 <_strtod_l+0xc4>
 8008f56:	2300      	movs	r3, #0
 8008f58:	930a      	str	r3, [sp, #40]	; 0x28
 8008f5a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8008f5c:	7833      	ldrb	r3, [r6, #0]
 8008f5e:	2b30      	cmp	r3, #48	; 0x30
 8008f60:	f040 80b0 	bne.w	80090c4 <_strtod_l+0x1b4>
 8008f64:	7873      	ldrb	r3, [r6, #1]
 8008f66:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008f6a:	2b58      	cmp	r3, #88	; 0x58
 8008f6c:	d168      	bne.n	8009040 <_strtod_l+0x130>
 8008f6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f70:	9301      	str	r3, [sp, #4]
 8008f72:	ab18      	add	r3, sp, #96	; 0x60
 8008f74:	9702      	str	r7, [sp, #8]
 8008f76:	9300      	str	r3, [sp, #0]
 8008f78:	4a8d      	ldr	r2, [pc, #564]	; (80091b0 <_strtod_l+0x2a0>)
 8008f7a:	ab19      	add	r3, sp, #100	; 0x64
 8008f7c:	a917      	add	r1, sp, #92	; 0x5c
 8008f7e:	4620      	mov	r0, r4
 8008f80:	f001 fd70 	bl	800aa64 <__gethex>
 8008f84:	f010 0707 	ands.w	r7, r0, #7
 8008f88:	4605      	mov	r5, r0
 8008f8a:	d005      	beq.n	8008f98 <_strtod_l+0x88>
 8008f8c:	2f06      	cmp	r7, #6
 8008f8e:	d12c      	bne.n	8008fea <_strtod_l+0xda>
 8008f90:	3601      	adds	r6, #1
 8008f92:	2300      	movs	r3, #0
 8008f94:	9617      	str	r6, [sp, #92]	; 0x5c
 8008f96:	930a      	str	r3, [sp, #40]	; 0x28
 8008f98:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	f040 8590 	bne.w	8009ac0 <_strtod_l+0xbb0>
 8008fa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fa2:	b1eb      	cbz	r3, 8008fe0 <_strtod_l+0xd0>
 8008fa4:	4652      	mov	r2, sl
 8008fa6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008faa:	ec43 2b10 	vmov	d0, r2, r3
 8008fae:	b01d      	add	sp, #116	; 0x74
 8008fb0:	ecbd 8b02 	vpop	{d8}
 8008fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fb8:	2a20      	cmp	r2, #32
 8008fba:	d1cc      	bne.n	8008f56 <_strtod_l+0x46>
 8008fbc:	3301      	adds	r3, #1
 8008fbe:	9317      	str	r3, [sp, #92]	; 0x5c
 8008fc0:	e7be      	b.n	8008f40 <_strtod_l+0x30>
 8008fc2:	2a2d      	cmp	r2, #45	; 0x2d
 8008fc4:	d1c7      	bne.n	8008f56 <_strtod_l+0x46>
 8008fc6:	2201      	movs	r2, #1
 8008fc8:	920a      	str	r2, [sp, #40]	; 0x28
 8008fca:	1c5a      	adds	r2, r3, #1
 8008fcc:	9217      	str	r2, [sp, #92]	; 0x5c
 8008fce:	785b      	ldrb	r3, [r3, #1]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d1c2      	bne.n	8008f5a <_strtod_l+0x4a>
 8008fd4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008fd6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	f040 856e 	bne.w	8009abc <_strtod_l+0xbac>
 8008fe0:	4652      	mov	r2, sl
 8008fe2:	465b      	mov	r3, fp
 8008fe4:	e7e1      	b.n	8008faa <_strtod_l+0x9a>
 8008fe6:	2200      	movs	r2, #0
 8008fe8:	e7ee      	b.n	8008fc8 <_strtod_l+0xb8>
 8008fea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008fec:	b13a      	cbz	r2, 8008ffe <_strtod_l+0xee>
 8008fee:	2135      	movs	r1, #53	; 0x35
 8008ff0:	a81a      	add	r0, sp, #104	; 0x68
 8008ff2:	f002 fcfa 	bl	800b9ea <__copybits>
 8008ff6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008ff8:	4620      	mov	r0, r4
 8008ffa:	f002 f8b9 	bl	800b170 <_Bfree>
 8008ffe:	3f01      	subs	r7, #1
 8009000:	2f04      	cmp	r7, #4
 8009002:	d806      	bhi.n	8009012 <_strtod_l+0x102>
 8009004:	e8df f007 	tbb	[pc, r7]
 8009008:	1714030a 	.word	0x1714030a
 800900c:	0a          	.byte	0x0a
 800900d:	00          	.byte	0x00
 800900e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8009012:	0728      	lsls	r0, r5, #28
 8009014:	d5c0      	bpl.n	8008f98 <_strtod_l+0x88>
 8009016:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800901a:	e7bd      	b.n	8008f98 <_strtod_l+0x88>
 800901c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009020:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009022:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009026:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800902a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800902e:	e7f0      	b.n	8009012 <_strtod_l+0x102>
 8009030:	f8df b180 	ldr.w	fp, [pc, #384]	; 80091b4 <_strtod_l+0x2a4>
 8009034:	e7ed      	b.n	8009012 <_strtod_l+0x102>
 8009036:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800903a:	f04f 3aff 	mov.w	sl, #4294967295
 800903e:	e7e8      	b.n	8009012 <_strtod_l+0x102>
 8009040:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009042:	1c5a      	adds	r2, r3, #1
 8009044:	9217      	str	r2, [sp, #92]	; 0x5c
 8009046:	785b      	ldrb	r3, [r3, #1]
 8009048:	2b30      	cmp	r3, #48	; 0x30
 800904a:	d0f9      	beq.n	8009040 <_strtod_l+0x130>
 800904c:	2b00      	cmp	r3, #0
 800904e:	d0a3      	beq.n	8008f98 <_strtod_l+0x88>
 8009050:	2301      	movs	r3, #1
 8009052:	f04f 0900 	mov.w	r9, #0
 8009056:	9304      	str	r3, [sp, #16]
 8009058:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800905a:	9308      	str	r3, [sp, #32]
 800905c:	f8cd 901c 	str.w	r9, [sp, #28]
 8009060:	464f      	mov	r7, r9
 8009062:	220a      	movs	r2, #10
 8009064:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009066:	7806      	ldrb	r6, [r0, #0]
 8009068:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800906c:	b2d9      	uxtb	r1, r3
 800906e:	2909      	cmp	r1, #9
 8009070:	d92a      	bls.n	80090c8 <_strtod_l+0x1b8>
 8009072:	9905      	ldr	r1, [sp, #20]
 8009074:	462a      	mov	r2, r5
 8009076:	f003 fad7 	bl	800c628 <strncmp>
 800907a:	b398      	cbz	r0, 80090e4 <_strtod_l+0x1d4>
 800907c:	2000      	movs	r0, #0
 800907e:	4632      	mov	r2, r6
 8009080:	463d      	mov	r5, r7
 8009082:	9005      	str	r0, [sp, #20]
 8009084:	4603      	mov	r3, r0
 8009086:	2a65      	cmp	r2, #101	; 0x65
 8009088:	d001      	beq.n	800908e <_strtod_l+0x17e>
 800908a:	2a45      	cmp	r2, #69	; 0x45
 800908c:	d118      	bne.n	80090c0 <_strtod_l+0x1b0>
 800908e:	b91d      	cbnz	r5, 8009098 <_strtod_l+0x188>
 8009090:	9a04      	ldr	r2, [sp, #16]
 8009092:	4302      	orrs	r2, r0
 8009094:	d09e      	beq.n	8008fd4 <_strtod_l+0xc4>
 8009096:	2500      	movs	r5, #0
 8009098:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800909c:	f108 0201 	add.w	r2, r8, #1
 80090a0:	9217      	str	r2, [sp, #92]	; 0x5c
 80090a2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80090a6:	2a2b      	cmp	r2, #43	; 0x2b
 80090a8:	d075      	beq.n	8009196 <_strtod_l+0x286>
 80090aa:	2a2d      	cmp	r2, #45	; 0x2d
 80090ac:	d07b      	beq.n	80091a6 <_strtod_l+0x296>
 80090ae:	f04f 0c00 	mov.w	ip, #0
 80090b2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80090b6:	2909      	cmp	r1, #9
 80090b8:	f240 8082 	bls.w	80091c0 <_strtod_l+0x2b0>
 80090bc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80090c0:	2600      	movs	r6, #0
 80090c2:	e09d      	b.n	8009200 <_strtod_l+0x2f0>
 80090c4:	2300      	movs	r3, #0
 80090c6:	e7c4      	b.n	8009052 <_strtod_l+0x142>
 80090c8:	2f08      	cmp	r7, #8
 80090ca:	bfd8      	it	le
 80090cc:	9907      	ldrle	r1, [sp, #28]
 80090ce:	f100 0001 	add.w	r0, r0, #1
 80090d2:	bfda      	itte	le
 80090d4:	fb02 3301 	mlale	r3, r2, r1, r3
 80090d8:	9307      	strle	r3, [sp, #28]
 80090da:	fb02 3909 	mlagt	r9, r2, r9, r3
 80090de:	3701      	adds	r7, #1
 80090e0:	9017      	str	r0, [sp, #92]	; 0x5c
 80090e2:	e7bf      	b.n	8009064 <_strtod_l+0x154>
 80090e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80090e6:	195a      	adds	r2, r3, r5
 80090e8:	9217      	str	r2, [sp, #92]	; 0x5c
 80090ea:	5d5a      	ldrb	r2, [r3, r5]
 80090ec:	2f00      	cmp	r7, #0
 80090ee:	d037      	beq.n	8009160 <_strtod_l+0x250>
 80090f0:	9005      	str	r0, [sp, #20]
 80090f2:	463d      	mov	r5, r7
 80090f4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80090f8:	2b09      	cmp	r3, #9
 80090fa:	d912      	bls.n	8009122 <_strtod_l+0x212>
 80090fc:	2301      	movs	r3, #1
 80090fe:	e7c2      	b.n	8009086 <_strtod_l+0x176>
 8009100:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009102:	1c5a      	adds	r2, r3, #1
 8009104:	9217      	str	r2, [sp, #92]	; 0x5c
 8009106:	785a      	ldrb	r2, [r3, #1]
 8009108:	3001      	adds	r0, #1
 800910a:	2a30      	cmp	r2, #48	; 0x30
 800910c:	d0f8      	beq.n	8009100 <_strtod_l+0x1f0>
 800910e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009112:	2b08      	cmp	r3, #8
 8009114:	f200 84d9 	bhi.w	8009aca <_strtod_l+0xbba>
 8009118:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800911a:	9005      	str	r0, [sp, #20]
 800911c:	2000      	movs	r0, #0
 800911e:	9308      	str	r3, [sp, #32]
 8009120:	4605      	mov	r5, r0
 8009122:	3a30      	subs	r2, #48	; 0x30
 8009124:	f100 0301 	add.w	r3, r0, #1
 8009128:	d014      	beq.n	8009154 <_strtod_l+0x244>
 800912a:	9905      	ldr	r1, [sp, #20]
 800912c:	4419      	add	r1, r3
 800912e:	9105      	str	r1, [sp, #20]
 8009130:	462b      	mov	r3, r5
 8009132:	eb00 0e05 	add.w	lr, r0, r5
 8009136:	210a      	movs	r1, #10
 8009138:	4573      	cmp	r3, lr
 800913a:	d113      	bne.n	8009164 <_strtod_l+0x254>
 800913c:	182b      	adds	r3, r5, r0
 800913e:	2b08      	cmp	r3, #8
 8009140:	f105 0501 	add.w	r5, r5, #1
 8009144:	4405      	add	r5, r0
 8009146:	dc1c      	bgt.n	8009182 <_strtod_l+0x272>
 8009148:	9907      	ldr	r1, [sp, #28]
 800914a:	230a      	movs	r3, #10
 800914c:	fb03 2301 	mla	r3, r3, r1, r2
 8009150:	9307      	str	r3, [sp, #28]
 8009152:	2300      	movs	r3, #0
 8009154:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009156:	1c51      	adds	r1, r2, #1
 8009158:	9117      	str	r1, [sp, #92]	; 0x5c
 800915a:	7852      	ldrb	r2, [r2, #1]
 800915c:	4618      	mov	r0, r3
 800915e:	e7c9      	b.n	80090f4 <_strtod_l+0x1e4>
 8009160:	4638      	mov	r0, r7
 8009162:	e7d2      	b.n	800910a <_strtod_l+0x1fa>
 8009164:	2b08      	cmp	r3, #8
 8009166:	dc04      	bgt.n	8009172 <_strtod_l+0x262>
 8009168:	9e07      	ldr	r6, [sp, #28]
 800916a:	434e      	muls	r6, r1
 800916c:	9607      	str	r6, [sp, #28]
 800916e:	3301      	adds	r3, #1
 8009170:	e7e2      	b.n	8009138 <_strtod_l+0x228>
 8009172:	f103 0c01 	add.w	ip, r3, #1
 8009176:	f1bc 0f10 	cmp.w	ip, #16
 800917a:	bfd8      	it	le
 800917c:	fb01 f909 	mulle.w	r9, r1, r9
 8009180:	e7f5      	b.n	800916e <_strtod_l+0x25e>
 8009182:	2d10      	cmp	r5, #16
 8009184:	bfdc      	itt	le
 8009186:	230a      	movle	r3, #10
 8009188:	fb03 2909 	mlale	r9, r3, r9, r2
 800918c:	e7e1      	b.n	8009152 <_strtod_l+0x242>
 800918e:	2300      	movs	r3, #0
 8009190:	9305      	str	r3, [sp, #20]
 8009192:	2301      	movs	r3, #1
 8009194:	e77c      	b.n	8009090 <_strtod_l+0x180>
 8009196:	f04f 0c00 	mov.w	ip, #0
 800919a:	f108 0202 	add.w	r2, r8, #2
 800919e:	9217      	str	r2, [sp, #92]	; 0x5c
 80091a0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80091a4:	e785      	b.n	80090b2 <_strtod_l+0x1a2>
 80091a6:	f04f 0c01 	mov.w	ip, #1
 80091aa:	e7f6      	b.n	800919a <_strtod_l+0x28a>
 80091ac:	080101c0 	.word	0x080101c0
 80091b0:	0800ff74 	.word	0x0800ff74
 80091b4:	7ff00000 	.word	0x7ff00000
 80091b8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80091ba:	1c51      	adds	r1, r2, #1
 80091bc:	9117      	str	r1, [sp, #92]	; 0x5c
 80091be:	7852      	ldrb	r2, [r2, #1]
 80091c0:	2a30      	cmp	r2, #48	; 0x30
 80091c2:	d0f9      	beq.n	80091b8 <_strtod_l+0x2a8>
 80091c4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80091c8:	2908      	cmp	r1, #8
 80091ca:	f63f af79 	bhi.w	80090c0 <_strtod_l+0x1b0>
 80091ce:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80091d2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80091d4:	9206      	str	r2, [sp, #24]
 80091d6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80091d8:	1c51      	adds	r1, r2, #1
 80091da:	9117      	str	r1, [sp, #92]	; 0x5c
 80091dc:	7852      	ldrb	r2, [r2, #1]
 80091de:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80091e2:	2e09      	cmp	r6, #9
 80091e4:	d937      	bls.n	8009256 <_strtod_l+0x346>
 80091e6:	9e06      	ldr	r6, [sp, #24]
 80091e8:	1b89      	subs	r1, r1, r6
 80091ea:	2908      	cmp	r1, #8
 80091ec:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80091f0:	dc02      	bgt.n	80091f8 <_strtod_l+0x2e8>
 80091f2:	4576      	cmp	r6, lr
 80091f4:	bfa8      	it	ge
 80091f6:	4676      	movge	r6, lr
 80091f8:	f1bc 0f00 	cmp.w	ip, #0
 80091fc:	d000      	beq.n	8009200 <_strtod_l+0x2f0>
 80091fe:	4276      	negs	r6, r6
 8009200:	2d00      	cmp	r5, #0
 8009202:	d14d      	bne.n	80092a0 <_strtod_l+0x390>
 8009204:	9904      	ldr	r1, [sp, #16]
 8009206:	4301      	orrs	r1, r0
 8009208:	f47f aec6 	bne.w	8008f98 <_strtod_l+0x88>
 800920c:	2b00      	cmp	r3, #0
 800920e:	f47f aee1 	bne.w	8008fd4 <_strtod_l+0xc4>
 8009212:	2a69      	cmp	r2, #105	; 0x69
 8009214:	d027      	beq.n	8009266 <_strtod_l+0x356>
 8009216:	dc24      	bgt.n	8009262 <_strtod_l+0x352>
 8009218:	2a49      	cmp	r2, #73	; 0x49
 800921a:	d024      	beq.n	8009266 <_strtod_l+0x356>
 800921c:	2a4e      	cmp	r2, #78	; 0x4e
 800921e:	f47f aed9 	bne.w	8008fd4 <_strtod_l+0xc4>
 8009222:	499f      	ldr	r1, [pc, #636]	; (80094a0 <_strtod_l+0x590>)
 8009224:	a817      	add	r0, sp, #92	; 0x5c
 8009226:	f001 fe75 	bl	800af14 <__match>
 800922a:	2800      	cmp	r0, #0
 800922c:	f43f aed2 	beq.w	8008fd4 <_strtod_l+0xc4>
 8009230:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009232:	781b      	ldrb	r3, [r3, #0]
 8009234:	2b28      	cmp	r3, #40	; 0x28
 8009236:	d12d      	bne.n	8009294 <_strtod_l+0x384>
 8009238:	499a      	ldr	r1, [pc, #616]	; (80094a4 <_strtod_l+0x594>)
 800923a:	aa1a      	add	r2, sp, #104	; 0x68
 800923c:	a817      	add	r0, sp, #92	; 0x5c
 800923e:	f001 fe7d 	bl	800af3c <__hexnan>
 8009242:	2805      	cmp	r0, #5
 8009244:	d126      	bne.n	8009294 <_strtod_l+0x384>
 8009246:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009248:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800924c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009250:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009254:	e6a0      	b.n	8008f98 <_strtod_l+0x88>
 8009256:	210a      	movs	r1, #10
 8009258:	fb01 2e0e 	mla	lr, r1, lr, r2
 800925c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009260:	e7b9      	b.n	80091d6 <_strtod_l+0x2c6>
 8009262:	2a6e      	cmp	r2, #110	; 0x6e
 8009264:	e7db      	b.n	800921e <_strtod_l+0x30e>
 8009266:	4990      	ldr	r1, [pc, #576]	; (80094a8 <_strtod_l+0x598>)
 8009268:	a817      	add	r0, sp, #92	; 0x5c
 800926a:	f001 fe53 	bl	800af14 <__match>
 800926e:	2800      	cmp	r0, #0
 8009270:	f43f aeb0 	beq.w	8008fd4 <_strtod_l+0xc4>
 8009274:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009276:	498d      	ldr	r1, [pc, #564]	; (80094ac <_strtod_l+0x59c>)
 8009278:	3b01      	subs	r3, #1
 800927a:	a817      	add	r0, sp, #92	; 0x5c
 800927c:	9317      	str	r3, [sp, #92]	; 0x5c
 800927e:	f001 fe49 	bl	800af14 <__match>
 8009282:	b910      	cbnz	r0, 800928a <_strtod_l+0x37a>
 8009284:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009286:	3301      	adds	r3, #1
 8009288:	9317      	str	r3, [sp, #92]	; 0x5c
 800928a:	f8df b230 	ldr.w	fp, [pc, #560]	; 80094bc <_strtod_l+0x5ac>
 800928e:	f04f 0a00 	mov.w	sl, #0
 8009292:	e681      	b.n	8008f98 <_strtod_l+0x88>
 8009294:	4886      	ldr	r0, [pc, #536]	; (80094b0 <_strtod_l+0x5a0>)
 8009296:	f003 f977 	bl	800c588 <nan>
 800929a:	ec5b ab10 	vmov	sl, fp, d0
 800929e:	e67b      	b.n	8008f98 <_strtod_l+0x88>
 80092a0:	9b05      	ldr	r3, [sp, #20]
 80092a2:	9807      	ldr	r0, [sp, #28]
 80092a4:	1af3      	subs	r3, r6, r3
 80092a6:	2f00      	cmp	r7, #0
 80092a8:	bf08      	it	eq
 80092aa:	462f      	moveq	r7, r5
 80092ac:	2d10      	cmp	r5, #16
 80092ae:	9306      	str	r3, [sp, #24]
 80092b0:	46a8      	mov	r8, r5
 80092b2:	bfa8      	it	ge
 80092b4:	f04f 0810 	movge.w	r8, #16
 80092b8:	f7f7 f93c 	bl	8000534 <__aeabi_ui2d>
 80092bc:	2d09      	cmp	r5, #9
 80092be:	4682      	mov	sl, r0
 80092c0:	468b      	mov	fp, r1
 80092c2:	dd13      	ble.n	80092ec <_strtod_l+0x3dc>
 80092c4:	4b7b      	ldr	r3, [pc, #492]	; (80094b4 <_strtod_l+0x5a4>)
 80092c6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80092ca:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80092ce:	f7f7 f9ab 	bl	8000628 <__aeabi_dmul>
 80092d2:	4682      	mov	sl, r0
 80092d4:	4648      	mov	r0, r9
 80092d6:	468b      	mov	fp, r1
 80092d8:	f7f7 f92c 	bl	8000534 <__aeabi_ui2d>
 80092dc:	4602      	mov	r2, r0
 80092de:	460b      	mov	r3, r1
 80092e0:	4650      	mov	r0, sl
 80092e2:	4659      	mov	r1, fp
 80092e4:	f7f6 ffea 	bl	80002bc <__adddf3>
 80092e8:	4682      	mov	sl, r0
 80092ea:	468b      	mov	fp, r1
 80092ec:	2d0f      	cmp	r5, #15
 80092ee:	dc38      	bgt.n	8009362 <_strtod_l+0x452>
 80092f0:	9b06      	ldr	r3, [sp, #24]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	f43f ae50 	beq.w	8008f98 <_strtod_l+0x88>
 80092f8:	dd24      	ble.n	8009344 <_strtod_l+0x434>
 80092fa:	2b16      	cmp	r3, #22
 80092fc:	dc0b      	bgt.n	8009316 <_strtod_l+0x406>
 80092fe:	496d      	ldr	r1, [pc, #436]	; (80094b4 <_strtod_l+0x5a4>)
 8009300:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009304:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009308:	4652      	mov	r2, sl
 800930a:	465b      	mov	r3, fp
 800930c:	f7f7 f98c 	bl	8000628 <__aeabi_dmul>
 8009310:	4682      	mov	sl, r0
 8009312:	468b      	mov	fp, r1
 8009314:	e640      	b.n	8008f98 <_strtod_l+0x88>
 8009316:	9a06      	ldr	r2, [sp, #24]
 8009318:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800931c:	4293      	cmp	r3, r2
 800931e:	db20      	blt.n	8009362 <_strtod_l+0x452>
 8009320:	4c64      	ldr	r4, [pc, #400]	; (80094b4 <_strtod_l+0x5a4>)
 8009322:	f1c5 050f 	rsb	r5, r5, #15
 8009326:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800932a:	4652      	mov	r2, sl
 800932c:	465b      	mov	r3, fp
 800932e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009332:	f7f7 f979 	bl	8000628 <__aeabi_dmul>
 8009336:	9b06      	ldr	r3, [sp, #24]
 8009338:	1b5d      	subs	r5, r3, r5
 800933a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800933e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009342:	e7e3      	b.n	800930c <_strtod_l+0x3fc>
 8009344:	9b06      	ldr	r3, [sp, #24]
 8009346:	3316      	adds	r3, #22
 8009348:	db0b      	blt.n	8009362 <_strtod_l+0x452>
 800934a:	9b05      	ldr	r3, [sp, #20]
 800934c:	1b9e      	subs	r6, r3, r6
 800934e:	4b59      	ldr	r3, [pc, #356]	; (80094b4 <_strtod_l+0x5a4>)
 8009350:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009354:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009358:	4650      	mov	r0, sl
 800935a:	4659      	mov	r1, fp
 800935c:	f7f7 fa8e 	bl	800087c <__aeabi_ddiv>
 8009360:	e7d6      	b.n	8009310 <_strtod_l+0x400>
 8009362:	9b06      	ldr	r3, [sp, #24]
 8009364:	eba5 0808 	sub.w	r8, r5, r8
 8009368:	4498      	add	r8, r3
 800936a:	f1b8 0f00 	cmp.w	r8, #0
 800936e:	dd74      	ble.n	800945a <_strtod_l+0x54a>
 8009370:	f018 030f 	ands.w	r3, r8, #15
 8009374:	d00a      	beq.n	800938c <_strtod_l+0x47c>
 8009376:	494f      	ldr	r1, [pc, #316]	; (80094b4 <_strtod_l+0x5a4>)
 8009378:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800937c:	4652      	mov	r2, sl
 800937e:	465b      	mov	r3, fp
 8009380:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009384:	f7f7 f950 	bl	8000628 <__aeabi_dmul>
 8009388:	4682      	mov	sl, r0
 800938a:	468b      	mov	fp, r1
 800938c:	f038 080f 	bics.w	r8, r8, #15
 8009390:	d04f      	beq.n	8009432 <_strtod_l+0x522>
 8009392:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009396:	dd22      	ble.n	80093de <_strtod_l+0x4ce>
 8009398:	2500      	movs	r5, #0
 800939a:	462e      	mov	r6, r5
 800939c:	9507      	str	r5, [sp, #28]
 800939e:	9505      	str	r5, [sp, #20]
 80093a0:	2322      	movs	r3, #34	; 0x22
 80093a2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80094bc <_strtod_l+0x5ac>
 80093a6:	6023      	str	r3, [r4, #0]
 80093a8:	f04f 0a00 	mov.w	sl, #0
 80093ac:	9b07      	ldr	r3, [sp, #28]
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	f43f adf2 	beq.w	8008f98 <_strtod_l+0x88>
 80093b4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80093b6:	4620      	mov	r0, r4
 80093b8:	f001 feda 	bl	800b170 <_Bfree>
 80093bc:	9905      	ldr	r1, [sp, #20]
 80093be:	4620      	mov	r0, r4
 80093c0:	f001 fed6 	bl	800b170 <_Bfree>
 80093c4:	4631      	mov	r1, r6
 80093c6:	4620      	mov	r0, r4
 80093c8:	f001 fed2 	bl	800b170 <_Bfree>
 80093cc:	9907      	ldr	r1, [sp, #28]
 80093ce:	4620      	mov	r0, r4
 80093d0:	f001 fece 	bl	800b170 <_Bfree>
 80093d4:	4629      	mov	r1, r5
 80093d6:	4620      	mov	r0, r4
 80093d8:	f001 feca 	bl	800b170 <_Bfree>
 80093dc:	e5dc      	b.n	8008f98 <_strtod_l+0x88>
 80093de:	4b36      	ldr	r3, [pc, #216]	; (80094b8 <_strtod_l+0x5a8>)
 80093e0:	9304      	str	r3, [sp, #16]
 80093e2:	2300      	movs	r3, #0
 80093e4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80093e8:	4650      	mov	r0, sl
 80093ea:	4659      	mov	r1, fp
 80093ec:	4699      	mov	r9, r3
 80093ee:	f1b8 0f01 	cmp.w	r8, #1
 80093f2:	dc21      	bgt.n	8009438 <_strtod_l+0x528>
 80093f4:	b10b      	cbz	r3, 80093fa <_strtod_l+0x4ea>
 80093f6:	4682      	mov	sl, r0
 80093f8:	468b      	mov	fp, r1
 80093fa:	4b2f      	ldr	r3, [pc, #188]	; (80094b8 <_strtod_l+0x5a8>)
 80093fc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009400:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8009404:	4652      	mov	r2, sl
 8009406:	465b      	mov	r3, fp
 8009408:	e9d9 0100 	ldrd	r0, r1, [r9]
 800940c:	f7f7 f90c 	bl	8000628 <__aeabi_dmul>
 8009410:	4b2a      	ldr	r3, [pc, #168]	; (80094bc <_strtod_l+0x5ac>)
 8009412:	460a      	mov	r2, r1
 8009414:	400b      	ands	r3, r1
 8009416:	492a      	ldr	r1, [pc, #168]	; (80094c0 <_strtod_l+0x5b0>)
 8009418:	428b      	cmp	r3, r1
 800941a:	4682      	mov	sl, r0
 800941c:	d8bc      	bhi.n	8009398 <_strtod_l+0x488>
 800941e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009422:	428b      	cmp	r3, r1
 8009424:	bf86      	itte	hi
 8009426:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80094c4 <_strtod_l+0x5b4>
 800942a:	f04f 3aff 	movhi.w	sl, #4294967295
 800942e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009432:	2300      	movs	r3, #0
 8009434:	9304      	str	r3, [sp, #16]
 8009436:	e084      	b.n	8009542 <_strtod_l+0x632>
 8009438:	f018 0f01 	tst.w	r8, #1
 800943c:	d005      	beq.n	800944a <_strtod_l+0x53a>
 800943e:	9b04      	ldr	r3, [sp, #16]
 8009440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009444:	f7f7 f8f0 	bl	8000628 <__aeabi_dmul>
 8009448:	2301      	movs	r3, #1
 800944a:	9a04      	ldr	r2, [sp, #16]
 800944c:	3208      	adds	r2, #8
 800944e:	f109 0901 	add.w	r9, r9, #1
 8009452:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009456:	9204      	str	r2, [sp, #16]
 8009458:	e7c9      	b.n	80093ee <_strtod_l+0x4de>
 800945a:	d0ea      	beq.n	8009432 <_strtod_l+0x522>
 800945c:	f1c8 0800 	rsb	r8, r8, #0
 8009460:	f018 020f 	ands.w	r2, r8, #15
 8009464:	d00a      	beq.n	800947c <_strtod_l+0x56c>
 8009466:	4b13      	ldr	r3, [pc, #76]	; (80094b4 <_strtod_l+0x5a4>)
 8009468:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800946c:	4650      	mov	r0, sl
 800946e:	4659      	mov	r1, fp
 8009470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009474:	f7f7 fa02 	bl	800087c <__aeabi_ddiv>
 8009478:	4682      	mov	sl, r0
 800947a:	468b      	mov	fp, r1
 800947c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009480:	d0d7      	beq.n	8009432 <_strtod_l+0x522>
 8009482:	f1b8 0f1f 	cmp.w	r8, #31
 8009486:	dd1f      	ble.n	80094c8 <_strtod_l+0x5b8>
 8009488:	2500      	movs	r5, #0
 800948a:	462e      	mov	r6, r5
 800948c:	9507      	str	r5, [sp, #28]
 800948e:	9505      	str	r5, [sp, #20]
 8009490:	2322      	movs	r3, #34	; 0x22
 8009492:	f04f 0a00 	mov.w	sl, #0
 8009496:	f04f 0b00 	mov.w	fp, #0
 800949a:	6023      	str	r3, [r4, #0]
 800949c:	e786      	b.n	80093ac <_strtod_l+0x49c>
 800949e:	bf00      	nop
 80094a0:	0800ff49 	.word	0x0800ff49
 80094a4:	0800ff88 	.word	0x0800ff88
 80094a8:	0800ff41 	.word	0x0800ff41
 80094ac:	080100cc 	.word	0x080100cc
 80094b0:	08010393 	.word	0x08010393
 80094b4:	08010258 	.word	0x08010258
 80094b8:	08010230 	.word	0x08010230
 80094bc:	7ff00000 	.word	0x7ff00000
 80094c0:	7ca00000 	.word	0x7ca00000
 80094c4:	7fefffff 	.word	0x7fefffff
 80094c8:	f018 0310 	ands.w	r3, r8, #16
 80094cc:	bf18      	it	ne
 80094ce:	236a      	movne	r3, #106	; 0x6a
 80094d0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009880 <_strtod_l+0x970>
 80094d4:	9304      	str	r3, [sp, #16]
 80094d6:	4650      	mov	r0, sl
 80094d8:	4659      	mov	r1, fp
 80094da:	2300      	movs	r3, #0
 80094dc:	f018 0f01 	tst.w	r8, #1
 80094e0:	d004      	beq.n	80094ec <_strtod_l+0x5dc>
 80094e2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80094e6:	f7f7 f89f 	bl	8000628 <__aeabi_dmul>
 80094ea:	2301      	movs	r3, #1
 80094ec:	ea5f 0868 	movs.w	r8, r8, asr #1
 80094f0:	f109 0908 	add.w	r9, r9, #8
 80094f4:	d1f2      	bne.n	80094dc <_strtod_l+0x5cc>
 80094f6:	b10b      	cbz	r3, 80094fc <_strtod_l+0x5ec>
 80094f8:	4682      	mov	sl, r0
 80094fa:	468b      	mov	fp, r1
 80094fc:	9b04      	ldr	r3, [sp, #16]
 80094fe:	b1c3      	cbz	r3, 8009532 <_strtod_l+0x622>
 8009500:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009504:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009508:	2b00      	cmp	r3, #0
 800950a:	4659      	mov	r1, fp
 800950c:	dd11      	ble.n	8009532 <_strtod_l+0x622>
 800950e:	2b1f      	cmp	r3, #31
 8009510:	f340 8124 	ble.w	800975c <_strtod_l+0x84c>
 8009514:	2b34      	cmp	r3, #52	; 0x34
 8009516:	bfde      	ittt	le
 8009518:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800951c:	f04f 33ff 	movle.w	r3, #4294967295
 8009520:	fa03 f202 	lslle.w	r2, r3, r2
 8009524:	f04f 0a00 	mov.w	sl, #0
 8009528:	bfcc      	ite	gt
 800952a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800952e:	ea02 0b01 	andle.w	fp, r2, r1
 8009532:	2200      	movs	r2, #0
 8009534:	2300      	movs	r3, #0
 8009536:	4650      	mov	r0, sl
 8009538:	4659      	mov	r1, fp
 800953a:	f7f7 fadd 	bl	8000af8 <__aeabi_dcmpeq>
 800953e:	2800      	cmp	r0, #0
 8009540:	d1a2      	bne.n	8009488 <_strtod_l+0x578>
 8009542:	9b07      	ldr	r3, [sp, #28]
 8009544:	9300      	str	r3, [sp, #0]
 8009546:	9908      	ldr	r1, [sp, #32]
 8009548:	462b      	mov	r3, r5
 800954a:	463a      	mov	r2, r7
 800954c:	4620      	mov	r0, r4
 800954e:	f001 fe77 	bl	800b240 <__s2b>
 8009552:	9007      	str	r0, [sp, #28]
 8009554:	2800      	cmp	r0, #0
 8009556:	f43f af1f 	beq.w	8009398 <_strtod_l+0x488>
 800955a:	9b05      	ldr	r3, [sp, #20]
 800955c:	1b9e      	subs	r6, r3, r6
 800955e:	9b06      	ldr	r3, [sp, #24]
 8009560:	2b00      	cmp	r3, #0
 8009562:	bfb4      	ite	lt
 8009564:	4633      	movlt	r3, r6
 8009566:	2300      	movge	r3, #0
 8009568:	930c      	str	r3, [sp, #48]	; 0x30
 800956a:	9b06      	ldr	r3, [sp, #24]
 800956c:	2500      	movs	r5, #0
 800956e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009572:	9312      	str	r3, [sp, #72]	; 0x48
 8009574:	462e      	mov	r6, r5
 8009576:	9b07      	ldr	r3, [sp, #28]
 8009578:	4620      	mov	r0, r4
 800957a:	6859      	ldr	r1, [r3, #4]
 800957c:	f001 fdb8 	bl	800b0f0 <_Balloc>
 8009580:	9005      	str	r0, [sp, #20]
 8009582:	2800      	cmp	r0, #0
 8009584:	f43f af0c 	beq.w	80093a0 <_strtod_l+0x490>
 8009588:	9b07      	ldr	r3, [sp, #28]
 800958a:	691a      	ldr	r2, [r3, #16]
 800958c:	3202      	adds	r2, #2
 800958e:	f103 010c 	add.w	r1, r3, #12
 8009592:	0092      	lsls	r2, r2, #2
 8009594:	300c      	adds	r0, #12
 8009596:	f001 fd9d 	bl	800b0d4 <memcpy>
 800959a:	ec4b ab10 	vmov	d0, sl, fp
 800959e:	aa1a      	add	r2, sp, #104	; 0x68
 80095a0:	a919      	add	r1, sp, #100	; 0x64
 80095a2:	4620      	mov	r0, r4
 80095a4:	f002 f992 	bl	800b8cc <__d2b>
 80095a8:	ec4b ab18 	vmov	d8, sl, fp
 80095ac:	9018      	str	r0, [sp, #96]	; 0x60
 80095ae:	2800      	cmp	r0, #0
 80095b0:	f43f aef6 	beq.w	80093a0 <_strtod_l+0x490>
 80095b4:	2101      	movs	r1, #1
 80095b6:	4620      	mov	r0, r4
 80095b8:	f001 fedc 	bl	800b374 <__i2b>
 80095bc:	4606      	mov	r6, r0
 80095be:	2800      	cmp	r0, #0
 80095c0:	f43f aeee 	beq.w	80093a0 <_strtod_l+0x490>
 80095c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80095c6:	9904      	ldr	r1, [sp, #16]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	bfab      	itete	ge
 80095cc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80095ce:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80095d0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80095d2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80095d6:	bfac      	ite	ge
 80095d8:	eb03 0902 	addge.w	r9, r3, r2
 80095dc:	1ad7      	sublt	r7, r2, r3
 80095de:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80095e0:	eba3 0801 	sub.w	r8, r3, r1
 80095e4:	4490      	add	r8, r2
 80095e6:	4ba1      	ldr	r3, [pc, #644]	; (800986c <_strtod_l+0x95c>)
 80095e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80095ec:	4598      	cmp	r8, r3
 80095ee:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80095f2:	f280 80c7 	bge.w	8009784 <_strtod_l+0x874>
 80095f6:	eba3 0308 	sub.w	r3, r3, r8
 80095fa:	2b1f      	cmp	r3, #31
 80095fc:	eba2 0203 	sub.w	r2, r2, r3
 8009600:	f04f 0101 	mov.w	r1, #1
 8009604:	f300 80b1 	bgt.w	800976a <_strtod_l+0x85a>
 8009608:	fa01 f303 	lsl.w	r3, r1, r3
 800960c:	930d      	str	r3, [sp, #52]	; 0x34
 800960e:	2300      	movs	r3, #0
 8009610:	9308      	str	r3, [sp, #32]
 8009612:	eb09 0802 	add.w	r8, r9, r2
 8009616:	9b04      	ldr	r3, [sp, #16]
 8009618:	45c1      	cmp	r9, r8
 800961a:	4417      	add	r7, r2
 800961c:	441f      	add	r7, r3
 800961e:	464b      	mov	r3, r9
 8009620:	bfa8      	it	ge
 8009622:	4643      	movge	r3, r8
 8009624:	42bb      	cmp	r3, r7
 8009626:	bfa8      	it	ge
 8009628:	463b      	movge	r3, r7
 800962a:	2b00      	cmp	r3, #0
 800962c:	bfc2      	ittt	gt
 800962e:	eba8 0803 	subgt.w	r8, r8, r3
 8009632:	1aff      	subgt	r7, r7, r3
 8009634:	eba9 0903 	subgt.w	r9, r9, r3
 8009638:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800963a:	2b00      	cmp	r3, #0
 800963c:	dd17      	ble.n	800966e <_strtod_l+0x75e>
 800963e:	4631      	mov	r1, r6
 8009640:	461a      	mov	r2, r3
 8009642:	4620      	mov	r0, r4
 8009644:	f001 ff56 	bl	800b4f4 <__pow5mult>
 8009648:	4606      	mov	r6, r0
 800964a:	2800      	cmp	r0, #0
 800964c:	f43f aea8 	beq.w	80093a0 <_strtod_l+0x490>
 8009650:	4601      	mov	r1, r0
 8009652:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009654:	4620      	mov	r0, r4
 8009656:	f001 fea3 	bl	800b3a0 <__multiply>
 800965a:	900b      	str	r0, [sp, #44]	; 0x2c
 800965c:	2800      	cmp	r0, #0
 800965e:	f43f ae9f 	beq.w	80093a0 <_strtod_l+0x490>
 8009662:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009664:	4620      	mov	r0, r4
 8009666:	f001 fd83 	bl	800b170 <_Bfree>
 800966a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800966c:	9318      	str	r3, [sp, #96]	; 0x60
 800966e:	f1b8 0f00 	cmp.w	r8, #0
 8009672:	f300 808c 	bgt.w	800978e <_strtod_l+0x87e>
 8009676:	9b06      	ldr	r3, [sp, #24]
 8009678:	2b00      	cmp	r3, #0
 800967a:	dd08      	ble.n	800968e <_strtod_l+0x77e>
 800967c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800967e:	9905      	ldr	r1, [sp, #20]
 8009680:	4620      	mov	r0, r4
 8009682:	f001 ff37 	bl	800b4f4 <__pow5mult>
 8009686:	9005      	str	r0, [sp, #20]
 8009688:	2800      	cmp	r0, #0
 800968a:	f43f ae89 	beq.w	80093a0 <_strtod_l+0x490>
 800968e:	2f00      	cmp	r7, #0
 8009690:	dd08      	ble.n	80096a4 <_strtod_l+0x794>
 8009692:	9905      	ldr	r1, [sp, #20]
 8009694:	463a      	mov	r2, r7
 8009696:	4620      	mov	r0, r4
 8009698:	f001 ff86 	bl	800b5a8 <__lshift>
 800969c:	9005      	str	r0, [sp, #20]
 800969e:	2800      	cmp	r0, #0
 80096a0:	f43f ae7e 	beq.w	80093a0 <_strtod_l+0x490>
 80096a4:	f1b9 0f00 	cmp.w	r9, #0
 80096a8:	dd08      	ble.n	80096bc <_strtod_l+0x7ac>
 80096aa:	4631      	mov	r1, r6
 80096ac:	464a      	mov	r2, r9
 80096ae:	4620      	mov	r0, r4
 80096b0:	f001 ff7a 	bl	800b5a8 <__lshift>
 80096b4:	4606      	mov	r6, r0
 80096b6:	2800      	cmp	r0, #0
 80096b8:	f43f ae72 	beq.w	80093a0 <_strtod_l+0x490>
 80096bc:	9a05      	ldr	r2, [sp, #20]
 80096be:	9918      	ldr	r1, [sp, #96]	; 0x60
 80096c0:	4620      	mov	r0, r4
 80096c2:	f001 fffd 	bl	800b6c0 <__mdiff>
 80096c6:	4605      	mov	r5, r0
 80096c8:	2800      	cmp	r0, #0
 80096ca:	f43f ae69 	beq.w	80093a0 <_strtod_l+0x490>
 80096ce:	68c3      	ldr	r3, [r0, #12]
 80096d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80096d2:	2300      	movs	r3, #0
 80096d4:	60c3      	str	r3, [r0, #12]
 80096d6:	4631      	mov	r1, r6
 80096d8:	f001 ffd6 	bl	800b688 <__mcmp>
 80096dc:	2800      	cmp	r0, #0
 80096de:	da60      	bge.n	80097a2 <_strtod_l+0x892>
 80096e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096e2:	ea53 030a 	orrs.w	r3, r3, sl
 80096e6:	f040 8082 	bne.w	80097ee <_strtod_l+0x8de>
 80096ea:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d17d      	bne.n	80097ee <_strtod_l+0x8de>
 80096f2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80096f6:	0d1b      	lsrs	r3, r3, #20
 80096f8:	051b      	lsls	r3, r3, #20
 80096fa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80096fe:	d976      	bls.n	80097ee <_strtod_l+0x8de>
 8009700:	696b      	ldr	r3, [r5, #20]
 8009702:	b913      	cbnz	r3, 800970a <_strtod_l+0x7fa>
 8009704:	692b      	ldr	r3, [r5, #16]
 8009706:	2b01      	cmp	r3, #1
 8009708:	dd71      	ble.n	80097ee <_strtod_l+0x8de>
 800970a:	4629      	mov	r1, r5
 800970c:	2201      	movs	r2, #1
 800970e:	4620      	mov	r0, r4
 8009710:	f001 ff4a 	bl	800b5a8 <__lshift>
 8009714:	4631      	mov	r1, r6
 8009716:	4605      	mov	r5, r0
 8009718:	f001 ffb6 	bl	800b688 <__mcmp>
 800971c:	2800      	cmp	r0, #0
 800971e:	dd66      	ble.n	80097ee <_strtod_l+0x8de>
 8009720:	9904      	ldr	r1, [sp, #16]
 8009722:	4a53      	ldr	r2, [pc, #332]	; (8009870 <_strtod_l+0x960>)
 8009724:	465b      	mov	r3, fp
 8009726:	2900      	cmp	r1, #0
 8009728:	f000 8081 	beq.w	800982e <_strtod_l+0x91e>
 800972c:	ea02 010b 	and.w	r1, r2, fp
 8009730:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009734:	dc7b      	bgt.n	800982e <_strtod_l+0x91e>
 8009736:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800973a:	f77f aea9 	ble.w	8009490 <_strtod_l+0x580>
 800973e:	4b4d      	ldr	r3, [pc, #308]	; (8009874 <_strtod_l+0x964>)
 8009740:	4650      	mov	r0, sl
 8009742:	4659      	mov	r1, fp
 8009744:	2200      	movs	r2, #0
 8009746:	f7f6 ff6f 	bl	8000628 <__aeabi_dmul>
 800974a:	460b      	mov	r3, r1
 800974c:	4303      	orrs	r3, r0
 800974e:	bf08      	it	eq
 8009750:	2322      	moveq	r3, #34	; 0x22
 8009752:	4682      	mov	sl, r0
 8009754:	468b      	mov	fp, r1
 8009756:	bf08      	it	eq
 8009758:	6023      	streq	r3, [r4, #0]
 800975a:	e62b      	b.n	80093b4 <_strtod_l+0x4a4>
 800975c:	f04f 32ff 	mov.w	r2, #4294967295
 8009760:	fa02 f303 	lsl.w	r3, r2, r3
 8009764:	ea03 0a0a 	and.w	sl, r3, sl
 8009768:	e6e3      	b.n	8009532 <_strtod_l+0x622>
 800976a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800976e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009772:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009776:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800977a:	fa01 f308 	lsl.w	r3, r1, r8
 800977e:	9308      	str	r3, [sp, #32]
 8009780:	910d      	str	r1, [sp, #52]	; 0x34
 8009782:	e746      	b.n	8009612 <_strtod_l+0x702>
 8009784:	2300      	movs	r3, #0
 8009786:	9308      	str	r3, [sp, #32]
 8009788:	2301      	movs	r3, #1
 800978a:	930d      	str	r3, [sp, #52]	; 0x34
 800978c:	e741      	b.n	8009612 <_strtod_l+0x702>
 800978e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009790:	4642      	mov	r2, r8
 8009792:	4620      	mov	r0, r4
 8009794:	f001 ff08 	bl	800b5a8 <__lshift>
 8009798:	9018      	str	r0, [sp, #96]	; 0x60
 800979a:	2800      	cmp	r0, #0
 800979c:	f47f af6b 	bne.w	8009676 <_strtod_l+0x766>
 80097a0:	e5fe      	b.n	80093a0 <_strtod_l+0x490>
 80097a2:	465f      	mov	r7, fp
 80097a4:	d16e      	bne.n	8009884 <_strtod_l+0x974>
 80097a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80097a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80097ac:	b342      	cbz	r2, 8009800 <_strtod_l+0x8f0>
 80097ae:	4a32      	ldr	r2, [pc, #200]	; (8009878 <_strtod_l+0x968>)
 80097b0:	4293      	cmp	r3, r2
 80097b2:	d128      	bne.n	8009806 <_strtod_l+0x8f6>
 80097b4:	9b04      	ldr	r3, [sp, #16]
 80097b6:	4651      	mov	r1, sl
 80097b8:	b1eb      	cbz	r3, 80097f6 <_strtod_l+0x8e6>
 80097ba:	4b2d      	ldr	r3, [pc, #180]	; (8009870 <_strtod_l+0x960>)
 80097bc:	403b      	ands	r3, r7
 80097be:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80097c2:	f04f 32ff 	mov.w	r2, #4294967295
 80097c6:	d819      	bhi.n	80097fc <_strtod_l+0x8ec>
 80097c8:	0d1b      	lsrs	r3, r3, #20
 80097ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80097ce:	fa02 f303 	lsl.w	r3, r2, r3
 80097d2:	4299      	cmp	r1, r3
 80097d4:	d117      	bne.n	8009806 <_strtod_l+0x8f6>
 80097d6:	4b29      	ldr	r3, [pc, #164]	; (800987c <_strtod_l+0x96c>)
 80097d8:	429f      	cmp	r7, r3
 80097da:	d102      	bne.n	80097e2 <_strtod_l+0x8d2>
 80097dc:	3101      	adds	r1, #1
 80097de:	f43f addf 	beq.w	80093a0 <_strtod_l+0x490>
 80097e2:	4b23      	ldr	r3, [pc, #140]	; (8009870 <_strtod_l+0x960>)
 80097e4:	403b      	ands	r3, r7
 80097e6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80097ea:	f04f 0a00 	mov.w	sl, #0
 80097ee:	9b04      	ldr	r3, [sp, #16]
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d1a4      	bne.n	800973e <_strtod_l+0x82e>
 80097f4:	e5de      	b.n	80093b4 <_strtod_l+0x4a4>
 80097f6:	f04f 33ff 	mov.w	r3, #4294967295
 80097fa:	e7ea      	b.n	80097d2 <_strtod_l+0x8c2>
 80097fc:	4613      	mov	r3, r2
 80097fe:	e7e8      	b.n	80097d2 <_strtod_l+0x8c2>
 8009800:	ea53 030a 	orrs.w	r3, r3, sl
 8009804:	d08c      	beq.n	8009720 <_strtod_l+0x810>
 8009806:	9b08      	ldr	r3, [sp, #32]
 8009808:	b1db      	cbz	r3, 8009842 <_strtod_l+0x932>
 800980a:	423b      	tst	r3, r7
 800980c:	d0ef      	beq.n	80097ee <_strtod_l+0x8de>
 800980e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009810:	9a04      	ldr	r2, [sp, #16]
 8009812:	4650      	mov	r0, sl
 8009814:	4659      	mov	r1, fp
 8009816:	b1c3      	cbz	r3, 800984a <_strtod_l+0x93a>
 8009818:	f7ff fb5d 	bl	8008ed6 <sulp>
 800981c:	4602      	mov	r2, r0
 800981e:	460b      	mov	r3, r1
 8009820:	ec51 0b18 	vmov	r0, r1, d8
 8009824:	f7f6 fd4a 	bl	80002bc <__adddf3>
 8009828:	4682      	mov	sl, r0
 800982a:	468b      	mov	fp, r1
 800982c:	e7df      	b.n	80097ee <_strtod_l+0x8de>
 800982e:	4013      	ands	r3, r2
 8009830:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009834:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009838:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800983c:	f04f 3aff 	mov.w	sl, #4294967295
 8009840:	e7d5      	b.n	80097ee <_strtod_l+0x8de>
 8009842:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009844:	ea13 0f0a 	tst.w	r3, sl
 8009848:	e7e0      	b.n	800980c <_strtod_l+0x8fc>
 800984a:	f7ff fb44 	bl	8008ed6 <sulp>
 800984e:	4602      	mov	r2, r0
 8009850:	460b      	mov	r3, r1
 8009852:	ec51 0b18 	vmov	r0, r1, d8
 8009856:	f7f6 fd2f 	bl	80002b8 <__aeabi_dsub>
 800985a:	2200      	movs	r2, #0
 800985c:	2300      	movs	r3, #0
 800985e:	4682      	mov	sl, r0
 8009860:	468b      	mov	fp, r1
 8009862:	f7f7 f949 	bl	8000af8 <__aeabi_dcmpeq>
 8009866:	2800      	cmp	r0, #0
 8009868:	d0c1      	beq.n	80097ee <_strtod_l+0x8de>
 800986a:	e611      	b.n	8009490 <_strtod_l+0x580>
 800986c:	fffffc02 	.word	0xfffffc02
 8009870:	7ff00000 	.word	0x7ff00000
 8009874:	39500000 	.word	0x39500000
 8009878:	000fffff 	.word	0x000fffff
 800987c:	7fefffff 	.word	0x7fefffff
 8009880:	0800ffa0 	.word	0x0800ffa0
 8009884:	4631      	mov	r1, r6
 8009886:	4628      	mov	r0, r5
 8009888:	f002 f87c 	bl	800b984 <__ratio>
 800988c:	ec59 8b10 	vmov	r8, r9, d0
 8009890:	ee10 0a10 	vmov	r0, s0
 8009894:	2200      	movs	r2, #0
 8009896:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800989a:	4649      	mov	r1, r9
 800989c:	f7f7 f940 	bl	8000b20 <__aeabi_dcmple>
 80098a0:	2800      	cmp	r0, #0
 80098a2:	d07a      	beq.n	800999a <_strtod_l+0xa8a>
 80098a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	d04a      	beq.n	8009940 <_strtod_l+0xa30>
 80098aa:	4b95      	ldr	r3, [pc, #596]	; (8009b00 <_strtod_l+0xbf0>)
 80098ac:	2200      	movs	r2, #0
 80098ae:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80098b2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009b00 <_strtod_l+0xbf0>
 80098b6:	f04f 0800 	mov.w	r8, #0
 80098ba:	4b92      	ldr	r3, [pc, #584]	; (8009b04 <_strtod_l+0xbf4>)
 80098bc:	403b      	ands	r3, r7
 80098be:	930d      	str	r3, [sp, #52]	; 0x34
 80098c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80098c2:	4b91      	ldr	r3, [pc, #580]	; (8009b08 <_strtod_l+0xbf8>)
 80098c4:	429a      	cmp	r2, r3
 80098c6:	f040 80b0 	bne.w	8009a2a <_strtod_l+0xb1a>
 80098ca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80098ce:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80098d2:	ec4b ab10 	vmov	d0, sl, fp
 80098d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80098da:	f001 ff7b 	bl	800b7d4 <__ulp>
 80098de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80098e2:	ec53 2b10 	vmov	r2, r3, d0
 80098e6:	f7f6 fe9f 	bl	8000628 <__aeabi_dmul>
 80098ea:	4652      	mov	r2, sl
 80098ec:	465b      	mov	r3, fp
 80098ee:	f7f6 fce5 	bl	80002bc <__adddf3>
 80098f2:	460b      	mov	r3, r1
 80098f4:	4983      	ldr	r1, [pc, #524]	; (8009b04 <_strtod_l+0xbf4>)
 80098f6:	4a85      	ldr	r2, [pc, #532]	; (8009b0c <_strtod_l+0xbfc>)
 80098f8:	4019      	ands	r1, r3
 80098fa:	4291      	cmp	r1, r2
 80098fc:	4682      	mov	sl, r0
 80098fe:	d960      	bls.n	80099c2 <_strtod_l+0xab2>
 8009900:	ee18 3a90 	vmov	r3, s17
 8009904:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009908:	4293      	cmp	r3, r2
 800990a:	d104      	bne.n	8009916 <_strtod_l+0xa06>
 800990c:	ee18 3a10 	vmov	r3, s16
 8009910:	3301      	adds	r3, #1
 8009912:	f43f ad45 	beq.w	80093a0 <_strtod_l+0x490>
 8009916:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009b18 <_strtod_l+0xc08>
 800991a:	f04f 3aff 	mov.w	sl, #4294967295
 800991e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009920:	4620      	mov	r0, r4
 8009922:	f001 fc25 	bl	800b170 <_Bfree>
 8009926:	9905      	ldr	r1, [sp, #20]
 8009928:	4620      	mov	r0, r4
 800992a:	f001 fc21 	bl	800b170 <_Bfree>
 800992e:	4631      	mov	r1, r6
 8009930:	4620      	mov	r0, r4
 8009932:	f001 fc1d 	bl	800b170 <_Bfree>
 8009936:	4629      	mov	r1, r5
 8009938:	4620      	mov	r0, r4
 800993a:	f001 fc19 	bl	800b170 <_Bfree>
 800993e:	e61a      	b.n	8009576 <_strtod_l+0x666>
 8009940:	f1ba 0f00 	cmp.w	sl, #0
 8009944:	d11b      	bne.n	800997e <_strtod_l+0xa6e>
 8009946:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800994a:	b9f3      	cbnz	r3, 800998a <_strtod_l+0xa7a>
 800994c:	4b6c      	ldr	r3, [pc, #432]	; (8009b00 <_strtod_l+0xbf0>)
 800994e:	2200      	movs	r2, #0
 8009950:	4640      	mov	r0, r8
 8009952:	4649      	mov	r1, r9
 8009954:	f7f7 f8da 	bl	8000b0c <__aeabi_dcmplt>
 8009958:	b9d0      	cbnz	r0, 8009990 <_strtod_l+0xa80>
 800995a:	4640      	mov	r0, r8
 800995c:	4649      	mov	r1, r9
 800995e:	4b6c      	ldr	r3, [pc, #432]	; (8009b10 <_strtod_l+0xc00>)
 8009960:	2200      	movs	r2, #0
 8009962:	f7f6 fe61 	bl	8000628 <__aeabi_dmul>
 8009966:	4680      	mov	r8, r0
 8009968:	4689      	mov	r9, r1
 800996a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800996e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8009972:	9315      	str	r3, [sp, #84]	; 0x54
 8009974:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009978:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800997c:	e79d      	b.n	80098ba <_strtod_l+0x9aa>
 800997e:	f1ba 0f01 	cmp.w	sl, #1
 8009982:	d102      	bne.n	800998a <_strtod_l+0xa7a>
 8009984:	2f00      	cmp	r7, #0
 8009986:	f43f ad83 	beq.w	8009490 <_strtod_l+0x580>
 800998a:	4b62      	ldr	r3, [pc, #392]	; (8009b14 <_strtod_l+0xc04>)
 800998c:	2200      	movs	r2, #0
 800998e:	e78e      	b.n	80098ae <_strtod_l+0x99e>
 8009990:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009b10 <_strtod_l+0xc00>
 8009994:	f04f 0800 	mov.w	r8, #0
 8009998:	e7e7      	b.n	800996a <_strtod_l+0xa5a>
 800999a:	4b5d      	ldr	r3, [pc, #372]	; (8009b10 <_strtod_l+0xc00>)
 800999c:	4640      	mov	r0, r8
 800999e:	4649      	mov	r1, r9
 80099a0:	2200      	movs	r2, #0
 80099a2:	f7f6 fe41 	bl	8000628 <__aeabi_dmul>
 80099a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80099a8:	4680      	mov	r8, r0
 80099aa:	4689      	mov	r9, r1
 80099ac:	b933      	cbnz	r3, 80099bc <_strtod_l+0xaac>
 80099ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80099b2:	900e      	str	r0, [sp, #56]	; 0x38
 80099b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80099b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80099ba:	e7dd      	b.n	8009978 <_strtod_l+0xa68>
 80099bc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80099c0:	e7f9      	b.n	80099b6 <_strtod_l+0xaa6>
 80099c2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80099c6:	9b04      	ldr	r3, [sp, #16]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d1a8      	bne.n	800991e <_strtod_l+0xa0e>
 80099cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80099d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80099d2:	0d1b      	lsrs	r3, r3, #20
 80099d4:	051b      	lsls	r3, r3, #20
 80099d6:	429a      	cmp	r2, r3
 80099d8:	d1a1      	bne.n	800991e <_strtod_l+0xa0e>
 80099da:	4640      	mov	r0, r8
 80099dc:	4649      	mov	r1, r9
 80099de:	f7f7 f9bb 	bl	8000d58 <__aeabi_d2lz>
 80099e2:	f7f6 fdf3 	bl	80005cc <__aeabi_l2d>
 80099e6:	4602      	mov	r2, r0
 80099e8:	460b      	mov	r3, r1
 80099ea:	4640      	mov	r0, r8
 80099ec:	4649      	mov	r1, r9
 80099ee:	f7f6 fc63 	bl	80002b8 <__aeabi_dsub>
 80099f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80099f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80099f8:	ea43 030a 	orr.w	r3, r3, sl
 80099fc:	4313      	orrs	r3, r2
 80099fe:	4680      	mov	r8, r0
 8009a00:	4689      	mov	r9, r1
 8009a02:	d055      	beq.n	8009ab0 <_strtod_l+0xba0>
 8009a04:	a336      	add	r3, pc, #216	; (adr r3, 8009ae0 <_strtod_l+0xbd0>)
 8009a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0a:	f7f7 f87f 	bl	8000b0c <__aeabi_dcmplt>
 8009a0e:	2800      	cmp	r0, #0
 8009a10:	f47f acd0 	bne.w	80093b4 <_strtod_l+0x4a4>
 8009a14:	a334      	add	r3, pc, #208	; (adr r3, 8009ae8 <_strtod_l+0xbd8>)
 8009a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a1a:	4640      	mov	r0, r8
 8009a1c:	4649      	mov	r1, r9
 8009a1e:	f7f7 f893 	bl	8000b48 <__aeabi_dcmpgt>
 8009a22:	2800      	cmp	r0, #0
 8009a24:	f43f af7b 	beq.w	800991e <_strtod_l+0xa0e>
 8009a28:	e4c4      	b.n	80093b4 <_strtod_l+0x4a4>
 8009a2a:	9b04      	ldr	r3, [sp, #16]
 8009a2c:	b333      	cbz	r3, 8009a7c <_strtod_l+0xb6c>
 8009a2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009a30:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009a34:	d822      	bhi.n	8009a7c <_strtod_l+0xb6c>
 8009a36:	a32e      	add	r3, pc, #184	; (adr r3, 8009af0 <_strtod_l+0xbe0>)
 8009a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a3c:	4640      	mov	r0, r8
 8009a3e:	4649      	mov	r1, r9
 8009a40:	f7f7 f86e 	bl	8000b20 <__aeabi_dcmple>
 8009a44:	b1a0      	cbz	r0, 8009a70 <_strtod_l+0xb60>
 8009a46:	4649      	mov	r1, r9
 8009a48:	4640      	mov	r0, r8
 8009a4a:	f7f7 f8c5 	bl	8000bd8 <__aeabi_d2uiz>
 8009a4e:	2801      	cmp	r0, #1
 8009a50:	bf38      	it	cc
 8009a52:	2001      	movcc	r0, #1
 8009a54:	f7f6 fd6e 	bl	8000534 <__aeabi_ui2d>
 8009a58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a5a:	4680      	mov	r8, r0
 8009a5c:	4689      	mov	r9, r1
 8009a5e:	bb23      	cbnz	r3, 8009aaa <_strtod_l+0xb9a>
 8009a60:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009a64:	9010      	str	r0, [sp, #64]	; 0x40
 8009a66:	9311      	str	r3, [sp, #68]	; 0x44
 8009a68:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009a6c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009a70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009a74:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009a78:	1a9b      	subs	r3, r3, r2
 8009a7a:	9309      	str	r3, [sp, #36]	; 0x24
 8009a7c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009a80:	eeb0 0a48 	vmov.f32	s0, s16
 8009a84:	eef0 0a68 	vmov.f32	s1, s17
 8009a88:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009a8c:	f001 fea2 	bl	800b7d4 <__ulp>
 8009a90:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009a94:	ec53 2b10 	vmov	r2, r3, d0
 8009a98:	f7f6 fdc6 	bl	8000628 <__aeabi_dmul>
 8009a9c:	ec53 2b18 	vmov	r2, r3, d8
 8009aa0:	f7f6 fc0c 	bl	80002bc <__adddf3>
 8009aa4:	4682      	mov	sl, r0
 8009aa6:	468b      	mov	fp, r1
 8009aa8:	e78d      	b.n	80099c6 <_strtod_l+0xab6>
 8009aaa:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8009aae:	e7db      	b.n	8009a68 <_strtod_l+0xb58>
 8009ab0:	a311      	add	r3, pc, #68	; (adr r3, 8009af8 <_strtod_l+0xbe8>)
 8009ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab6:	f7f7 f829 	bl	8000b0c <__aeabi_dcmplt>
 8009aba:	e7b2      	b.n	8009a22 <_strtod_l+0xb12>
 8009abc:	2300      	movs	r3, #0
 8009abe:	930a      	str	r3, [sp, #40]	; 0x28
 8009ac0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009ac2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009ac4:	6013      	str	r3, [r2, #0]
 8009ac6:	f7ff ba6b 	b.w	8008fa0 <_strtod_l+0x90>
 8009aca:	2a65      	cmp	r2, #101	; 0x65
 8009acc:	f43f ab5f 	beq.w	800918e <_strtod_l+0x27e>
 8009ad0:	2a45      	cmp	r2, #69	; 0x45
 8009ad2:	f43f ab5c 	beq.w	800918e <_strtod_l+0x27e>
 8009ad6:	2301      	movs	r3, #1
 8009ad8:	f7ff bb94 	b.w	8009204 <_strtod_l+0x2f4>
 8009adc:	f3af 8000 	nop.w
 8009ae0:	94a03595 	.word	0x94a03595
 8009ae4:	3fdfffff 	.word	0x3fdfffff
 8009ae8:	35afe535 	.word	0x35afe535
 8009aec:	3fe00000 	.word	0x3fe00000
 8009af0:	ffc00000 	.word	0xffc00000
 8009af4:	41dfffff 	.word	0x41dfffff
 8009af8:	94a03595 	.word	0x94a03595
 8009afc:	3fcfffff 	.word	0x3fcfffff
 8009b00:	3ff00000 	.word	0x3ff00000
 8009b04:	7ff00000 	.word	0x7ff00000
 8009b08:	7fe00000 	.word	0x7fe00000
 8009b0c:	7c9fffff 	.word	0x7c9fffff
 8009b10:	3fe00000 	.word	0x3fe00000
 8009b14:	bff00000 	.word	0xbff00000
 8009b18:	7fefffff 	.word	0x7fefffff

08009b1c <_strtod_r>:
 8009b1c:	4b01      	ldr	r3, [pc, #4]	; (8009b24 <_strtod_r+0x8>)
 8009b1e:	f7ff b9f7 	b.w	8008f10 <_strtod_l>
 8009b22:	bf00      	nop
 8009b24:	20000084 	.word	0x20000084

08009b28 <strtod>:
 8009b28:	460a      	mov	r2, r1
 8009b2a:	4601      	mov	r1, r0
 8009b2c:	4802      	ldr	r0, [pc, #8]	; (8009b38 <strtod+0x10>)
 8009b2e:	4b03      	ldr	r3, [pc, #12]	; (8009b3c <strtod+0x14>)
 8009b30:	6800      	ldr	r0, [r0, #0]
 8009b32:	f7ff b9ed 	b.w	8008f10 <_strtod_l>
 8009b36:	bf00      	nop
 8009b38:	2000001c 	.word	0x2000001c
 8009b3c:	20000084 	.word	0x20000084

08009b40 <_strtol_l.constprop.0>:
 8009b40:	2b01      	cmp	r3, #1
 8009b42:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009b46:	d001      	beq.n	8009b4c <_strtol_l.constprop.0+0xc>
 8009b48:	2b24      	cmp	r3, #36	; 0x24
 8009b4a:	d906      	bls.n	8009b5a <_strtol_l.constprop.0+0x1a>
 8009b4c:	f7fe fa80 	bl	8008050 <__errno>
 8009b50:	2316      	movs	r3, #22
 8009b52:	6003      	str	r3, [r0, #0]
 8009b54:	2000      	movs	r0, #0
 8009b56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009b5a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8009c40 <_strtol_l.constprop.0+0x100>
 8009b5e:	460d      	mov	r5, r1
 8009b60:	462e      	mov	r6, r5
 8009b62:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009b66:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009b6a:	f017 0708 	ands.w	r7, r7, #8
 8009b6e:	d1f7      	bne.n	8009b60 <_strtol_l.constprop.0+0x20>
 8009b70:	2c2d      	cmp	r4, #45	; 0x2d
 8009b72:	d132      	bne.n	8009bda <_strtol_l.constprop.0+0x9a>
 8009b74:	782c      	ldrb	r4, [r5, #0]
 8009b76:	2701      	movs	r7, #1
 8009b78:	1cb5      	adds	r5, r6, #2
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d05b      	beq.n	8009c36 <_strtol_l.constprop.0+0xf6>
 8009b7e:	2b10      	cmp	r3, #16
 8009b80:	d109      	bne.n	8009b96 <_strtol_l.constprop.0+0x56>
 8009b82:	2c30      	cmp	r4, #48	; 0x30
 8009b84:	d107      	bne.n	8009b96 <_strtol_l.constprop.0+0x56>
 8009b86:	782c      	ldrb	r4, [r5, #0]
 8009b88:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009b8c:	2c58      	cmp	r4, #88	; 0x58
 8009b8e:	d14d      	bne.n	8009c2c <_strtol_l.constprop.0+0xec>
 8009b90:	786c      	ldrb	r4, [r5, #1]
 8009b92:	2310      	movs	r3, #16
 8009b94:	3502      	adds	r5, #2
 8009b96:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009b9a:	f108 38ff 	add.w	r8, r8, #4294967295
 8009b9e:	f04f 0c00 	mov.w	ip, #0
 8009ba2:	fbb8 f9f3 	udiv	r9, r8, r3
 8009ba6:	4666      	mov	r6, ip
 8009ba8:	fb03 8a19 	mls	sl, r3, r9, r8
 8009bac:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009bb0:	f1be 0f09 	cmp.w	lr, #9
 8009bb4:	d816      	bhi.n	8009be4 <_strtol_l.constprop.0+0xa4>
 8009bb6:	4674      	mov	r4, lr
 8009bb8:	42a3      	cmp	r3, r4
 8009bba:	dd24      	ble.n	8009c06 <_strtol_l.constprop.0+0xc6>
 8009bbc:	f1bc 0f00 	cmp.w	ip, #0
 8009bc0:	db1e      	blt.n	8009c00 <_strtol_l.constprop.0+0xc0>
 8009bc2:	45b1      	cmp	r9, r6
 8009bc4:	d31c      	bcc.n	8009c00 <_strtol_l.constprop.0+0xc0>
 8009bc6:	d101      	bne.n	8009bcc <_strtol_l.constprop.0+0x8c>
 8009bc8:	45a2      	cmp	sl, r4
 8009bca:	db19      	blt.n	8009c00 <_strtol_l.constprop.0+0xc0>
 8009bcc:	fb06 4603 	mla	r6, r6, r3, r4
 8009bd0:	f04f 0c01 	mov.w	ip, #1
 8009bd4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009bd8:	e7e8      	b.n	8009bac <_strtol_l.constprop.0+0x6c>
 8009bda:	2c2b      	cmp	r4, #43	; 0x2b
 8009bdc:	bf04      	itt	eq
 8009bde:	782c      	ldrbeq	r4, [r5, #0]
 8009be0:	1cb5      	addeq	r5, r6, #2
 8009be2:	e7ca      	b.n	8009b7a <_strtol_l.constprop.0+0x3a>
 8009be4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009be8:	f1be 0f19 	cmp.w	lr, #25
 8009bec:	d801      	bhi.n	8009bf2 <_strtol_l.constprop.0+0xb2>
 8009bee:	3c37      	subs	r4, #55	; 0x37
 8009bf0:	e7e2      	b.n	8009bb8 <_strtol_l.constprop.0+0x78>
 8009bf2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8009bf6:	f1be 0f19 	cmp.w	lr, #25
 8009bfa:	d804      	bhi.n	8009c06 <_strtol_l.constprop.0+0xc6>
 8009bfc:	3c57      	subs	r4, #87	; 0x57
 8009bfe:	e7db      	b.n	8009bb8 <_strtol_l.constprop.0+0x78>
 8009c00:	f04f 3cff 	mov.w	ip, #4294967295
 8009c04:	e7e6      	b.n	8009bd4 <_strtol_l.constprop.0+0x94>
 8009c06:	f1bc 0f00 	cmp.w	ip, #0
 8009c0a:	da05      	bge.n	8009c18 <_strtol_l.constprop.0+0xd8>
 8009c0c:	2322      	movs	r3, #34	; 0x22
 8009c0e:	6003      	str	r3, [r0, #0]
 8009c10:	4646      	mov	r6, r8
 8009c12:	b942      	cbnz	r2, 8009c26 <_strtol_l.constprop.0+0xe6>
 8009c14:	4630      	mov	r0, r6
 8009c16:	e79e      	b.n	8009b56 <_strtol_l.constprop.0+0x16>
 8009c18:	b107      	cbz	r7, 8009c1c <_strtol_l.constprop.0+0xdc>
 8009c1a:	4276      	negs	r6, r6
 8009c1c:	2a00      	cmp	r2, #0
 8009c1e:	d0f9      	beq.n	8009c14 <_strtol_l.constprop.0+0xd4>
 8009c20:	f1bc 0f00 	cmp.w	ip, #0
 8009c24:	d000      	beq.n	8009c28 <_strtol_l.constprop.0+0xe8>
 8009c26:	1e69      	subs	r1, r5, #1
 8009c28:	6011      	str	r1, [r2, #0]
 8009c2a:	e7f3      	b.n	8009c14 <_strtol_l.constprop.0+0xd4>
 8009c2c:	2430      	movs	r4, #48	; 0x30
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d1b1      	bne.n	8009b96 <_strtol_l.constprop.0+0x56>
 8009c32:	2308      	movs	r3, #8
 8009c34:	e7af      	b.n	8009b96 <_strtol_l.constprop.0+0x56>
 8009c36:	2c30      	cmp	r4, #48	; 0x30
 8009c38:	d0a5      	beq.n	8009b86 <_strtol_l.constprop.0+0x46>
 8009c3a:	230a      	movs	r3, #10
 8009c3c:	e7ab      	b.n	8009b96 <_strtol_l.constprop.0+0x56>
 8009c3e:	bf00      	nop
 8009c40:	0800ffc9 	.word	0x0800ffc9

08009c44 <_strtol_r>:
 8009c44:	f7ff bf7c 	b.w	8009b40 <_strtol_l.constprop.0>

08009c48 <strtol>:
 8009c48:	4613      	mov	r3, r2
 8009c4a:	460a      	mov	r2, r1
 8009c4c:	4601      	mov	r1, r0
 8009c4e:	4802      	ldr	r0, [pc, #8]	; (8009c58 <strtol+0x10>)
 8009c50:	6800      	ldr	r0, [r0, #0]
 8009c52:	f7ff bf75 	b.w	8009b40 <_strtol_l.constprop.0>
 8009c56:	bf00      	nop
 8009c58:	2000001c 	.word	0x2000001c

08009c5c <_write_r>:
 8009c5c:	b538      	push	{r3, r4, r5, lr}
 8009c5e:	4d07      	ldr	r5, [pc, #28]	; (8009c7c <_write_r+0x20>)
 8009c60:	4604      	mov	r4, r0
 8009c62:	4608      	mov	r0, r1
 8009c64:	4611      	mov	r1, r2
 8009c66:	2200      	movs	r2, #0
 8009c68:	602a      	str	r2, [r5, #0]
 8009c6a:	461a      	mov	r2, r3
 8009c6c:	f7fb fa34 	bl	80050d8 <_write>
 8009c70:	1c43      	adds	r3, r0, #1
 8009c72:	d102      	bne.n	8009c7a <_write_r+0x1e>
 8009c74:	682b      	ldr	r3, [r5, #0]
 8009c76:	b103      	cbz	r3, 8009c7a <_write_r+0x1e>
 8009c78:	6023      	str	r3, [r4, #0]
 8009c7a:	bd38      	pop	{r3, r4, r5, pc}
 8009c7c:	20009d08 	.word	0x20009d08

08009c80 <_close_r>:
 8009c80:	b538      	push	{r3, r4, r5, lr}
 8009c82:	4d06      	ldr	r5, [pc, #24]	; (8009c9c <_close_r+0x1c>)
 8009c84:	2300      	movs	r3, #0
 8009c86:	4604      	mov	r4, r0
 8009c88:	4608      	mov	r0, r1
 8009c8a:	602b      	str	r3, [r5, #0]
 8009c8c:	f7fb fa40 	bl	8005110 <_close>
 8009c90:	1c43      	adds	r3, r0, #1
 8009c92:	d102      	bne.n	8009c9a <_close_r+0x1a>
 8009c94:	682b      	ldr	r3, [r5, #0]
 8009c96:	b103      	cbz	r3, 8009c9a <_close_r+0x1a>
 8009c98:	6023      	str	r3, [r4, #0]
 8009c9a:	bd38      	pop	{r3, r4, r5, pc}
 8009c9c:	20009d08 	.word	0x20009d08

08009ca0 <quorem>:
 8009ca0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ca4:	6903      	ldr	r3, [r0, #16]
 8009ca6:	690c      	ldr	r4, [r1, #16]
 8009ca8:	42a3      	cmp	r3, r4
 8009caa:	4607      	mov	r7, r0
 8009cac:	f2c0 8081 	blt.w	8009db2 <quorem+0x112>
 8009cb0:	3c01      	subs	r4, #1
 8009cb2:	f101 0814 	add.w	r8, r1, #20
 8009cb6:	f100 0514 	add.w	r5, r0, #20
 8009cba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009cbe:	9301      	str	r3, [sp, #4]
 8009cc0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009cc4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009cc8:	3301      	adds	r3, #1
 8009cca:	429a      	cmp	r2, r3
 8009ccc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009cd0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009cd4:	fbb2 f6f3 	udiv	r6, r2, r3
 8009cd8:	d331      	bcc.n	8009d3e <quorem+0x9e>
 8009cda:	f04f 0e00 	mov.w	lr, #0
 8009cde:	4640      	mov	r0, r8
 8009ce0:	46ac      	mov	ip, r5
 8009ce2:	46f2      	mov	sl, lr
 8009ce4:	f850 2b04 	ldr.w	r2, [r0], #4
 8009ce8:	b293      	uxth	r3, r2
 8009cea:	fb06 e303 	mla	r3, r6, r3, lr
 8009cee:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009cf2:	b29b      	uxth	r3, r3
 8009cf4:	ebaa 0303 	sub.w	r3, sl, r3
 8009cf8:	f8dc a000 	ldr.w	sl, [ip]
 8009cfc:	0c12      	lsrs	r2, r2, #16
 8009cfe:	fa13 f38a 	uxtah	r3, r3, sl
 8009d02:	fb06 e202 	mla	r2, r6, r2, lr
 8009d06:	9300      	str	r3, [sp, #0]
 8009d08:	9b00      	ldr	r3, [sp, #0]
 8009d0a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009d0e:	b292      	uxth	r2, r2
 8009d10:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009d14:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009d18:	f8bd 3000 	ldrh.w	r3, [sp]
 8009d1c:	4581      	cmp	r9, r0
 8009d1e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d22:	f84c 3b04 	str.w	r3, [ip], #4
 8009d26:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009d2a:	d2db      	bcs.n	8009ce4 <quorem+0x44>
 8009d2c:	f855 300b 	ldr.w	r3, [r5, fp]
 8009d30:	b92b      	cbnz	r3, 8009d3e <quorem+0x9e>
 8009d32:	9b01      	ldr	r3, [sp, #4]
 8009d34:	3b04      	subs	r3, #4
 8009d36:	429d      	cmp	r5, r3
 8009d38:	461a      	mov	r2, r3
 8009d3a:	d32e      	bcc.n	8009d9a <quorem+0xfa>
 8009d3c:	613c      	str	r4, [r7, #16]
 8009d3e:	4638      	mov	r0, r7
 8009d40:	f001 fca2 	bl	800b688 <__mcmp>
 8009d44:	2800      	cmp	r0, #0
 8009d46:	db24      	blt.n	8009d92 <quorem+0xf2>
 8009d48:	3601      	adds	r6, #1
 8009d4a:	4628      	mov	r0, r5
 8009d4c:	f04f 0c00 	mov.w	ip, #0
 8009d50:	f858 2b04 	ldr.w	r2, [r8], #4
 8009d54:	f8d0 e000 	ldr.w	lr, [r0]
 8009d58:	b293      	uxth	r3, r2
 8009d5a:	ebac 0303 	sub.w	r3, ip, r3
 8009d5e:	0c12      	lsrs	r2, r2, #16
 8009d60:	fa13 f38e 	uxtah	r3, r3, lr
 8009d64:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009d68:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009d6c:	b29b      	uxth	r3, r3
 8009d6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d72:	45c1      	cmp	r9, r8
 8009d74:	f840 3b04 	str.w	r3, [r0], #4
 8009d78:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009d7c:	d2e8      	bcs.n	8009d50 <quorem+0xb0>
 8009d7e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d82:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009d86:	b922      	cbnz	r2, 8009d92 <quorem+0xf2>
 8009d88:	3b04      	subs	r3, #4
 8009d8a:	429d      	cmp	r5, r3
 8009d8c:	461a      	mov	r2, r3
 8009d8e:	d30a      	bcc.n	8009da6 <quorem+0x106>
 8009d90:	613c      	str	r4, [r7, #16]
 8009d92:	4630      	mov	r0, r6
 8009d94:	b003      	add	sp, #12
 8009d96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d9a:	6812      	ldr	r2, [r2, #0]
 8009d9c:	3b04      	subs	r3, #4
 8009d9e:	2a00      	cmp	r2, #0
 8009da0:	d1cc      	bne.n	8009d3c <quorem+0x9c>
 8009da2:	3c01      	subs	r4, #1
 8009da4:	e7c7      	b.n	8009d36 <quorem+0x96>
 8009da6:	6812      	ldr	r2, [r2, #0]
 8009da8:	3b04      	subs	r3, #4
 8009daa:	2a00      	cmp	r2, #0
 8009dac:	d1f0      	bne.n	8009d90 <quorem+0xf0>
 8009dae:	3c01      	subs	r4, #1
 8009db0:	e7eb      	b.n	8009d8a <quorem+0xea>
 8009db2:	2000      	movs	r0, #0
 8009db4:	e7ee      	b.n	8009d94 <quorem+0xf4>
	...

08009db8 <_dtoa_r>:
 8009db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dbc:	ed2d 8b04 	vpush	{d8-d9}
 8009dc0:	ec57 6b10 	vmov	r6, r7, d0
 8009dc4:	b093      	sub	sp, #76	; 0x4c
 8009dc6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009dc8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009dcc:	9106      	str	r1, [sp, #24]
 8009dce:	ee10 aa10 	vmov	sl, s0
 8009dd2:	4604      	mov	r4, r0
 8009dd4:	9209      	str	r2, [sp, #36]	; 0x24
 8009dd6:	930c      	str	r3, [sp, #48]	; 0x30
 8009dd8:	46bb      	mov	fp, r7
 8009dda:	b975      	cbnz	r5, 8009dfa <_dtoa_r+0x42>
 8009ddc:	2010      	movs	r0, #16
 8009dde:	f001 f95f 	bl	800b0a0 <malloc>
 8009de2:	4602      	mov	r2, r0
 8009de4:	6260      	str	r0, [r4, #36]	; 0x24
 8009de6:	b920      	cbnz	r0, 8009df2 <_dtoa_r+0x3a>
 8009de8:	4ba7      	ldr	r3, [pc, #668]	; (800a088 <_dtoa_r+0x2d0>)
 8009dea:	21ea      	movs	r1, #234	; 0xea
 8009dec:	48a7      	ldr	r0, [pc, #668]	; (800a08c <_dtoa_r+0x2d4>)
 8009dee:	f002 fceb 	bl	800c7c8 <__assert_func>
 8009df2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009df6:	6005      	str	r5, [r0, #0]
 8009df8:	60c5      	str	r5, [r0, #12]
 8009dfa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009dfc:	6819      	ldr	r1, [r3, #0]
 8009dfe:	b151      	cbz	r1, 8009e16 <_dtoa_r+0x5e>
 8009e00:	685a      	ldr	r2, [r3, #4]
 8009e02:	604a      	str	r2, [r1, #4]
 8009e04:	2301      	movs	r3, #1
 8009e06:	4093      	lsls	r3, r2
 8009e08:	608b      	str	r3, [r1, #8]
 8009e0a:	4620      	mov	r0, r4
 8009e0c:	f001 f9b0 	bl	800b170 <_Bfree>
 8009e10:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009e12:	2200      	movs	r2, #0
 8009e14:	601a      	str	r2, [r3, #0]
 8009e16:	1e3b      	subs	r3, r7, #0
 8009e18:	bfaa      	itet	ge
 8009e1a:	2300      	movge	r3, #0
 8009e1c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009e20:	f8c8 3000 	strge.w	r3, [r8]
 8009e24:	4b9a      	ldr	r3, [pc, #616]	; (800a090 <_dtoa_r+0x2d8>)
 8009e26:	bfbc      	itt	lt
 8009e28:	2201      	movlt	r2, #1
 8009e2a:	f8c8 2000 	strlt.w	r2, [r8]
 8009e2e:	ea33 030b 	bics.w	r3, r3, fp
 8009e32:	d11b      	bne.n	8009e6c <_dtoa_r+0xb4>
 8009e34:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e36:	f242 730f 	movw	r3, #9999	; 0x270f
 8009e3a:	6013      	str	r3, [r2, #0]
 8009e3c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009e40:	4333      	orrs	r3, r6
 8009e42:	f000 8592 	beq.w	800a96a <_dtoa_r+0xbb2>
 8009e46:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e48:	b963      	cbnz	r3, 8009e64 <_dtoa_r+0xac>
 8009e4a:	4b92      	ldr	r3, [pc, #584]	; (800a094 <_dtoa_r+0x2dc>)
 8009e4c:	e022      	b.n	8009e94 <_dtoa_r+0xdc>
 8009e4e:	4b92      	ldr	r3, [pc, #584]	; (800a098 <_dtoa_r+0x2e0>)
 8009e50:	9301      	str	r3, [sp, #4]
 8009e52:	3308      	adds	r3, #8
 8009e54:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009e56:	6013      	str	r3, [r2, #0]
 8009e58:	9801      	ldr	r0, [sp, #4]
 8009e5a:	b013      	add	sp, #76	; 0x4c
 8009e5c:	ecbd 8b04 	vpop	{d8-d9}
 8009e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e64:	4b8b      	ldr	r3, [pc, #556]	; (800a094 <_dtoa_r+0x2dc>)
 8009e66:	9301      	str	r3, [sp, #4]
 8009e68:	3303      	adds	r3, #3
 8009e6a:	e7f3      	b.n	8009e54 <_dtoa_r+0x9c>
 8009e6c:	2200      	movs	r2, #0
 8009e6e:	2300      	movs	r3, #0
 8009e70:	4650      	mov	r0, sl
 8009e72:	4659      	mov	r1, fp
 8009e74:	f7f6 fe40 	bl	8000af8 <__aeabi_dcmpeq>
 8009e78:	ec4b ab19 	vmov	d9, sl, fp
 8009e7c:	4680      	mov	r8, r0
 8009e7e:	b158      	cbz	r0, 8009e98 <_dtoa_r+0xe0>
 8009e80:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e82:	2301      	movs	r3, #1
 8009e84:	6013      	str	r3, [r2, #0]
 8009e86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	f000 856b 	beq.w	800a964 <_dtoa_r+0xbac>
 8009e8e:	4883      	ldr	r0, [pc, #524]	; (800a09c <_dtoa_r+0x2e4>)
 8009e90:	6018      	str	r0, [r3, #0]
 8009e92:	1e43      	subs	r3, r0, #1
 8009e94:	9301      	str	r3, [sp, #4]
 8009e96:	e7df      	b.n	8009e58 <_dtoa_r+0xa0>
 8009e98:	ec4b ab10 	vmov	d0, sl, fp
 8009e9c:	aa10      	add	r2, sp, #64	; 0x40
 8009e9e:	a911      	add	r1, sp, #68	; 0x44
 8009ea0:	4620      	mov	r0, r4
 8009ea2:	f001 fd13 	bl	800b8cc <__d2b>
 8009ea6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8009eaa:	ee08 0a10 	vmov	s16, r0
 8009eae:	2d00      	cmp	r5, #0
 8009eb0:	f000 8084 	beq.w	8009fbc <_dtoa_r+0x204>
 8009eb4:	ee19 3a90 	vmov	r3, s19
 8009eb8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009ebc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009ec0:	4656      	mov	r6, sl
 8009ec2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009ec6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009eca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8009ece:	4b74      	ldr	r3, [pc, #464]	; (800a0a0 <_dtoa_r+0x2e8>)
 8009ed0:	2200      	movs	r2, #0
 8009ed2:	4630      	mov	r0, r6
 8009ed4:	4639      	mov	r1, r7
 8009ed6:	f7f6 f9ef 	bl	80002b8 <__aeabi_dsub>
 8009eda:	a365      	add	r3, pc, #404	; (adr r3, 800a070 <_dtoa_r+0x2b8>)
 8009edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee0:	f7f6 fba2 	bl	8000628 <__aeabi_dmul>
 8009ee4:	a364      	add	r3, pc, #400	; (adr r3, 800a078 <_dtoa_r+0x2c0>)
 8009ee6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009eea:	f7f6 f9e7 	bl	80002bc <__adddf3>
 8009eee:	4606      	mov	r6, r0
 8009ef0:	4628      	mov	r0, r5
 8009ef2:	460f      	mov	r7, r1
 8009ef4:	f7f6 fb2e 	bl	8000554 <__aeabi_i2d>
 8009ef8:	a361      	add	r3, pc, #388	; (adr r3, 800a080 <_dtoa_r+0x2c8>)
 8009efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009efe:	f7f6 fb93 	bl	8000628 <__aeabi_dmul>
 8009f02:	4602      	mov	r2, r0
 8009f04:	460b      	mov	r3, r1
 8009f06:	4630      	mov	r0, r6
 8009f08:	4639      	mov	r1, r7
 8009f0a:	f7f6 f9d7 	bl	80002bc <__adddf3>
 8009f0e:	4606      	mov	r6, r0
 8009f10:	460f      	mov	r7, r1
 8009f12:	f7f6 fe39 	bl	8000b88 <__aeabi_d2iz>
 8009f16:	2200      	movs	r2, #0
 8009f18:	9000      	str	r0, [sp, #0]
 8009f1a:	2300      	movs	r3, #0
 8009f1c:	4630      	mov	r0, r6
 8009f1e:	4639      	mov	r1, r7
 8009f20:	f7f6 fdf4 	bl	8000b0c <__aeabi_dcmplt>
 8009f24:	b150      	cbz	r0, 8009f3c <_dtoa_r+0x184>
 8009f26:	9800      	ldr	r0, [sp, #0]
 8009f28:	f7f6 fb14 	bl	8000554 <__aeabi_i2d>
 8009f2c:	4632      	mov	r2, r6
 8009f2e:	463b      	mov	r3, r7
 8009f30:	f7f6 fde2 	bl	8000af8 <__aeabi_dcmpeq>
 8009f34:	b910      	cbnz	r0, 8009f3c <_dtoa_r+0x184>
 8009f36:	9b00      	ldr	r3, [sp, #0]
 8009f38:	3b01      	subs	r3, #1
 8009f3a:	9300      	str	r3, [sp, #0]
 8009f3c:	9b00      	ldr	r3, [sp, #0]
 8009f3e:	2b16      	cmp	r3, #22
 8009f40:	d85a      	bhi.n	8009ff8 <_dtoa_r+0x240>
 8009f42:	9a00      	ldr	r2, [sp, #0]
 8009f44:	4b57      	ldr	r3, [pc, #348]	; (800a0a4 <_dtoa_r+0x2ec>)
 8009f46:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f4e:	ec51 0b19 	vmov	r0, r1, d9
 8009f52:	f7f6 fddb 	bl	8000b0c <__aeabi_dcmplt>
 8009f56:	2800      	cmp	r0, #0
 8009f58:	d050      	beq.n	8009ffc <_dtoa_r+0x244>
 8009f5a:	9b00      	ldr	r3, [sp, #0]
 8009f5c:	3b01      	subs	r3, #1
 8009f5e:	9300      	str	r3, [sp, #0]
 8009f60:	2300      	movs	r3, #0
 8009f62:	930b      	str	r3, [sp, #44]	; 0x2c
 8009f64:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f66:	1b5d      	subs	r5, r3, r5
 8009f68:	1e6b      	subs	r3, r5, #1
 8009f6a:	9305      	str	r3, [sp, #20]
 8009f6c:	bf45      	ittet	mi
 8009f6e:	f1c5 0301 	rsbmi	r3, r5, #1
 8009f72:	9304      	strmi	r3, [sp, #16]
 8009f74:	2300      	movpl	r3, #0
 8009f76:	2300      	movmi	r3, #0
 8009f78:	bf4c      	ite	mi
 8009f7a:	9305      	strmi	r3, [sp, #20]
 8009f7c:	9304      	strpl	r3, [sp, #16]
 8009f7e:	9b00      	ldr	r3, [sp, #0]
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	db3d      	blt.n	800a000 <_dtoa_r+0x248>
 8009f84:	9b05      	ldr	r3, [sp, #20]
 8009f86:	9a00      	ldr	r2, [sp, #0]
 8009f88:	920a      	str	r2, [sp, #40]	; 0x28
 8009f8a:	4413      	add	r3, r2
 8009f8c:	9305      	str	r3, [sp, #20]
 8009f8e:	2300      	movs	r3, #0
 8009f90:	9307      	str	r3, [sp, #28]
 8009f92:	9b06      	ldr	r3, [sp, #24]
 8009f94:	2b09      	cmp	r3, #9
 8009f96:	f200 8089 	bhi.w	800a0ac <_dtoa_r+0x2f4>
 8009f9a:	2b05      	cmp	r3, #5
 8009f9c:	bfc4      	itt	gt
 8009f9e:	3b04      	subgt	r3, #4
 8009fa0:	9306      	strgt	r3, [sp, #24]
 8009fa2:	9b06      	ldr	r3, [sp, #24]
 8009fa4:	f1a3 0302 	sub.w	r3, r3, #2
 8009fa8:	bfcc      	ite	gt
 8009faa:	2500      	movgt	r5, #0
 8009fac:	2501      	movle	r5, #1
 8009fae:	2b03      	cmp	r3, #3
 8009fb0:	f200 8087 	bhi.w	800a0c2 <_dtoa_r+0x30a>
 8009fb4:	e8df f003 	tbb	[pc, r3]
 8009fb8:	59383a2d 	.word	0x59383a2d
 8009fbc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009fc0:	441d      	add	r5, r3
 8009fc2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009fc6:	2b20      	cmp	r3, #32
 8009fc8:	bfc1      	itttt	gt
 8009fca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009fce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009fd2:	fa0b f303 	lslgt.w	r3, fp, r3
 8009fd6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8009fda:	bfda      	itte	le
 8009fdc:	f1c3 0320 	rsble	r3, r3, #32
 8009fe0:	fa06 f003 	lslle.w	r0, r6, r3
 8009fe4:	4318      	orrgt	r0, r3
 8009fe6:	f7f6 faa5 	bl	8000534 <__aeabi_ui2d>
 8009fea:	2301      	movs	r3, #1
 8009fec:	4606      	mov	r6, r0
 8009fee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009ff2:	3d01      	subs	r5, #1
 8009ff4:	930e      	str	r3, [sp, #56]	; 0x38
 8009ff6:	e76a      	b.n	8009ece <_dtoa_r+0x116>
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	e7b2      	b.n	8009f62 <_dtoa_r+0x1aa>
 8009ffc:	900b      	str	r0, [sp, #44]	; 0x2c
 8009ffe:	e7b1      	b.n	8009f64 <_dtoa_r+0x1ac>
 800a000:	9b04      	ldr	r3, [sp, #16]
 800a002:	9a00      	ldr	r2, [sp, #0]
 800a004:	1a9b      	subs	r3, r3, r2
 800a006:	9304      	str	r3, [sp, #16]
 800a008:	4253      	negs	r3, r2
 800a00a:	9307      	str	r3, [sp, #28]
 800a00c:	2300      	movs	r3, #0
 800a00e:	930a      	str	r3, [sp, #40]	; 0x28
 800a010:	e7bf      	b.n	8009f92 <_dtoa_r+0x1da>
 800a012:	2300      	movs	r3, #0
 800a014:	9308      	str	r3, [sp, #32]
 800a016:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a018:	2b00      	cmp	r3, #0
 800a01a:	dc55      	bgt.n	800a0c8 <_dtoa_r+0x310>
 800a01c:	2301      	movs	r3, #1
 800a01e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a022:	461a      	mov	r2, r3
 800a024:	9209      	str	r2, [sp, #36]	; 0x24
 800a026:	e00c      	b.n	800a042 <_dtoa_r+0x28a>
 800a028:	2301      	movs	r3, #1
 800a02a:	e7f3      	b.n	800a014 <_dtoa_r+0x25c>
 800a02c:	2300      	movs	r3, #0
 800a02e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a030:	9308      	str	r3, [sp, #32]
 800a032:	9b00      	ldr	r3, [sp, #0]
 800a034:	4413      	add	r3, r2
 800a036:	9302      	str	r3, [sp, #8]
 800a038:	3301      	adds	r3, #1
 800a03a:	2b01      	cmp	r3, #1
 800a03c:	9303      	str	r3, [sp, #12]
 800a03e:	bfb8      	it	lt
 800a040:	2301      	movlt	r3, #1
 800a042:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a044:	2200      	movs	r2, #0
 800a046:	6042      	str	r2, [r0, #4]
 800a048:	2204      	movs	r2, #4
 800a04a:	f102 0614 	add.w	r6, r2, #20
 800a04e:	429e      	cmp	r6, r3
 800a050:	6841      	ldr	r1, [r0, #4]
 800a052:	d93d      	bls.n	800a0d0 <_dtoa_r+0x318>
 800a054:	4620      	mov	r0, r4
 800a056:	f001 f84b 	bl	800b0f0 <_Balloc>
 800a05a:	9001      	str	r0, [sp, #4]
 800a05c:	2800      	cmp	r0, #0
 800a05e:	d13b      	bne.n	800a0d8 <_dtoa_r+0x320>
 800a060:	4b11      	ldr	r3, [pc, #68]	; (800a0a8 <_dtoa_r+0x2f0>)
 800a062:	4602      	mov	r2, r0
 800a064:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a068:	e6c0      	b.n	8009dec <_dtoa_r+0x34>
 800a06a:	2301      	movs	r3, #1
 800a06c:	e7df      	b.n	800a02e <_dtoa_r+0x276>
 800a06e:	bf00      	nop
 800a070:	636f4361 	.word	0x636f4361
 800a074:	3fd287a7 	.word	0x3fd287a7
 800a078:	8b60c8b3 	.word	0x8b60c8b3
 800a07c:	3fc68a28 	.word	0x3fc68a28
 800a080:	509f79fb 	.word	0x509f79fb
 800a084:	3fd34413 	.word	0x3fd34413
 800a088:	080100d6 	.word	0x080100d6
 800a08c:	080100ed 	.word	0x080100ed
 800a090:	7ff00000 	.word	0x7ff00000
 800a094:	080100d2 	.word	0x080100d2
 800a098:	080100c9 	.word	0x080100c9
 800a09c:	08010342 	.word	0x08010342
 800a0a0:	3ff80000 	.word	0x3ff80000
 800a0a4:	08010258 	.word	0x08010258
 800a0a8:	08010148 	.word	0x08010148
 800a0ac:	2501      	movs	r5, #1
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	9306      	str	r3, [sp, #24]
 800a0b2:	9508      	str	r5, [sp, #32]
 800a0b4:	f04f 33ff 	mov.w	r3, #4294967295
 800a0b8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a0bc:	2200      	movs	r2, #0
 800a0be:	2312      	movs	r3, #18
 800a0c0:	e7b0      	b.n	800a024 <_dtoa_r+0x26c>
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	9308      	str	r3, [sp, #32]
 800a0c6:	e7f5      	b.n	800a0b4 <_dtoa_r+0x2fc>
 800a0c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0ca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a0ce:	e7b8      	b.n	800a042 <_dtoa_r+0x28a>
 800a0d0:	3101      	adds	r1, #1
 800a0d2:	6041      	str	r1, [r0, #4]
 800a0d4:	0052      	lsls	r2, r2, #1
 800a0d6:	e7b8      	b.n	800a04a <_dtoa_r+0x292>
 800a0d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a0da:	9a01      	ldr	r2, [sp, #4]
 800a0dc:	601a      	str	r2, [r3, #0]
 800a0de:	9b03      	ldr	r3, [sp, #12]
 800a0e0:	2b0e      	cmp	r3, #14
 800a0e2:	f200 809d 	bhi.w	800a220 <_dtoa_r+0x468>
 800a0e6:	2d00      	cmp	r5, #0
 800a0e8:	f000 809a 	beq.w	800a220 <_dtoa_r+0x468>
 800a0ec:	9b00      	ldr	r3, [sp, #0]
 800a0ee:	2b00      	cmp	r3, #0
 800a0f0:	dd32      	ble.n	800a158 <_dtoa_r+0x3a0>
 800a0f2:	4ab7      	ldr	r2, [pc, #732]	; (800a3d0 <_dtoa_r+0x618>)
 800a0f4:	f003 030f 	and.w	r3, r3, #15
 800a0f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a0fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a100:	9b00      	ldr	r3, [sp, #0]
 800a102:	05d8      	lsls	r0, r3, #23
 800a104:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a108:	d516      	bpl.n	800a138 <_dtoa_r+0x380>
 800a10a:	4bb2      	ldr	r3, [pc, #712]	; (800a3d4 <_dtoa_r+0x61c>)
 800a10c:	ec51 0b19 	vmov	r0, r1, d9
 800a110:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a114:	f7f6 fbb2 	bl	800087c <__aeabi_ddiv>
 800a118:	f007 070f 	and.w	r7, r7, #15
 800a11c:	4682      	mov	sl, r0
 800a11e:	468b      	mov	fp, r1
 800a120:	2503      	movs	r5, #3
 800a122:	4eac      	ldr	r6, [pc, #688]	; (800a3d4 <_dtoa_r+0x61c>)
 800a124:	b957      	cbnz	r7, 800a13c <_dtoa_r+0x384>
 800a126:	4642      	mov	r2, r8
 800a128:	464b      	mov	r3, r9
 800a12a:	4650      	mov	r0, sl
 800a12c:	4659      	mov	r1, fp
 800a12e:	f7f6 fba5 	bl	800087c <__aeabi_ddiv>
 800a132:	4682      	mov	sl, r0
 800a134:	468b      	mov	fp, r1
 800a136:	e028      	b.n	800a18a <_dtoa_r+0x3d2>
 800a138:	2502      	movs	r5, #2
 800a13a:	e7f2      	b.n	800a122 <_dtoa_r+0x36a>
 800a13c:	07f9      	lsls	r1, r7, #31
 800a13e:	d508      	bpl.n	800a152 <_dtoa_r+0x39a>
 800a140:	4640      	mov	r0, r8
 800a142:	4649      	mov	r1, r9
 800a144:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a148:	f7f6 fa6e 	bl	8000628 <__aeabi_dmul>
 800a14c:	3501      	adds	r5, #1
 800a14e:	4680      	mov	r8, r0
 800a150:	4689      	mov	r9, r1
 800a152:	107f      	asrs	r7, r7, #1
 800a154:	3608      	adds	r6, #8
 800a156:	e7e5      	b.n	800a124 <_dtoa_r+0x36c>
 800a158:	f000 809b 	beq.w	800a292 <_dtoa_r+0x4da>
 800a15c:	9b00      	ldr	r3, [sp, #0]
 800a15e:	4f9d      	ldr	r7, [pc, #628]	; (800a3d4 <_dtoa_r+0x61c>)
 800a160:	425e      	negs	r6, r3
 800a162:	4b9b      	ldr	r3, [pc, #620]	; (800a3d0 <_dtoa_r+0x618>)
 800a164:	f006 020f 	and.w	r2, r6, #15
 800a168:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a16c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a170:	ec51 0b19 	vmov	r0, r1, d9
 800a174:	f7f6 fa58 	bl	8000628 <__aeabi_dmul>
 800a178:	1136      	asrs	r6, r6, #4
 800a17a:	4682      	mov	sl, r0
 800a17c:	468b      	mov	fp, r1
 800a17e:	2300      	movs	r3, #0
 800a180:	2502      	movs	r5, #2
 800a182:	2e00      	cmp	r6, #0
 800a184:	d17a      	bne.n	800a27c <_dtoa_r+0x4c4>
 800a186:	2b00      	cmp	r3, #0
 800a188:	d1d3      	bne.n	800a132 <_dtoa_r+0x37a>
 800a18a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	f000 8082 	beq.w	800a296 <_dtoa_r+0x4de>
 800a192:	4b91      	ldr	r3, [pc, #580]	; (800a3d8 <_dtoa_r+0x620>)
 800a194:	2200      	movs	r2, #0
 800a196:	4650      	mov	r0, sl
 800a198:	4659      	mov	r1, fp
 800a19a:	f7f6 fcb7 	bl	8000b0c <__aeabi_dcmplt>
 800a19e:	2800      	cmp	r0, #0
 800a1a0:	d079      	beq.n	800a296 <_dtoa_r+0x4de>
 800a1a2:	9b03      	ldr	r3, [sp, #12]
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d076      	beq.n	800a296 <_dtoa_r+0x4de>
 800a1a8:	9b02      	ldr	r3, [sp, #8]
 800a1aa:	2b00      	cmp	r3, #0
 800a1ac:	dd36      	ble.n	800a21c <_dtoa_r+0x464>
 800a1ae:	9b00      	ldr	r3, [sp, #0]
 800a1b0:	4650      	mov	r0, sl
 800a1b2:	4659      	mov	r1, fp
 800a1b4:	1e5f      	subs	r7, r3, #1
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	4b88      	ldr	r3, [pc, #544]	; (800a3dc <_dtoa_r+0x624>)
 800a1ba:	f7f6 fa35 	bl	8000628 <__aeabi_dmul>
 800a1be:	9e02      	ldr	r6, [sp, #8]
 800a1c0:	4682      	mov	sl, r0
 800a1c2:	468b      	mov	fp, r1
 800a1c4:	3501      	adds	r5, #1
 800a1c6:	4628      	mov	r0, r5
 800a1c8:	f7f6 f9c4 	bl	8000554 <__aeabi_i2d>
 800a1cc:	4652      	mov	r2, sl
 800a1ce:	465b      	mov	r3, fp
 800a1d0:	f7f6 fa2a 	bl	8000628 <__aeabi_dmul>
 800a1d4:	4b82      	ldr	r3, [pc, #520]	; (800a3e0 <_dtoa_r+0x628>)
 800a1d6:	2200      	movs	r2, #0
 800a1d8:	f7f6 f870 	bl	80002bc <__adddf3>
 800a1dc:	46d0      	mov	r8, sl
 800a1de:	46d9      	mov	r9, fp
 800a1e0:	4682      	mov	sl, r0
 800a1e2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a1e6:	2e00      	cmp	r6, #0
 800a1e8:	d158      	bne.n	800a29c <_dtoa_r+0x4e4>
 800a1ea:	4b7e      	ldr	r3, [pc, #504]	; (800a3e4 <_dtoa_r+0x62c>)
 800a1ec:	2200      	movs	r2, #0
 800a1ee:	4640      	mov	r0, r8
 800a1f0:	4649      	mov	r1, r9
 800a1f2:	f7f6 f861 	bl	80002b8 <__aeabi_dsub>
 800a1f6:	4652      	mov	r2, sl
 800a1f8:	465b      	mov	r3, fp
 800a1fa:	4680      	mov	r8, r0
 800a1fc:	4689      	mov	r9, r1
 800a1fe:	f7f6 fca3 	bl	8000b48 <__aeabi_dcmpgt>
 800a202:	2800      	cmp	r0, #0
 800a204:	f040 8295 	bne.w	800a732 <_dtoa_r+0x97a>
 800a208:	4652      	mov	r2, sl
 800a20a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a20e:	4640      	mov	r0, r8
 800a210:	4649      	mov	r1, r9
 800a212:	f7f6 fc7b 	bl	8000b0c <__aeabi_dcmplt>
 800a216:	2800      	cmp	r0, #0
 800a218:	f040 8289 	bne.w	800a72e <_dtoa_r+0x976>
 800a21c:	ec5b ab19 	vmov	sl, fp, d9
 800a220:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a222:	2b00      	cmp	r3, #0
 800a224:	f2c0 8148 	blt.w	800a4b8 <_dtoa_r+0x700>
 800a228:	9a00      	ldr	r2, [sp, #0]
 800a22a:	2a0e      	cmp	r2, #14
 800a22c:	f300 8144 	bgt.w	800a4b8 <_dtoa_r+0x700>
 800a230:	4b67      	ldr	r3, [pc, #412]	; (800a3d0 <_dtoa_r+0x618>)
 800a232:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a236:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a23a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	f280 80d5 	bge.w	800a3ec <_dtoa_r+0x634>
 800a242:	9b03      	ldr	r3, [sp, #12]
 800a244:	2b00      	cmp	r3, #0
 800a246:	f300 80d1 	bgt.w	800a3ec <_dtoa_r+0x634>
 800a24a:	f040 826f 	bne.w	800a72c <_dtoa_r+0x974>
 800a24e:	4b65      	ldr	r3, [pc, #404]	; (800a3e4 <_dtoa_r+0x62c>)
 800a250:	2200      	movs	r2, #0
 800a252:	4640      	mov	r0, r8
 800a254:	4649      	mov	r1, r9
 800a256:	f7f6 f9e7 	bl	8000628 <__aeabi_dmul>
 800a25a:	4652      	mov	r2, sl
 800a25c:	465b      	mov	r3, fp
 800a25e:	f7f6 fc69 	bl	8000b34 <__aeabi_dcmpge>
 800a262:	9e03      	ldr	r6, [sp, #12]
 800a264:	4637      	mov	r7, r6
 800a266:	2800      	cmp	r0, #0
 800a268:	f040 8245 	bne.w	800a6f6 <_dtoa_r+0x93e>
 800a26c:	9d01      	ldr	r5, [sp, #4]
 800a26e:	2331      	movs	r3, #49	; 0x31
 800a270:	f805 3b01 	strb.w	r3, [r5], #1
 800a274:	9b00      	ldr	r3, [sp, #0]
 800a276:	3301      	adds	r3, #1
 800a278:	9300      	str	r3, [sp, #0]
 800a27a:	e240      	b.n	800a6fe <_dtoa_r+0x946>
 800a27c:	07f2      	lsls	r2, r6, #31
 800a27e:	d505      	bpl.n	800a28c <_dtoa_r+0x4d4>
 800a280:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a284:	f7f6 f9d0 	bl	8000628 <__aeabi_dmul>
 800a288:	3501      	adds	r5, #1
 800a28a:	2301      	movs	r3, #1
 800a28c:	1076      	asrs	r6, r6, #1
 800a28e:	3708      	adds	r7, #8
 800a290:	e777      	b.n	800a182 <_dtoa_r+0x3ca>
 800a292:	2502      	movs	r5, #2
 800a294:	e779      	b.n	800a18a <_dtoa_r+0x3d2>
 800a296:	9f00      	ldr	r7, [sp, #0]
 800a298:	9e03      	ldr	r6, [sp, #12]
 800a29a:	e794      	b.n	800a1c6 <_dtoa_r+0x40e>
 800a29c:	9901      	ldr	r1, [sp, #4]
 800a29e:	4b4c      	ldr	r3, [pc, #304]	; (800a3d0 <_dtoa_r+0x618>)
 800a2a0:	4431      	add	r1, r6
 800a2a2:	910d      	str	r1, [sp, #52]	; 0x34
 800a2a4:	9908      	ldr	r1, [sp, #32]
 800a2a6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a2aa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a2ae:	2900      	cmp	r1, #0
 800a2b0:	d043      	beq.n	800a33a <_dtoa_r+0x582>
 800a2b2:	494d      	ldr	r1, [pc, #308]	; (800a3e8 <_dtoa_r+0x630>)
 800a2b4:	2000      	movs	r0, #0
 800a2b6:	f7f6 fae1 	bl	800087c <__aeabi_ddiv>
 800a2ba:	4652      	mov	r2, sl
 800a2bc:	465b      	mov	r3, fp
 800a2be:	f7f5 fffb 	bl	80002b8 <__aeabi_dsub>
 800a2c2:	9d01      	ldr	r5, [sp, #4]
 800a2c4:	4682      	mov	sl, r0
 800a2c6:	468b      	mov	fp, r1
 800a2c8:	4649      	mov	r1, r9
 800a2ca:	4640      	mov	r0, r8
 800a2cc:	f7f6 fc5c 	bl	8000b88 <__aeabi_d2iz>
 800a2d0:	4606      	mov	r6, r0
 800a2d2:	f7f6 f93f 	bl	8000554 <__aeabi_i2d>
 800a2d6:	4602      	mov	r2, r0
 800a2d8:	460b      	mov	r3, r1
 800a2da:	4640      	mov	r0, r8
 800a2dc:	4649      	mov	r1, r9
 800a2de:	f7f5 ffeb 	bl	80002b8 <__aeabi_dsub>
 800a2e2:	3630      	adds	r6, #48	; 0x30
 800a2e4:	f805 6b01 	strb.w	r6, [r5], #1
 800a2e8:	4652      	mov	r2, sl
 800a2ea:	465b      	mov	r3, fp
 800a2ec:	4680      	mov	r8, r0
 800a2ee:	4689      	mov	r9, r1
 800a2f0:	f7f6 fc0c 	bl	8000b0c <__aeabi_dcmplt>
 800a2f4:	2800      	cmp	r0, #0
 800a2f6:	d163      	bne.n	800a3c0 <_dtoa_r+0x608>
 800a2f8:	4642      	mov	r2, r8
 800a2fa:	464b      	mov	r3, r9
 800a2fc:	4936      	ldr	r1, [pc, #216]	; (800a3d8 <_dtoa_r+0x620>)
 800a2fe:	2000      	movs	r0, #0
 800a300:	f7f5 ffda 	bl	80002b8 <__aeabi_dsub>
 800a304:	4652      	mov	r2, sl
 800a306:	465b      	mov	r3, fp
 800a308:	f7f6 fc00 	bl	8000b0c <__aeabi_dcmplt>
 800a30c:	2800      	cmp	r0, #0
 800a30e:	f040 80b5 	bne.w	800a47c <_dtoa_r+0x6c4>
 800a312:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a314:	429d      	cmp	r5, r3
 800a316:	d081      	beq.n	800a21c <_dtoa_r+0x464>
 800a318:	4b30      	ldr	r3, [pc, #192]	; (800a3dc <_dtoa_r+0x624>)
 800a31a:	2200      	movs	r2, #0
 800a31c:	4650      	mov	r0, sl
 800a31e:	4659      	mov	r1, fp
 800a320:	f7f6 f982 	bl	8000628 <__aeabi_dmul>
 800a324:	4b2d      	ldr	r3, [pc, #180]	; (800a3dc <_dtoa_r+0x624>)
 800a326:	4682      	mov	sl, r0
 800a328:	468b      	mov	fp, r1
 800a32a:	4640      	mov	r0, r8
 800a32c:	4649      	mov	r1, r9
 800a32e:	2200      	movs	r2, #0
 800a330:	f7f6 f97a 	bl	8000628 <__aeabi_dmul>
 800a334:	4680      	mov	r8, r0
 800a336:	4689      	mov	r9, r1
 800a338:	e7c6      	b.n	800a2c8 <_dtoa_r+0x510>
 800a33a:	4650      	mov	r0, sl
 800a33c:	4659      	mov	r1, fp
 800a33e:	f7f6 f973 	bl	8000628 <__aeabi_dmul>
 800a342:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a344:	9d01      	ldr	r5, [sp, #4]
 800a346:	930f      	str	r3, [sp, #60]	; 0x3c
 800a348:	4682      	mov	sl, r0
 800a34a:	468b      	mov	fp, r1
 800a34c:	4649      	mov	r1, r9
 800a34e:	4640      	mov	r0, r8
 800a350:	f7f6 fc1a 	bl	8000b88 <__aeabi_d2iz>
 800a354:	4606      	mov	r6, r0
 800a356:	f7f6 f8fd 	bl	8000554 <__aeabi_i2d>
 800a35a:	3630      	adds	r6, #48	; 0x30
 800a35c:	4602      	mov	r2, r0
 800a35e:	460b      	mov	r3, r1
 800a360:	4640      	mov	r0, r8
 800a362:	4649      	mov	r1, r9
 800a364:	f7f5 ffa8 	bl	80002b8 <__aeabi_dsub>
 800a368:	f805 6b01 	strb.w	r6, [r5], #1
 800a36c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a36e:	429d      	cmp	r5, r3
 800a370:	4680      	mov	r8, r0
 800a372:	4689      	mov	r9, r1
 800a374:	f04f 0200 	mov.w	r2, #0
 800a378:	d124      	bne.n	800a3c4 <_dtoa_r+0x60c>
 800a37a:	4b1b      	ldr	r3, [pc, #108]	; (800a3e8 <_dtoa_r+0x630>)
 800a37c:	4650      	mov	r0, sl
 800a37e:	4659      	mov	r1, fp
 800a380:	f7f5 ff9c 	bl	80002bc <__adddf3>
 800a384:	4602      	mov	r2, r0
 800a386:	460b      	mov	r3, r1
 800a388:	4640      	mov	r0, r8
 800a38a:	4649      	mov	r1, r9
 800a38c:	f7f6 fbdc 	bl	8000b48 <__aeabi_dcmpgt>
 800a390:	2800      	cmp	r0, #0
 800a392:	d173      	bne.n	800a47c <_dtoa_r+0x6c4>
 800a394:	4652      	mov	r2, sl
 800a396:	465b      	mov	r3, fp
 800a398:	4913      	ldr	r1, [pc, #76]	; (800a3e8 <_dtoa_r+0x630>)
 800a39a:	2000      	movs	r0, #0
 800a39c:	f7f5 ff8c 	bl	80002b8 <__aeabi_dsub>
 800a3a0:	4602      	mov	r2, r0
 800a3a2:	460b      	mov	r3, r1
 800a3a4:	4640      	mov	r0, r8
 800a3a6:	4649      	mov	r1, r9
 800a3a8:	f7f6 fbb0 	bl	8000b0c <__aeabi_dcmplt>
 800a3ac:	2800      	cmp	r0, #0
 800a3ae:	f43f af35 	beq.w	800a21c <_dtoa_r+0x464>
 800a3b2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a3b4:	1e6b      	subs	r3, r5, #1
 800a3b6:	930f      	str	r3, [sp, #60]	; 0x3c
 800a3b8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a3bc:	2b30      	cmp	r3, #48	; 0x30
 800a3be:	d0f8      	beq.n	800a3b2 <_dtoa_r+0x5fa>
 800a3c0:	9700      	str	r7, [sp, #0]
 800a3c2:	e049      	b.n	800a458 <_dtoa_r+0x6a0>
 800a3c4:	4b05      	ldr	r3, [pc, #20]	; (800a3dc <_dtoa_r+0x624>)
 800a3c6:	f7f6 f92f 	bl	8000628 <__aeabi_dmul>
 800a3ca:	4680      	mov	r8, r0
 800a3cc:	4689      	mov	r9, r1
 800a3ce:	e7bd      	b.n	800a34c <_dtoa_r+0x594>
 800a3d0:	08010258 	.word	0x08010258
 800a3d4:	08010230 	.word	0x08010230
 800a3d8:	3ff00000 	.word	0x3ff00000
 800a3dc:	40240000 	.word	0x40240000
 800a3e0:	401c0000 	.word	0x401c0000
 800a3e4:	40140000 	.word	0x40140000
 800a3e8:	3fe00000 	.word	0x3fe00000
 800a3ec:	9d01      	ldr	r5, [sp, #4]
 800a3ee:	4656      	mov	r6, sl
 800a3f0:	465f      	mov	r7, fp
 800a3f2:	4642      	mov	r2, r8
 800a3f4:	464b      	mov	r3, r9
 800a3f6:	4630      	mov	r0, r6
 800a3f8:	4639      	mov	r1, r7
 800a3fa:	f7f6 fa3f 	bl	800087c <__aeabi_ddiv>
 800a3fe:	f7f6 fbc3 	bl	8000b88 <__aeabi_d2iz>
 800a402:	4682      	mov	sl, r0
 800a404:	f7f6 f8a6 	bl	8000554 <__aeabi_i2d>
 800a408:	4642      	mov	r2, r8
 800a40a:	464b      	mov	r3, r9
 800a40c:	f7f6 f90c 	bl	8000628 <__aeabi_dmul>
 800a410:	4602      	mov	r2, r0
 800a412:	460b      	mov	r3, r1
 800a414:	4630      	mov	r0, r6
 800a416:	4639      	mov	r1, r7
 800a418:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800a41c:	f7f5 ff4c 	bl	80002b8 <__aeabi_dsub>
 800a420:	f805 6b01 	strb.w	r6, [r5], #1
 800a424:	9e01      	ldr	r6, [sp, #4]
 800a426:	9f03      	ldr	r7, [sp, #12]
 800a428:	1bae      	subs	r6, r5, r6
 800a42a:	42b7      	cmp	r7, r6
 800a42c:	4602      	mov	r2, r0
 800a42e:	460b      	mov	r3, r1
 800a430:	d135      	bne.n	800a49e <_dtoa_r+0x6e6>
 800a432:	f7f5 ff43 	bl	80002bc <__adddf3>
 800a436:	4642      	mov	r2, r8
 800a438:	464b      	mov	r3, r9
 800a43a:	4606      	mov	r6, r0
 800a43c:	460f      	mov	r7, r1
 800a43e:	f7f6 fb83 	bl	8000b48 <__aeabi_dcmpgt>
 800a442:	b9d0      	cbnz	r0, 800a47a <_dtoa_r+0x6c2>
 800a444:	4642      	mov	r2, r8
 800a446:	464b      	mov	r3, r9
 800a448:	4630      	mov	r0, r6
 800a44a:	4639      	mov	r1, r7
 800a44c:	f7f6 fb54 	bl	8000af8 <__aeabi_dcmpeq>
 800a450:	b110      	cbz	r0, 800a458 <_dtoa_r+0x6a0>
 800a452:	f01a 0f01 	tst.w	sl, #1
 800a456:	d110      	bne.n	800a47a <_dtoa_r+0x6c2>
 800a458:	4620      	mov	r0, r4
 800a45a:	ee18 1a10 	vmov	r1, s16
 800a45e:	f000 fe87 	bl	800b170 <_Bfree>
 800a462:	2300      	movs	r3, #0
 800a464:	9800      	ldr	r0, [sp, #0]
 800a466:	702b      	strb	r3, [r5, #0]
 800a468:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a46a:	3001      	adds	r0, #1
 800a46c:	6018      	str	r0, [r3, #0]
 800a46e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a470:	2b00      	cmp	r3, #0
 800a472:	f43f acf1 	beq.w	8009e58 <_dtoa_r+0xa0>
 800a476:	601d      	str	r5, [r3, #0]
 800a478:	e4ee      	b.n	8009e58 <_dtoa_r+0xa0>
 800a47a:	9f00      	ldr	r7, [sp, #0]
 800a47c:	462b      	mov	r3, r5
 800a47e:	461d      	mov	r5, r3
 800a480:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a484:	2a39      	cmp	r2, #57	; 0x39
 800a486:	d106      	bne.n	800a496 <_dtoa_r+0x6de>
 800a488:	9a01      	ldr	r2, [sp, #4]
 800a48a:	429a      	cmp	r2, r3
 800a48c:	d1f7      	bne.n	800a47e <_dtoa_r+0x6c6>
 800a48e:	9901      	ldr	r1, [sp, #4]
 800a490:	2230      	movs	r2, #48	; 0x30
 800a492:	3701      	adds	r7, #1
 800a494:	700a      	strb	r2, [r1, #0]
 800a496:	781a      	ldrb	r2, [r3, #0]
 800a498:	3201      	adds	r2, #1
 800a49a:	701a      	strb	r2, [r3, #0]
 800a49c:	e790      	b.n	800a3c0 <_dtoa_r+0x608>
 800a49e:	4ba6      	ldr	r3, [pc, #664]	; (800a738 <_dtoa_r+0x980>)
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	f7f6 f8c1 	bl	8000628 <__aeabi_dmul>
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	2300      	movs	r3, #0
 800a4aa:	4606      	mov	r6, r0
 800a4ac:	460f      	mov	r7, r1
 800a4ae:	f7f6 fb23 	bl	8000af8 <__aeabi_dcmpeq>
 800a4b2:	2800      	cmp	r0, #0
 800a4b4:	d09d      	beq.n	800a3f2 <_dtoa_r+0x63a>
 800a4b6:	e7cf      	b.n	800a458 <_dtoa_r+0x6a0>
 800a4b8:	9a08      	ldr	r2, [sp, #32]
 800a4ba:	2a00      	cmp	r2, #0
 800a4bc:	f000 80d7 	beq.w	800a66e <_dtoa_r+0x8b6>
 800a4c0:	9a06      	ldr	r2, [sp, #24]
 800a4c2:	2a01      	cmp	r2, #1
 800a4c4:	f300 80ba 	bgt.w	800a63c <_dtoa_r+0x884>
 800a4c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a4ca:	2a00      	cmp	r2, #0
 800a4cc:	f000 80b2 	beq.w	800a634 <_dtoa_r+0x87c>
 800a4d0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a4d4:	9e07      	ldr	r6, [sp, #28]
 800a4d6:	9d04      	ldr	r5, [sp, #16]
 800a4d8:	9a04      	ldr	r2, [sp, #16]
 800a4da:	441a      	add	r2, r3
 800a4dc:	9204      	str	r2, [sp, #16]
 800a4de:	9a05      	ldr	r2, [sp, #20]
 800a4e0:	2101      	movs	r1, #1
 800a4e2:	441a      	add	r2, r3
 800a4e4:	4620      	mov	r0, r4
 800a4e6:	9205      	str	r2, [sp, #20]
 800a4e8:	f000 ff44 	bl	800b374 <__i2b>
 800a4ec:	4607      	mov	r7, r0
 800a4ee:	2d00      	cmp	r5, #0
 800a4f0:	dd0c      	ble.n	800a50c <_dtoa_r+0x754>
 800a4f2:	9b05      	ldr	r3, [sp, #20]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	dd09      	ble.n	800a50c <_dtoa_r+0x754>
 800a4f8:	42ab      	cmp	r3, r5
 800a4fa:	9a04      	ldr	r2, [sp, #16]
 800a4fc:	bfa8      	it	ge
 800a4fe:	462b      	movge	r3, r5
 800a500:	1ad2      	subs	r2, r2, r3
 800a502:	9204      	str	r2, [sp, #16]
 800a504:	9a05      	ldr	r2, [sp, #20]
 800a506:	1aed      	subs	r5, r5, r3
 800a508:	1ad3      	subs	r3, r2, r3
 800a50a:	9305      	str	r3, [sp, #20]
 800a50c:	9b07      	ldr	r3, [sp, #28]
 800a50e:	b31b      	cbz	r3, 800a558 <_dtoa_r+0x7a0>
 800a510:	9b08      	ldr	r3, [sp, #32]
 800a512:	2b00      	cmp	r3, #0
 800a514:	f000 80af 	beq.w	800a676 <_dtoa_r+0x8be>
 800a518:	2e00      	cmp	r6, #0
 800a51a:	dd13      	ble.n	800a544 <_dtoa_r+0x78c>
 800a51c:	4639      	mov	r1, r7
 800a51e:	4632      	mov	r2, r6
 800a520:	4620      	mov	r0, r4
 800a522:	f000 ffe7 	bl	800b4f4 <__pow5mult>
 800a526:	ee18 2a10 	vmov	r2, s16
 800a52a:	4601      	mov	r1, r0
 800a52c:	4607      	mov	r7, r0
 800a52e:	4620      	mov	r0, r4
 800a530:	f000 ff36 	bl	800b3a0 <__multiply>
 800a534:	ee18 1a10 	vmov	r1, s16
 800a538:	4680      	mov	r8, r0
 800a53a:	4620      	mov	r0, r4
 800a53c:	f000 fe18 	bl	800b170 <_Bfree>
 800a540:	ee08 8a10 	vmov	s16, r8
 800a544:	9b07      	ldr	r3, [sp, #28]
 800a546:	1b9a      	subs	r2, r3, r6
 800a548:	d006      	beq.n	800a558 <_dtoa_r+0x7a0>
 800a54a:	ee18 1a10 	vmov	r1, s16
 800a54e:	4620      	mov	r0, r4
 800a550:	f000 ffd0 	bl	800b4f4 <__pow5mult>
 800a554:	ee08 0a10 	vmov	s16, r0
 800a558:	2101      	movs	r1, #1
 800a55a:	4620      	mov	r0, r4
 800a55c:	f000 ff0a 	bl	800b374 <__i2b>
 800a560:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a562:	2b00      	cmp	r3, #0
 800a564:	4606      	mov	r6, r0
 800a566:	f340 8088 	ble.w	800a67a <_dtoa_r+0x8c2>
 800a56a:	461a      	mov	r2, r3
 800a56c:	4601      	mov	r1, r0
 800a56e:	4620      	mov	r0, r4
 800a570:	f000 ffc0 	bl	800b4f4 <__pow5mult>
 800a574:	9b06      	ldr	r3, [sp, #24]
 800a576:	2b01      	cmp	r3, #1
 800a578:	4606      	mov	r6, r0
 800a57a:	f340 8081 	ble.w	800a680 <_dtoa_r+0x8c8>
 800a57e:	f04f 0800 	mov.w	r8, #0
 800a582:	6933      	ldr	r3, [r6, #16]
 800a584:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a588:	6918      	ldr	r0, [r3, #16]
 800a58a:	f000 fea3 	bl	800b2d4 <__hi0bits>
 800a58e:	f1c0 0020 	rsb	r0, r0, #32
 800a592:	9b05      	ldr	r3, [sp, #20]
 800a594:	4418      	add	r0, r3
 800a596:	f010 001f 	ands.w	r0, r0, #31
 800a59a:	f000 8092 	beq.w	800a6c2 <_dtoa_r+0x90a>
 800a59e:	f1c0 0320 	rsb	r3, r0, #32
 800a5a2:	2b04      	cmp	r3, #4
 800a5a4:	f340 808a 	ble.w	800a6bc <_dtoa_r+0x904>
 800a5a8:	f1c0 001c 	rsb	r0, r0, #28
 800a5ac:	9b04      	ldr	r3, [sp, #16]
 800a5ae:	4403      	add	r3, r0
 800a5b0:	9304      	str	r3, [sp, #16]
 800a5b2:	9b05      	ldr	r3, [sp, #20]
 800a5b4:	4403      	add	r3, r0
 800a5b6:	4405      	add	r5, r0
 800a5b8:	9305      	str	r3, [sp, #20]
 800a5ba:	9b04      	ldr	r3, [sp, #16]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	dd07      	ble.n	800a5d0 <_dtoa_r+0x818>
 800a5c0:	ee18 1a10 	vmov	r1, s16
 800a5c4:	461a      	mov	r2, r3
 800a5c6:	4620      	mov	r0, r4
 800a5c8:	f000 ffee 	bl	800b5a8 <__lshift>
 800a5cc:	ee08 0a10 	vmov	s16, r0
 800a5d0:	9b05      	ldr	r3, [sp, #20]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	dd05      	ble.n	800a5e2 <_dtoa_r+0x82a>
 800a5d6:	4631      	mov	r1, r6
 800a5d8:	461a      	mov	r2, r3
 800a5da:	4620      	mov	r0, r4
 800a5dc:	f000 ffe4 	bl	800b5a8 <__lshift>
 800a5e0:	4606      	mov	r6, r0
 800a5e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d06e      	beq.n	800a6c6 <_dtoa_r+0x90e>
 800a5e8:	ee18 0a10 	vmov	r0, s16
 800a5ec:	4631      	mov	r1, r6
 800a5ee:	f001 f84b 	bl	800b688 <__mcmp>
 800a5f2:	2800      	cmp	r0, #0
 800a5f4:	da67      	bge.n	800a6c6 <_dtoa_r+0x90e>
 800a5f6:	9b00      	ldr	r3, [sp, #0]
 800a5f8:	3b01      	subs	r3, #1
 800a5fa:	ee18 1a10 	vmov	r1, s16
 800a5fe:	9300      	str	r3, [sp, #0]
 800a600:	220a      	movs	r2, #10
 800a602:	2300      	movs	r3, #0
 800a604:	4620      	mov	r0, r4
 800a606:	f000 fdd5 	bl	800b1b4 <__multadd>
 800a60a:	9b08      	ldr	r3, [sp, #32]
 800a60c:	ee08 0a10 	vmov	s16, r0
 800a610:	2b00      	cmp	r3, #0
 800a612:	f000 81b1 	beq.w	800a978 <_dtoa_r+0xbc0>
 800a616:	2300      	movs	r3, #0
 800a618:	4639      	mov	r1, r7
 800a61a:	220a      	movs	r2, #10
 800a61c:	4620      	mov	r0, r4
 800a61e:	f000 fdc9 	bl	800b1b4 <__multadd>
 800a622:	9b02      	ldr	r3, [sp, #8]
 800a624:	2b00      	cmp	r3, #0
 800a626:	4607      	mov	r7, r0
 800a628:	f300 808e 	bgt.w	800a748 <_dtoa_r+0x990>
 800a62c:	9b06      	ldr	r3, [sp, #24]
 800a62e:	2b02      	cmp	r3, #2
 800a630:	dc51      	bgt.n	800a6d6 <_dtoa_r+0x91e>
 800a632:	e089      	b.n	800a748 <_dtoa_r+0x990>
 800a634:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a636:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a63a:	e74b      	b.n	800a4d4 <_dtoa_r+0x71c>
 800a63c:	9b03      	ldr	r3, [sp, #12]
 800a63e:	1e5e      	subs	r6, r3, #1
 800a640:	9b07      	ldr	r3, [sp, #28]
 800a642:	42b3      	cmp	r3, r6
 800a644:	bfbf      	itttt	lt
 800a646:	9b07      	ldrlt	r3, [sp, #28]
 800a648:	9607      	strlt	r6, [sp, #28]
 800a64a:	1af2      	sublt	r2, r6, r3
 800a64c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800a64e:	bfb6      	itet	lt
 800a650:	189b      	addlt	r3, r3, r2
 800a652:	1b9e      	subge	r6, r3, r6
 800a654:	930a      	strlt	r3, [sp, #40]	; 0x28
 800a656:	9b03      	ldr	r3, [sp, #12]
 800a658:	bfb8      	it	lt
 800a65a:	2600      	movlt	r6, #0
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	bfb7      	itett	lt
 800a660:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800a664:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800a668:	1a9d      	sublt	r5, r3, r2
 800a66a:	2300      	movlt	r3, #0
 800a66c:	e734      	b.n	800a4d8 <_dtoa_r+0x720>
 800a66e:	9e07      	ldr	r6, [sp, #28]
 800a670:	9d04      	ldr	r5, [sp, #16]
 800a672:	9f08      	ldr	r7, [sp, #32]
 800a674:	e73b      	b.n	800a4ee <_dtoa_r+0x736>
 800a676:	9a07      	ldr	r2, [sp, #28]
 800a678:	e767      	b.n	800a54a <_dtoa_r+0x792>
 800a67a:	9b06      	ldr	r3, [sp, #24]
 800a67c:	2b01      	cmp	r3, #1
 800a67e:	dc18      	bgt.n	800a6b2 <_dtoa_r+0x8fa>
 800a680:	f1ba 0f00 	cmp.w	sl, #0
 800a684:	d115      	bne.n	800a6b2 <_dtoa_r+0x8fa>
 800a686:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a68a:	b993      	cbnz	r3, 800a6b2 <_dtoa_r+0x8fa>
 800a68c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a690:	0d1b      	lsrs	r3, r3, #20
 800a692:	051b      	lsls	r3, r3, #20
 800a694:	b183      	cbz	r3, 800a6b8 <_dtoa_r+0x900>
 800a696:	9b04      	ldr	r3, [sp, #16]
 800a698:	3301      	adds	r3, #1
 800a69a:	9304      	str	r3, [sp, #16]
 800a69c:	9b05      	ldr	r3, [sp, #20]
 800a69e:	3301      	adds	r3, #1
 800a6a0:	9305      	str	r3, [sp, #20]
 800a6a2:	f04f 0801 	mov.w	r8, #1
 800a6a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	f47f af6a 	bne.w	800a582 <_dtoa_r+0x7ca>
 800a6ae:	2001      	movs	r0, #1
 800a6b0:	e76f      	b.n	800a592 <_dtoa_r+0x7da>
 800a6b2:	f04f 0800 	mov.w	r8, #0
 800a6b6:	e7f6      	b.n	800a6a6 <_dtoa_r+0x8ee>
 800a6b8:	4698      	mov	r8, r3
 800a6ba:	e7f4      	b.n	800a6a6 <_dtoa_r+0x8ee>
 800a6bc:	f43f af7d 	beq.w	800a5ba <_dtoa_r+0x802>
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	301c      	adds	r0, #28
 800a6c4:	e772      	b.n	800a5ac <_dtoa_r+0x7f4>
 800a6c6:	9b03      	ldr	r3, [sp, #12]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	dc37      	bgt.n	800a73c <_dtoa_r+0x984>
 800a6cc:	9b06      	ldr	r3, [sp, #24]
 800a6ce:	2b02      	cmp	r3, #2
 800a6d0:	dd34      	ble.n	800a73c <_dtoa_r+0x984>
 800a6d2:	9b03      	ldr	r3, [sp, #12]
 800a6d4:	9302      	str	r3, [sp, #8]
 800a6d6:	9b02      	ldr	r3, [sp, #8]
 800a6d8:	b96b      	cbnz	r3, 800a6f6 <_dtoa_r+0x93e>
 800a6da:	4631      	mov	r1, r6
 800a6dc:	2205      	movs	r2, #5
 800a6de:	4620      	mov	r0, r4
 800a6e0:	f000 fd68 	bl	800b1b4 <__multadd>
 800a6e4:	4601      	mov	r1, r0
 800a6e6:	4606      	mov	r6, r0
 800a6e8:	ee18 0a10 	vmov	r0, s16
 800a6ec:	f000 ffcc 	bl	800b688 <__mcmp>
 800a6f0:	2800      	cmp	r0, #0
 800a6f2:	f73f adbb 	bgt.w	800a26c <_dtoa_r+0x4b4>
 800a6f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a6f8:	9d01      	ldr	r5, [sp, #4]
 800a6fa:	43db      	mvns	r3, r3
 800a6fc:	9300      	str	r3, [sp, #0]
 800a6fe:	f04f 0800 	mov.w	r8, #0
 800a702:	4631      	mov	r1, r6
 800a704:	4620      	mov	r0, r4
 800a706:	f000 fd33 	bl	800b170 <_Bfree>
 800a70a:	2f00      	cmp	r7, #0
 800a70c:	f43f aea4 	beq.w	800a458 <_dtoa_r+0x6a0>
 800a710:	f1b8 0f00 	cmp.w	r8, #0
 800a714:	d005      	beq.n	800a722 <_dtoa_r+0x96a>
 800a716:	45b8      	cmp	r8, r7
 800a718:	d003      	beq.n	800a722 <_dtoa_r+0x96a>
 800a71a:	4641      	mov	r1, r8
 800a71c:	4620      	mov	r0, r4
 800a71e:	f000 fd27 	bl	800b170 <_Bfree>
 800a722:	4639      	mov	r1, r7
 800a724:	4620      	mov	r0, r4
 800a726:	f000 fd23 	bl	800b170 <_Bfree>
 800a72a:	e695      	b.n	800a458 <_dtoa_r+0x6a0>
 800a72c:	2600      	movs	r6, #0
 800a72e:	4637      	mov	r7, r6
 800a730:	e7e1      	b.n	800a6f6 <_dtoa_r+0x93e>
 800a732:	9700      	str	r7, [sp, #0]
 800a734:	4637      	mov	r7, r6
 800a736:	e599      	b.n	800a26c <_dtoa_r+0x4b4>
 800a738:	40240000 	.word	0x40240000
 800a73c:	9b08      	ldr	r3, [sp, #32]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	f000 80ca 	beq.w	800a8d8 <_dtoa_r+0xb20>
 800a744:	9b03      	ldr	r3, [sp, #12]
 800a746:	9302      	str	r3, [sp, #8]
 800a748:	2d00      	cmp	r5, #0
 800a74a:	dd05      	ble.n	800a758 <_dtoa_r+0x9a0>
 800a74c:	4639      	mov	r1, r7
 800a74e:	462a      	mov	r2, r5
 800a750:	4620      	mov	r0, r4
 800a752:	f000 ff29 	bl	800b5a8 <__lshift>
 800a756:	4607      	mov	r7, r0
 800a758:	f1b8 0f00 	cmp.w	r8, #0
 800a75c:	d05b      	beq.n	800a816 <_dtoa_r+0xa5e>
 800a75e:	6879      	ldr	r1, [r7, #4]
 800a760:	4620      	mov	r0, r4
 800a762:	f000 fcc5 	bl	800b0f0 <_Balloc>
 800a766:	4605      	mov	r5, r0
 800a768:	b928      	cbnz	r0, 800a776 <_dtoa_r+0x9be>
 800a76a:	4b87      	ldr	r3, [pc, #540]	; (800a988 <_dtoa_r+0xbd0>)
 800a76c:	4602      	mov	r2, r0
 800a76e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a772:	f7ff bb3b 	b.w	8009dec <_dtoa_r+0x34>
 800a776:	693a      	ldr	r2, [r7, #16]
 800a778:	3202      	adds	r2, #2
 800a77a:	0092      	lsls	r2, r2, #2
 800a77c:	f107 010c 	add.w	r1, r7, #12
 800a780:	300c      	adds	r0, #12
 800a782:	f000 fca7 	bl	800b0d4 <memcpy>
 800a786:	2201      	movs	r2, #1
 800a788:	4629      	mov	r1, r5
 800a78a:	4620      	mov	r0, r4
 800a78c:	f000 ff0c 	bl	800b5a8 <__lshift>
 800a790:	9b01      	ldr	r3, [sp, #4]
 800a792:	f103 0901 	add.w	r9, r3, #1
 800a796:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a79a:	4413      	add	r3, r2
 800a79c:	9305      	str	r3, [sp, #20]
 800a79e:	f00a 0301 	and.w	r3, sl, #1
 800a7a2:	46b8      	mov	r8, r7
 800a7a4:	9304      	str	r3, [sp, #16]
 800a7a6:	4607      	mov	r7, r0
 800a7a8:	4631      	mov	r1, r6
 800a7aa:	ee18 0a10 	vmov	r0, s16
 800a7ae:	f7ff fa77 	bl	8009ca0 <quorem>
 800a7b2:	4641      	mov	r1, r8
 800a7b4:	9002      	str	r0, [sp, #8]
 800a7b6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a7ba:	ee18 0a10 	vmov	r0, s16
 800a7be:	f000 ff63 	bl	800b688 <__mcmp>
 800a7c2:	463a      	mov	r2, r7
 800a7c4:	9003      	str	r0, [sp, #12]
 800a7c6:	4631      	mov	r1, r6
 800a7c8:	4620      	mov	r0, r4
 800a7ca:	f000 ff79 	bl	800b6c0 <__mdiff>
 800a7ce:	68c2      	ldr	r2, [r0, #12]
 800a7d0:	f109 3bff 	add.w	fp, r9, #4294967295
 800a7d4:	4605      	mov	r5, r0
 800a7d6:	bb02      	cbnz	r2, 800a81a <_dtoa_r+0xa62>
 800a7d8:	4601      	mov	r1, r0
 800a7da:	ee18 0a10 	vmov	r0, s16
 800a7de:	f000 ff53 	bl	800b688 <__mcmp>
 800a7e2:	4602      	mov	r2, r0
 800a7e4:	4629      	mov	r1, r5
 800a7e6:	4620      	mov	r0, r4
 800a7e8:	9207      	str	r2, [sp, #28]
 800a7ea:	f000 fcc1 	bl	800b170 <_Bfree>
 800a7ee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a7f2:	ea43 0102 	orr.w	r1, r3, r2
 800a7f6:	9b04      	ldr	r3, [sp, #16]
 800a7f8:	430b      	orrs	r3, r1
 800a7fa:	464d      	mov	r5, r9
 800a7fc:	d10f      	bne.n	800a81e <_dtoa_r+0xa66>
 800a7fe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a802:	d02a      	beq.n	800a85a <_dtoa_r+0xaa2>
 800a804:	9b03      	ldr	r3, [sp, #12]
 800a806:	2b00      	cmp	r3, #0
 800a808:	dd02      	ble.n	800a810 <_dtoa_r+0xa58>
 800a80a:	9b02      	ldr	r3, [sp, #8]
 800a80c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a810:	f88b a000 	strb.w	sl, [fp]
 800a814:	e775      	b.n	800a702 <_dtoa_r+0x94a>
 800a816:	4638      	mov	r0, r7
 800a818:	e7ba      	b.n	800a790 <_dtoa_r+0x9d8>
 800a81a:	2201      	movs	r2, #1
 800a81c:	e7e2      	b.n	800a7e4 <_dtoa_r+0xa2c>
 800a81e:	9b03      	ldr	r3, [sp, #12]
 800a820:	2b00      	cmp	r3, #0
 800a822:	db04      	blt.n	800a82e <_dtoa_r+0xa76>
 800a824:	9906      	ldr	r1, [sp, #24]
 800a826:	430b      	orrs	r3, r1
 800a828:	9904      	ldr	r1, [sp, #16]
 800a82a:	430b      	orrs	r3, r1
 800a82c:	d122      	bne.n	800a874 <_dtoa_r+0xabc>
 800a82e:	2a00      	cmp	r2, #0
 800a830:	ddee      	ble.n	800a810 <_dtoa_r+0xa58>
 800a832:	ee18 1a10 	vmov	r1, s16
 800a836:	2201      	movs	r2, #1
 800a838:	4620      	mov	r0, r4
 800a83a:	f000 feb5 	bl	800b5a8 <__lshift>
 800a83e:	4631      	mov	r1, r6
 800a840:	ee08 0a10 	vmov	s16, r0
 800a844:	f000 ff20 	bl	800b688 <__mcmp>
 800a848:	2800      	cmp	r0, #0
 800a84a:	dc03      	bgt.n	800a854 <_dtoa_r+0xa9c>
 800a84c:	d1e0      	bne.n	800a810 <_dtoa_r+0xa58>
 800a84e:	f01a 0f01 	tst.w	sl, #1
 800a852:	d0dd      	beq.n	800a810 <_dtoa_r+0xa58>
 800a854:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a858:	d1d7      	bne.n	800a80a <_dtoa_r+0xa52>
 800a85a:	2339      	movs	r3, #57	; 0x39
 800a85c:	f88b 3000 	strb.w	r3, [fp]
 800a860:	462b      	mov	r3, r5
 800a862:	461d      	mov	r5, r3
 800a864:	3b01      	subs	r3, #1
 800a866:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a86a:	2a39      	cmp	r2, #57	; 0x39
 800a86c:	d071      	beq.n	800a952 <_dtoa_r+0xb9a>
 800a86e:	3201      	adds	r2, #1
 800a870:	701a      	strb	r2, [r3, #0]
 800a872:	e746      	b.n	800a702 <_dtoa_r+0x94a>
 800a874:	2a00      	cmp	r2, #0
 800a876:	dd07      	ble.n	800a888 <_dtoa_r+0xad0>
 800a878:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a87c:	d0ed      	beq.n	800a85a <_dtoa_r+0xaa2>
 800a87e:	f10a 0301 	add.w	r3, sl, #1
 800a882:	f88b 3000 	strb.w	r3, [fp]
 800a886:	e73c      	b.n	800a702 <_dtoa_r+0x94a>
 800a888:	9b05      	ldr	r3, [sp, #20]
 800a88a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a88e:	4599      	cmp	r9, r3
 800a890:	d047      	beq.n	800a922 <_dtoa_r+0xb6a>
 800a892:	ee18 1a10 	vmov	r1, s16
 800a896:	2300      	movs	r3, #0
 800a898:	220a      	movs	r2, #10
 800a89a:	4620      	mov	r0, r4
 800a89c:	f000 fc8a 	bl	800b1b4 <__multadd>
 800a8a0:	45b8      	cmp	r8, r7
 800a8a2:	ee08 0a10 	vmov	s16, r0
 800a8a6:	f04f 0300 	mov.w	r3, #0
 800a8aa:	f04f 020a 	mov.w	r2, #10
 800a8ae:	4641      	mov	r1, r8
 800a8b0:	4620      	mov	r0, r4
 800a8b2:	d106      	bne.n	800a8c2 <_dtoa_r+0xb0a>
 800a8b4:	f000 fc7e 	bl	800b1b4 <__multadd>
 800a8b8:	4680      	mov	r8, r0
 800a8ba:	4607      	mov	r7, r0
 800a8bc:	f109 0901 	add.w	r9, r9, #1
 800a8c0:	e772      	b.n	800a7a8 <_dtoa_r+0x9f0>
 800a8c2:	f000 fc77 	bl	800b1b4 <__multadd>
 800a8c6:	4639      	mov	r1, r7
 800a8c8:	4680      	mov	r8, r0
 800a8ca:	2300      	movs	r3, #0
 800a8cc:	220a      	movs	r2, #10
 800a8ce:	4620      	mov	r0, r4
 800a8d0:	f000 fc70 	bl	800b1b4 <__multadd>
 800a8d4:	4607      	mov	r7, r0
 800a8d6:	e7f1      	b.n	800a8bc <_dtoa_r+0xb04>
 800a8d8:	9b03      	ldr	r3, [sp, #12]
 800a8da:	9302      	str	r3, [sp, #8]
 800a8dc:	9d01      	ldr	r5, [sp, #4]
 800a8de:	ee18 0a10 	vmov	r0, s16
 800a8e2:	4631      	mov	r1, r6
 800a8e4:	f7ff f9dc 	bl	8009ca0 <quorem>
 800a8e8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a8ec:	9b01      	ldr	r3, [sp, #4]
 800a8ee:	f805 ab01 	strb.w	sl, [r5], #1
 800a8f2:	1aea      	subs	r2, r5, r3
 800a8f4:	9b02      	ldr	r3, [sp, #8]
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	dd09      	ble.n	800a90e <_dtoa_r+0xb56>
 800a8fa:	ee18 1a10 	vmov	r1, s16
 800a8fe:	2300      	movs	r3, #0
 800a900:	220a      	movs	r2, #10
 800a902:	4620      	mov	r0, r4
 800a904:	f000 fc56 	bl	800b1b4 <__multadd>
 800a908:	ee08 0a10 	vmov	s16, r0
 800a90c:	e7e7      	b.n	800a8de <_dtoa_r+0xb26>
 800a90e:	9b02      	ldr	r3, [sp, #8]
 800a910:	2b00      	cmp	r3, #0
 800a912:	bfc8      	it	gt
 800a914:	461d      	movgt	r5, r3
 800a916:	9b01      	ldr	r3, [sp, #4]
 800a918:	bfd8      	it	le
 800a91a:	2501      	movle	r5, #1
 800a91c:	441d      	add	r5, r3
 800a91e:	f04f 0800 	mov.w	r8, #0
 800a922:	ee18 1a10 	vmov	r1, s16
 800a926:	2201      	movs	r2, #1
 800a928:	4620      	mov	r0, r4
 800a92a:	f000 fe3d 	bl	800b5a8 <__lshift>
 800a92e:	4631      	mov	r1, r6
 800a930:	ee08 0a10 	vmov	s16, r0
 800a934:	f000 fea8 	bl	800b688 <__mcmp>
 800a938:	2800      	cmp	r0, #0
 800a93a:	dc91      	bgt.n	800a860 <_dtoa_r+0xaa8>
 800a93c:	d102      	bne.n	800a944 <_dtoa_r+0xb8c>
 800a93e:	f01a 0f01 	tst.w	sl, #1
 800a942:	d18d      	bne.n	800a860 <_dtoa_r+0xaa8>
 800a944:	462b      	mov	r3, r5
 800a946:	461d      	mov	r5, r3
 800a948:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a94c:	2a30      	cmp	r2, #48	; 0x30
 800a94e:	d0fa      	beq.n	800a946 <_dtoa_r+0xb8e>
 800a950:	e6d7      	b.n	800a702 <_dtoa_r+0x94a>
 800a952:	9a01      	ldr	r2, [sp, #4]
 800a954:	429a      	cmp	r2, r3
 800a956:	d184      	bne.n	800a862 <_dtoa_r+0xaaa>
 800a958:	9b00      	ldr	r3, [sp, #0]
 800a95a:	3301      	adds	r3, #1
 800a95c:	9300      	str	r3, [sp, #0]
 800a95e:	2331      	movs	r3, #49	; 0x31
 800a960:	7013      	strb	r3, [r2, #0]
 800a962:	e6ce      	b.n	800a702 <_dtoa_r+0x94a>
 800a964:	4b09      	ldr	r3, [pc, #36]	; (800a98c <_dtoa_r+0xbd4>)
 800a966:	f7ff ba95 	b.w	8009e94 <_dtoa_r+0xdc>
 800a96a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	f47f aa6e 	bne.w	8009e4e <_dtoa_r+0x96>
 800a972:	4b07      	ldr	r3, [pc, #28]	; (800a990 <_dtoa_r+0xbd8>)
 800a974:	f7ff ba8e 	b.w	8009e94 <_dtoa_r+0xdc>
 800a978:	9b02      	ldr	r3, [sp, #8]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	dcae      	bgt.n	800a8dc <_dtoa_r+0xb24>
 800a97e:	9b06      	ldr	r3, [sp, #24]
 800a980:	2b02      	cmp	r3, #2
 800a982:	f73f aea8 	bgt.w	800a6d6 <_dtoa_r+0x91e>
 800a986:	e7a9      	b.n	800a8dc <_dtoa_r+0xb24>
 800a988:	08010148 	.word	0x08010148
 800a98c:	08010341 	.word	0x08010341
 800a990:	080100c9 	.word	0x080100c9

0800a994 <rshift>:
 800a994:	6903      	ldr	r3, [r0, #16]
 800a996:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a99a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a99e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a9a2:	f100 0414 	add.w	r4, r0, #20
 800a9a6:	dd45      	ble.n	800aa34 <rshift+0xa0>
 800a9a8:	f011 011f 	ands.w	r1, r1, #31
 800a9ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a9b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a9b4:	d10c      	bne.n	800a9d0 <rshift+0x3c>
 800a9b6:	f100 0710 	add.w	r7, r0, #16
 800a9ba:	4629      	mov	r1, r5
 800a9bc:	42b1      	cmp	r1, r6
 800a9be:	d334      	bcc.n	800aa2a <rshift+0x96>
 800a9c0:	1a9b      	subs	r3, r3, r2
 800a9c2:	009b      	lsls	r3, r3, #2
 800a9c4:	1eea      	subs	r2, r5, #3
 800a9c6:	4296      	cmp	r6, r2
 800a9c8:	bf38      	it	cc
 800a9ca:	2300      	movcc	r3, #0
 800a9cc:	4423      	add	r3, r4
 800a9ce:	e015      	b.n	800a9fc <rshift+0x68>
 800a9d0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a9d4:	f1c1 0820 	rsb	r8, r1, #32
 800a9d8:	40cf      	lsrs	r7, r1
 800a9da:	f105 0e04 	add.w	lr, r5, #4
 800a9de:	46a1      	mov	r9, r4
 800a9e0:	4576      	cmp	r6, lr
 800a9e2:	46f4      	mov	ip, lr
 800a9e4:	d815      	bhi.n	800aa12 <rshift+0x7e>
 800a9e6:	1a9a      	subs	r2, r3, r2
 800a9e8:	0092      	lsls	r2, r2, #2
 800a9ea:	3a04      	subs	r2, #4
 800a9ec:	3501      	adds	r5, #1
 800a9ee:	42ae      	cmp	r6, r5
 800a9f0:	bf38      	it	cc
 800a9f2:	2200      	movcc	r2, #0
 800a9f4:	18a3      	adds	r3, r4, r2
 800a9f6:	50a7      	str	r7, [r4, r2]
 800a9f8:	b107      	cbz	r7, 800a9fc <rshift+0x68>
 800a9fa:	3304      	adds	r3, #4
 800a9fc:	1b1a      	subs	r2, r3, r4
 800a9fe:	42a3      	cmp	r3, r4
 800aa00:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800aa04:	bf08      	it	eq
 800aa06:	2300      	moveq	r3, #0
 800aa08:	6102      	str	r2, [r0, #16]
 800aa0a:	bf08      	it	eq
 800aa0c:	6143      	streq	r3, [r0, #20]
 800aa0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa12:	f8dc c000 	ldr.w	ip, [ip]
 800aa16:	fa0c fc08 	lsl.w	ip, ip, r8
 800aa1a:	ea4c 0707 	orr.w	r7, ip, r7
 800aa1e:	f849 7b04 	str.w	r7, [r9], #4
 800aa22:	f85e 7b04 	ldr.w	r7, [lr], #4
 800aa26:	40cf      	lsrs	r7, r1
 800aa28:	e7da      	b.n	800a9e0 <rshift+0x4c>
 800aa2a:	f851 cb04 	ldr.w	ip, [r1], #4
 800aa2e:	f847 cf04 	str.w	ip, [r7, #4]!
 800aa32:	e7c3      	b.n	800a9bc <rshift+0x28>
 800aa34:	4623      	mov	r3, r4
 800aa36:	e7e1      	b.n	800a9fc <rshift+0x68>

0800aa38 <__hexdig_fun>:
 800aa38:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800aa3c:	2b09      	cmp	r3, #9
 800aa3e:	d802      	bhi.n	800aa46 <__hexdig_fun+0xe>
 800aa40:	3820      	subs	r0, #32
 800aa42:	b2c0      	uxtb	r0, r0
 800aa44:	4770      	bx	lr
 800aa46:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800aa4a:	2b05      	cmp	r3, #5
 800aa4c:	d801      	bhi.n	800aa52 <__hexdig_fun+0x1a>
 800aa4e:	3847      	subs	r0, #71	; 0x47
 800aa50:	e7f7      	b.n	800aa42 <__hexdig_fun+0xa>
 800aa52:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800aa56:	2b05      	cmp	r3, #5
 800aa58:	d801      	bhi.n	800aa5e <__hexdig_fun+0x26>
 800aa5a:	3827      	subs	r0, #39	; 0x27
 800aa5c:	e7f1      	b.n	800aa42 <__hexdig_fun+0xa>
 800aa5e:	2000      	movs	r0, #0
 800aa60:	4770      	bx	lr
	...

0800aa64 <__gethex>:
 800aa64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa68:	ed2d 8b02 	vpush	{d8}
 800aa6c:	b089      	sub	sp, #36	; 0x24
 800aa6e:	ee08 0a10 	vmov	s16, r0
 800aa72:	9304      	str	r3, [sp, #16]
 800aa74:	4bb4      	ldr	r3, [pc, #720]	; (800ad48 <__gethex+0x2e4>)
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	9301      	str	r3, [sp, #4]
 800aa7a:	4618      	mov	r0, r3
 800aa7c:	468b      	mov	fp, r1
 800aa7e:	4690      	mov	r8, r2
 800aa80:	f7f5 fbb8 	bl	80001f4 <strlen>
 800aa84:	9b01      	ldr	r3, [sp, #4]
 800aa86:	f8db 2000 	ldr.w	r2, [fp]
 800aa8a:	4403      	add	r3, r0
 800aa8c:	4682      	mov	sl, r0
 800aa8e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800aa92:	9305      	str	r3, [sp, #20]
 800aa94:	1c93      	adds	r3, r2, #2
 800aa96:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800aa9a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800aa9e:	32fe      	adds	r2, #254	; 0xfe
 800aaa0:	18d1      	adds	r1, r2, r3
 800aaa2:	461f      	mov	r7, r3
 800aaa4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800aaa8:	9100      	str	r1, [sp, #0]
 800aaaa:	2830      	cmp	r0, #48	; 0x30
 800aaac:	d0f8      	beq.n	800aaa0 <__gethex+0x3c>
 800aaae:	f7ff ffc3 	bl	800aa38 <__hexdig_fun>
 800aab2:	4604      	mov	r4, r0
 800aab4:	2800      	cmp	r0, #0
 800aab6:	d13a      	bne.n	800ab2e <__gethex+0xca>
 800aab8:	9901      	ldr	r1, [sp, #4]
 800aaba:	4652      	mov	r2, sl
 800aabc:	4638      	mov	r0, r7
 800aabe:	f001 fdb3 	bl	800c628 <strncmp>
 800aac2:	4605      	mov	r5, r0
 800aac4:	2800      	cmp	r0, #0
 800aac6:	d168      	bne.n	800ab9a <__gethex+0x136>
 800aac8:	f817 000a 	ldrb.w	r0, [r7, sl]
 800aacc:	eb07 060a 	add.w	r6, r7, sl
 800aad0:	f7ff ffb2 	bl	800aa38 <__hexdig_fun>
 800aad4:	2800      	cmp	r0, #0
 800aad6:	d062      	beq.n	800ab9e <__gethex+0x13a>
 800aad8:	4633      	mov	r3, r6
 800aada:	7818      	ldrb	r0, [r3, #0]
 800aadc:	2830      	cmp	r0, #48	; 0x30
 800aade:	461f      	mov	r7, r3
 800aae0:	f103 0301 	add.w	r3, r3, #1
 800aae4:	d0f9      	beq.n	800aada <__gethex+0x76>
 800aae6:	f7ff ffa7 	bl	800aa38 <__hexdig_fun>
 800aaea:	2301      	movs	r3, #1
 800aaec:	fab0 f480 	clz	r4, r0
 800aaf0:	0964      	lsrs	r4, r4, #5
 800aaf2:	4635      	mov	r5, r6
 800aaf4:	9300      	str	r3, [sp, #0]
 800aaf6:	463a      	mov	r2, r7
 800aaf8:	4616      	mov	r6, r2
 800aafa:	3201      	adds	r2, #1
 800aafc:	7830      	ldrb	r0, [r6, #0]
 800aafe:	f7ff ff9b 	bl	800aa38 <__hexdig_fun>
 800ab02:	2800      	cmp	r0, #0
 800ab04:	d1f8      	bne.n	800aaf8 <__gethex+0x94>
 800ab06:	9901      	ldr	r1, [sp, #4]
 800ab08:	4652      	mov	r2, sl
 800ab0a:	4630      	mov	r0, r6
 800ab0c:	f001 fd8c 	bl	800c628 <strncmp>
 800ab10:	b980      	cbnz	r0, 800ab34 <__gethex+0xd0>
 800ab12:	b94d      	cbnz	r5, 800ab28 <__gethex+0xc4>
 800ab14:	eb06 050a 	add.w	r5, r6, sl
 800ab18:	462a      	mov	r2, r5
 800ab1a:	4616      	mov	r6, r2
 800ab1c:	3201      	adds	r2, #1
 800ab1e:	7830      	ldrb	r0, [r6, #0]
 800ab20:	f7ff ff8a 	bl	800aa38 <__hexdig_fun>
 800ab24:	2800      	cmp	r0, #0
 800ab26:	d1f8      	bne.n	800ab1a <__gethex+0xb6>
 800ab28:	1bad      	subs	r5, r5, r6
 800ab2a:	00ad      	lsls	r5, r5, #2
 800ab2c:	e004      	b.n	800ab38 <__gethex+0xd4>
 800ab2e:	2400      	movs	r4, #0
 800ab30:	4625      	mov	r5, r4
 800ab32:	e7e0      	b.n	800aaf6 <__gethex+0x92>
 800ab34:	2d00      	cmp	r5, #0
 800ab36:	d1f7      	bne.n	800ab28 <__gethex+0xc4>
 800ab38:	7833      	ldrb	r3, [r6, #0]
 800ab3a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ab3e:	2b50      	cmp	r3, #80	; 0x50
 800ab40:	d13b      	bne.n	800abba <__gethex+0x156>
 800ab42:	7873      	ldrb	r3, [r6, #1]
 800ab44:	2b2b      	cmp	r3, #43	; 0x2b
 800ab46:	d02c      	beq.n	800aba2 <__gethex+0x13e>
 800ab48:	2b2d      	cmp	r3, #45	; 0x2d
 800ab4a:	d02e      	beq.n	800abaa <__gethex+0x146>
 800ab4c:	1c71      	adds	r1, r6, #1
 800ab4e:	f04f 0900 	mov.w	r9, #0
 800ab52:	7808      	ldrb	r0, [r1, #0]
 800ab54:	f7ff ff70 	bl	800aa38 <__hexdig_fun>
 800ab58:	1e43      	subs	r3, r0, #1
 800ab5a:	b2db      	uxtb	r3, r3
 800ab5c:	2b18      	cmp	r3, #24
 800ab5e:	d82c      	bhi.n	800abba <__gethex+0x156>
 800ab60:	f1a0 0210 	sub.w	r2, r0, #16
 800ab64:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ab68:	f7ff ff66 	bl	800aa38 <__hexdig_fun>
 800ab6c:	1e43      	subs	r3, r0, #1
 800ab6e:	b2db      	uxtb	r3, r3
 800ab70:	2b18      	cmp	r3, #24
 800ab72:	d91d      	bls.n	800abb0 <__gethex+0x14c>
 800ab74:	f1b9 0f00 	cmp.w	r9, #0
 800ab78:	d000      	beq.n	800ab7c <__gethex+0x118>
 800ab7a:	4252      	negs	r2, r2
 800ab7c:	4415      	add	r5, r2
 800ab7e:	f8cb 1000 	str.w	r1, [fp]
 800ab82:	b1e4      	cbz	r4, 800abbe <__gethex+0x15a>
 800ab84:	9b00      	ldr	r3, [sp, #0]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	bf14      	ite	ne
 800ab8a:	2700      	movne	r7, #0
 800ab8c:	2706      	moveq	r7, #6
 800ab8e:	4638      	mov	r0, r7
 800ab90:	b009      	add	sp, #36	; 0x24
 800ab92:	ecbd 8b02 	vpop	{d8}
 800ab96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab9a:	463e      	mov	r6, r7
 800ab9c:	4625      	mov	r5, r4
 800ab9e:	2401      	movs	r4, #1
 800aba0:	e7ca      	b.n	800ab38 <__gethex+0xd4>
 800aba2:	f04f 0900 	mov.w	r9, #0
 800aba6:	1cb1      	adds	r1, r6, #2
 800aba8:	e7d3      	b.n	800ab52 <__gethex+0xee>
 800abaa:	f04f 0901 	mov.w	r9, #1
 800abae:	e7fa      	b.n	800aba6 <__gethex+0x142>
 800abb0:	230a      	movs	r3, #10
 800abb2:	fb03 0202 	mla	r2, r3, r2, r0
 800abb6:	3a10      	subs	r2, #16
 800abb8:	e7d4      	b.n	800ab64 <__gethex+0x100>
 800abba:	4631      	mov	r1, r6
 800abbc:	e7df      	b.n	800ab7e <__gethex+0x11a>
 800abbe:	1bf3      	subs	r3, r6, r7
 800abc0:	3b01      	subs	r3, #1
 800abc2:	4621      	mov	r1, r4
 800abc4:	2b07      	cmp	r3, #7
 800abc6:	dc0b      	bgt.n	800abe0 <__gethex+0x17c>
 800abc8:	ee18 0a10 	vmov	r0, s16
 800abcc:	f000 fa90 	bl	800b0f0 <_Balloc>
 800abd0:	4604      	mov	r4, r0
 800abd2:	b940      	cbnz	r0, 800abe6 <__gethex+0x182>
 800abd4:	4b5d      	ldr	r3, [pc, #372]	; (800ad4c <__gethex+0x2e8>)
 800abd6:	4602      	mov	r2, r0
 800abd8:	21de      	movs	r1, #222	; 0xde
 800abda:	485d      	ldr	r0, [pc, #372]	; (800ad50 <__gethex+0x2ec>)
 800abdc:	f001 fdf4 	bl	800c7c8 <__assert_func>
 800abe0:	3101      	adds	r1, #1
 800abe2:	105b      	asrs	r3, r3, #1
 800abe4:	e7ee      	b.n	800abc4 <__gethex+0x160>
 800abe6:	f100 0914 	add.w	r9, r0, #20
 800abea:	f04f 0b00 	mov.w	fp, #0
 800abee:	f1ca 0301 	rsb	r3, sl, #1
 800abf2:	f8cd 9008 	str.w	r9, [sp, #8]
 800abf6:	f8cd b000 	str.w	fp, [sp]
 800abfa:	9306      	str	r3, [sp, #24]
 800abfc:	42b7      	cmp	r7, r6
 800abfe:	d340      	bcc.n	800ac82 <__gethex+0x21e>
 800ac00:	9802      	ldr	r0, [sp, #8]
 800ac02:	9b00      	ldr	r3, [sp, #0]
 800ac04:	f840 3b04 	str.w	r3, [r0], #4
 800ac08:	eba0 0009 	sub.w	r0, r0, r9
 800ac0c:	1080      	asrs	r0, r0, #2
 800ac0e:	0146      	lsls	r6, r0, #5
 800ac10:	6120      	str	r0, [r4, #16]
 800ac12:	4618      	mov	r0, r3
 800ac14:	f000 fb5e 	bl	800b2d4 <__hi0bits>
 800ac18:	1a30      	subs	r0, r6, r0
 800ac1a:	f8d8 6000 	ldr.w	r6, [r8]
 800ac1e:	42b0      	cmp	r0, r6
 800ac20:	dd63      	ble.n	800acea <__gethex+0x286>
 800ac22:	1b87      	subs	r7, r0, r6
 800ac24:	4639      	mov	r1, r7
 800ac26:	4620      	mov	r0, r4
 800ac28:	f000 ff02 	bl	800ba30 <__any_on>
 800ac2c:	4682      	mov	sl, r0
 800ac2e:	b1a8      	cbz	r0, 800ac5c <__gethex+0x1f8>
 800ac30:	1e7b      	subs	r3, r7, #1
 800ac32:	1159      	asrs	r1, r3, #5
 800ac34:	f003 021f 	and.w	r2, r3, #31
 800ac38:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ac3c:	f04f 0a01 	mov.w	sl, #1
 800ac40:	fa0a f202 	lsl.w	r2, sl, r2
 800ac44:	420a      	tst	r2, r1
 800ac46:	d009      	beq.n	800ac5c <__gethex+0x1f8>
 800ac48:	4553      	cmp	r3, sl
 800ac4a:	dd05      	ble.n	800ac58 <__gethex+0x1f4>
 800ac4c:	1eb9      	subs	r1, r7, #2
 800ac4e:	4620      	mov	r0, r4
 800ac50:	f000 feee 	bl	800ba30 <__any_on>
 800ac54:	2800      	cmp	r0, #0
 800ac56:	d145      	bne.n	800ace4 <__gethex+0x280>
 800ac58:	f04f 0a02 	mov.w	sl, #2
 800ac5c:	4639      	mov	r1, r7
 800ac5e:	4620      	mov	r0, r4
 800ac60:	f7ff fe98 	bl	800a994 <rshift>
 800ac64:	443d      	add	r5, r7
 800ac66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ac6a:	42ab      	cmp	r3, r5
 800ac6c:	da4c      	bge.n	800ad08 <__gethex+0x2a4>
 800ac6e:	ee18 0a10 	vmov	r0, s16
 800ac72:	4621      	mov	r1, r4
 800ac74:	f000 fa7c 	bl	800b170 <_Bfree>
 800ac78:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	6013      	str	r3, [r2, #0]
 800ac7e:	27a3      	movs	r7, #163	; 0xa3
 800ac80:	e785      	b.n	800ab8e <__gethex+0x12a>
 800ac82:	1e73      	subs	r3, r6, #1
 800ac84:	9a05      	ldr	r2, [sp, #20]
 800ac86:	9303      	str	r3, [sp, #12]
 800ac88:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800ac8c:	4293      	cmp	r3, r2
 800ac8e:	d019      	beq.n	800acc4 <__gethex+0x260>
 800ac90:	f1bb 0f20 	cmp.w	fp, #32
 800ac94:	d107      	bne.n	800aca6 <__gethex+0x242>
 800ac96:	9b02      	ldr	r3, [sp, #8]
 800ac98:	9a00      	ldr	r2, [sp, #0]
 800ac9a:	f843 2b04 	str.w	r2, [r3], #4
 800ac9e:	9302      	str	r3, [sp, #8]
 800aca0:	2300      	movs	r3, #0
 800aca2:	9300      	str	r3, [sp, #0]
 800aca4:	469b      	mov	fp, r3
 800aca6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800acaa:	f7ff fec5 	bl	800aa38 <__hexdig_fun>
 800acae:	9b00      	ldr	r3, [sp, #0]
 800acb0:	f000 000f 	and.w	r0, r0, #15
 800acb4:	fa00 f00b 	lsl.w	r0, r0, fp
 800acb8:	4303      	orrs	r3, r0
 800acba:	9300      	str	r3, [sp, #0]
 800acbc:	f10b 0b04 	add.w	fp, fp, #4
 800acc0:	9b03      	ldr	r3, [sp, #12]
 800acc2:	e00d      	b.n	800ace0 <__gethex+0x27c>
 800acc4:	9b03      	ldr	r3, [sp, #12]
 800acc6:	9a06      	ldr	r2, [sp, #24]
 800acc8:	4413      	add	r3, r2
 800acca:	42bb      	cmp	r3, r7
 800accc:	d3e0      	bcc.n	800ac90 <__gethex+0x22c>
 800acce:	4618      	mov	r0, r3
 800acd0:	9901      	ldr	r1, [sp, #4]
 800acd2:	9307      	str	r3, [sp, #28]
 800acd4:	4652      	mov	r2, sl
 800acd6:	f001 fca7 	bl	800c628 <strncmp>
 800acda:	9b07      	ldr	r3, [sp, #28]
 800acdc:	2800      	cmp	r0, #0
 800acde:	d1d7      	bne.n	800ac90 <__gethex+0x22c>
 800ace0:	461e      	mov	r6, r3
 800ace2:	e78b      	b.n	800abfc <__gethex+0x198>
 800ace4:	f04f 0a03 	mov.w	sl, #3
 800ace8:	e7b8      	b.n	800ac5c <__gethex+0x1f8>
 800acea:	da0a      	bge.n	800ad02 <__gethex+0x29e>
 800acec:	1a37      	subs	r7, r6, r0
 800acee:	4621      	mov	r1, r4
 800acf0:	ee18 0a10 	vmov	r0, s16
 800acf4:	463a      	mov	r2, r7
 800acf6:	f000 fc57 	bl	800b5a8 <__lshift>
 800acfa:	1bed      	subs	r5, r5, r7
 800acfc:	4604      	mov	r4, r0
 800acfe:	f100 0914 	add.w	r9, r0, #20
 800ad02:	f04f 0a00 	mov.w	sl, #0
 800ad06:	e7ae      	b.n	800ac66 <__gethex+0x202>
 800ad08:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ad0c:	42a8      	cmp	r0, r5
 800ad0e:	dd72      	ble.n	800adf6 <__gethex+0x392>
 800ad10:	1b45      	subs	r5, r0, r5
 800ad12:	42ae      	cmp	r6, r5
 800ad14:	dc36      	bgt.n	800ad84 <__gethex+0x320>
 800ad16:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ad1a:	2b02      	cmp	r3, #2
 800ad1c:	d02a      	beq.n	800ad74 <__gethex+0x310>
 800ad1e:	2b03      	cmp	r3, #3
 800ad20:	d02c      	beq.n	800ad7c <__gethex+0x318>
 800ad22:	2b01      	cmp	r3, #1
 800ad24:	d11c      	bne.n	800ad60 <__gethex+0x2fc>
 800ad26:	42ae      	cmp	r6, r5
 800ad28:	d11a      	bne.n	800ad60 <__gethex+0x2fc>
 800ad2a:	2e01      	cmp	r6, #1
 800ad2c:	d112      	bne.n	800ad54 <__gethex+0x2f0>
 800ad2e:	9a04      	ldr	r2, [sp, #16]
 800ad30:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ad34:	6013      	str	r3, [r2, #0]
 800ad36:	2301      	movs	r3, #1
 800ad38:	6123      	str	r3, [r4, #16]
 800ad3a:	f8c9 3000 	str.w	r3, [r9]
 800ad3e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ad40:	2762      	movs	r7, #98	; 0x62
 800ad42:	601c      	str	r4, [r3, #0]
 800ad44:	e723      	b.n	800ab8e <__gethex+0x12a>
 800ad46:	bf00      	nop
 800ad48:	080101c0 	.word	0x080101c0
 800ad4c:	08010148 	.word	0x08010148
 800ad50:	08010159 	.word	0x08010159
 800ad54:	1e71      	subs	r1, r6, #1
 800ad56:	4620      	mov	r0, r4
 800ad58:	f000 fe6a 	bl	800ba30 <__any_on>
 800ad5c:	2800      	cmp	r0, #0
 800ad5e:	d1e6      	bne.n	800ad2e <__gethex+0x2ca>
 800ad60:	ee18 0a10 	vmov	r0, s16
 800ad64:	4621      	mov	r1, r4
 800ad66:	f000 fa03 	bl	800b170 <_Bfree>
 800ad6a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ad6c:	2300      	movs	r3, #0
 800ad6e:	6013      	str	r3, [r2, #0]
 800ad70:	2750      	movs	r7, #80	; 0x50
 800ad72:	e70c      	b.n	800ab8e <__gethex+0x12a>
 800ad74:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ad76:	2b00      	cmp	r3, #0
 800ad78:	d1f2      	bne.n	800ad60 <__gethex+0x2fc>
 800ad7a:	e7d8      	b.n	800ad2e <__gethex+0x2ca>
 800ad7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d1d5      	bne.n	800ad2e <__gethex+0x2ca>
 800ad82:	e7ed      	b.n	800ad60 <__gethex+0x2fc>
 800ad84:	1e6f      	subs	r7, r5, #1
 800ad86:	f1ba 0f00 	cmp.w	sl, #0
 800ad8a:	d131      	bne.n	800adf0 <__gethex+0x38c>
 800ad8c:	b127      	cbz	r7, 800ad98 <__gethex+0x334>
 800ad8e:	4639      	mov	r1, r7
 800ad90:	4620      	mov	r0, r4
 800ad92:	f000 fe4d 	bl	800ba30 <__any_on>
 800ad96:	4682      	mov	sl, r0
 800ad98:	117b      	asrs	r3, r7, #5
 800ad9a:	2101      	movs	r1, #1
 800ad9c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ada0:	f007 071f 	and.w	r7, r7, #31
 800ada4:	fa01 f707 	lsl.w	r7, r1, r7
 800ada8:	421f      	tst	r7, r3
 800adaa:	4629      	mov	r1, r5
 800adac:	4620      	mov	r0, r4
 800adae:	bf18      	it	ne
 800adb0:	f04a 0a02 	orrne.w	sl, sl, #2
 800adb4:	1b76      	subs	r6, r6, r5
 800adb6:	f7ff fded 	bl	800a994 <rshift>
 800adba:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800adbe:	2702      	movs	r7, #2
 800adc0:	f1ba 0f00 	cmp.w	sl, #0
 800adc4:	d048      	beq.n	800ae58 <__gethex+0x3f4>
 800adc6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800adca:	2b02      	cmp	r3, #2
 800adcc:	d015      	beq.n	800adfa <__gethex+0x396>
 800adce:	2b03      	cmp	r3, #3
 800add0:	d017      	beq.n	800ae02 <__gethex+0x39e>
 800add2:	2b01      	cmp	r3, #1
 800add4:	d109      	bne.n	800adea <__gethex+0x386>
 800add6:	f01a 0f02 	tst.w	sl, #2
 800adda:	d006      	beq.n	800adea <__gethex+0x386>
 800addc:	f8d9 0000 	ldr.w	r0, [r9]
 800ade0:	ea4a 0a00 	orr.w	sl, sl, r0
 800ade4:	f01a 0f01 	tst.w	sl, #1
 800ade8:	d10e      	bne.n	800ae08 <__gethex+0x3a4>
 800adea:	f047 0710 	orr.w	r7, r7, #16
 800adee:	e033      	b.n	800ae58 <__gethex+0x3f4>
 800adf0:	f04f 0a01 	mov.w	sl, #1
 800adf4:	e7d0      	b.n	800ad98 <__gethex+0x334>
 800adf6:	2701      	movs	r7, #1
 800adf8:	e7e2      	b.n	800adc0 <__gethex+0x35c>
 800adfa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800adfc:	f1c3 0301 	rsb	r3, r3, #1
 800ae00:	9315      	str	r3, [sp, #84]	; 0x54
 800ae02:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ae04:	2b00      	cmp	r3, #0
 800ae06:	d0f0      	beq.n	800adea <__gethex+0x386>
 800ae08:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ae0c:	f104 0314 	add.w	r3, r4, #20
 800ae10:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ae14:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ae18:	f04f 0c00 	mov.w	ip, #0
 800ae1c:	4618      	mov	r0, r3
 800ae1e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae22:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ae26:	d01c      	beq.n	800ae62 <__gethex+0x3fe>
 800ae28:	3201      	adds	r2, #1
 800ae2a:	6002      	str	r2, [r0, #0]
 800ae2c:	2f02      	cmp	r7, #2
 800ae2e:	f104 0314 	add.w	r3, r4, #20
 800ae32:	d13f      	bne.n	800aeb4 <__gethex+0x450>
 800ae34:	f8d8 2000 	ldr.w	r2, [r8]
 800ae38:	3a01      	subs	r2, #1
 800ae3a:	42b2      	cmp	r2, r6
 800ae3c:	d10a      	bne.n	800ae54 <__gethex+0x3f0>
 800ae3e:	1171      	asrs	r1, r6, #5
 800ae40:	2201      	movs	r2, #1
 800ae42:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ae46:	f006 061f 	and.w	r6, r6, #31
 800ae4a:	fa02 f606 	lsl.w	r6, r2, r6
 800ae4e:	421e      	tst	r6, r3
 800ae50:	bf18      	it	ne
 800ae52:	4617      	movne	r7, r2
 800ae54:	f047 0720 	orr.w	r7, r7, #32
 800ae58:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ae5a:	601c      	str	r4, [r3, #0]
 800ae5c:	9b04      	ldr	r3, [sp, #16]
 800ae5e:	601d      	str	r5, [r3, #0]
 800ae60:	e695      	b.n	800ab8e <__gethex+0x12a>
 800ae62:	4299      	cmp	r1, r3
 800ae64:	f843 cc04 	str.w	ip, [r3, #-4]
 800ae68:	d8d8      	bhi.n	800ae1c <__gethex+0x3b8>
 800ae6a:	68a3      	ldr	r3, [r4, #8]
 800ae6c:	459b      	cmp	fp, r3
 800ae6e:	db19      	blt.n	800aea4 <__gethex+0x440>
 800ae70:	6861      	ldr	r1, [r4, #4]
 800ae72:	ee18 0a10 	vmov	r0, s16
 800ae76:	3101      	adds	r1, #1
 800ae78:	f000 f93a 	bl	800b0f0 <_Balloc>
 800ae7c:	4681      	mov	r9, r0
 800ae7e:	b918      	cbnz	r0, 800ae88 <__gethex+0x424>
 800ae80:	4b1a      	ldr	r3, [pc, #104]	; (800aeec <__gethex+0x488>)
 800ae82:	4602      	mov	r2, r0
 800ae84:	2184      	movs	r1, #132	; 0x84
 800ae86:	e6a8      	b.n	800abda <__gethex+0x176>
 800ae88:	6922      	ldr	r2, [r4, #16]
 800ae8a:	3202      	adds	r2, #2
 800ae8c:	f104 010c 	add.w	r1, r4, #12
 800ae90:	0092      	lsls	r2, r2, #2
 800ae92:	300c      	adds	r0, #12
 800ae94:	f000 f91e 	bl	800b0d4 <memcpy>
 800ae98:	4621      	mov	r1, r4
 800ae9a:	ee18 0a10 	vmov	r0, s16
 800ae9e:	f000 f967 	bl	800b170 <_Bfree>
 800aea2:	464c      	mov	r4, r9
 800aea4:	6923      	ldr	r3, [r4, #16]
 800aea6:	1c5a      	adds	r2, r3, #1
 800aea8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800aeac:	6122      	str	r2, [r4, #16]
 800aeae:	2201      	movs	r2, #1
 800aeb0:	615a      	str	r2, [r3, #20]
 800aeb2:	e7bb      	b.n	800ae2c <__gethex+0x3c8>
 800aeb4:	6922      	ldr	r2, [r4, #16]
 800aeb6:	455a      	cmp	r2, fp
 800aeb8:	dd0b      	ble.n	800aed2 <__gethex+0x46e>
 800aeba:	2101      	movs	r1, #1
 800aebc:	4620      	mov	r0, r4
 800aebe:	f7ff fd69 	bl	800a994 <rshift>
 800aec2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800aec6:	3501      	adds	r5, #1
 800aec8:	42ab      	cmp	r3, r5
 800aeca:	f6ff aed0 	blt.w	800ac6e <__gethex+0x20a>
 800aece:	2701      	movs	r7, #1
 800aed0:	e7c0      	b.n	800ae54 <__gethex+0x3f0>
 800aed2:	f016 061f 	ands.w	r6, r6, #31
 800aed6:	d0fa      	beq.n	800aece <__gethex+0x46a>
 800aed8:	4453      	add	r3, sl
 800aeda:	f1c6 0620 	rsb	r6, r6, #32
 800aede:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800aee2:	f000 f9f7 	bl	800b2d4 <__hi0bits>
 800aee6:	42b0      	cmp	r0, r6
 800aee8:	dbe7      	blt.n	800aeba <__gethex+0x456>
 800aeea:	e7f0      	b.n	800aece <__gethex+0x46a>
 800aeec:	08010148 	.word	0x08010148

0800aef0 <L_shift>:
 800aef0:	f1c2 0208 	rsb	r2, r2, #8
 800aef4:	0092      	lsls	r2, r2, #2
 800aef6:	b570      	push	{r4, r5, r6, lr}
 800aef8:	f1c2 0620 	rsb	r6, r2, #32
 800aefc:	6843      	ldr	r3, [r0, #4]
 800aefe:	6804      	ldr	r4, [r0, #0]
 800af00:	fa03 f506 	lsl.w	r5, r3, r6
 800af04:	432c      	orrs	r4, r5
 800af06:	40d3      	lsrs	r3, r2
 800af08:	6004      	str	r4, [r0, #0]
 800af0a:	f840 3f04 	str.w	r3, [r0, #4]!
 800af0e:	4288      	cmp	r0, r1
 800af10:	d3f4      	bcc.n	800aefc <L_shift+0xc>
 800af12:	bd70      	pop	{r4, r5, r6, pc}

0800af14 <__match>:
 800af14:	b530      	push	{r4, r5, lr}
 800af16:	6803      	ldr	r3, [r0, #0]
 800af18:	3301      	adds	r3, #1
 800af1a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800af1e:	b914      	cbnz	r4, 800af26 <__match+0x12>
 800af20:	6003      	str	r3, [r0, #0]
 800af22:	2001      	movs	r0, #1
 800af24:	bd30      	pop	{r4, r5, pc}
 800af26:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af2a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800af2e:	2d19      	cmp	r5, #25
 800af30:	bf98      	it	ls
 800af32:	3220      	addls	r2, #32
 800af34:	42a2      	cmp	r2, r4
 800af36:	d0f0      	beq.n	800af1a <__match+0x6>
 800af38:	2000      	movs	r0, #0
 800af3a:	e7f3      	b.n	800af24 <__match+0x10>

0800af3c <__hexnan>:
 800af3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af40:	680b      	ldr	r3, [r1, #0]
 800af42:	115e      	asrs	r6, r3, #5
 800af44:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800af48:	f013 031f 	ands.w	r3, r3, #31
 800af4c:	b087      	sub	sp, #28
 800af4e:	bf18      	it	ne
 800af50:	3604      	addne	r6, #4
 800af52:	2500      	movs	r5, #0
 800af54:	1f37      	subs	r7, r6, #4
 800af56:	4690      	mov	r8, r2
 800af58:	6802      	ldr	r2, [r0, #0]
 800af5a:	9301      	str	r3, [sp, #4]
 800af5c:	4682      	mov	sl, r0
 800af5e:	f846 5c04 	str.w	r5, [r6, #-4]
 800af62:	46b9      	mov	r9, r7
 800af64:	463c      	mov	r4, r7
 800af66:	9502      	str	r5, [sp, #8]
 800af68:	46ab      	mov	fp, r5
 800af6a:	7851      	ldrb	r1, [r2, #1]
 800af6c:	1c53      	adds	r3, r2, #1
 800af6e:	9303      	str	r3, [sp, #12]
 800af70:	b341      	cbz	r1, 800afc4 <__hexnan+0x88>
 800af72:	4608      	mov	r0, r1
 800af74:	9205      	str	r2, [sp, #20]
 800af76:	9104      	str	r1, [sp, #16]
 800af78:	f7ff fd5e 	bl	800aa38 <__hexdig_fun>
 800af7c:	2800      	cmp	r0, #0
 800af7e:	d14f      	bne.n	800b020 <__hexnan+0xe4>
 800af80:	9904      	ldr	r1, [sp, #16]
 800af82:	9a05      	ldr	r2, [sp, #20]
 800af84:	2920      	cmp	r1, #32
 800af86:	d818      	bhi.n	800afba <__hexnan+0x7e>
 800af88:	9b02      	ldr	r3, [sp, #8]
 800af8a:	459b      	cmp	fp, r3
 800af8c:	dd13      	ble.n	800afb6 <__hexnan+0x7a>
 800af8e:	454c      	cmp	r4, r9
 800af90:	d206      	bcs.n	800afa0 <__hexnan+0x64>
 800af92:	2d07      	cmp	r5, #7
 800af94:	dc04      	bgt.n	800afa0 <__hexnan+0x64>
 800af96:	462a      	mov	r2, r5
 800af98:	4649      	mov	r1, r9
 800af9a:	4620      	mov	r0, r4
 800af9c:	f7ff ffa8 	bl	800aef0 <L_shift>
 800afa0:	4544      	cmp	r4, r8
 800afa2:	d950      	bls.n	800b046 <__hexnan+0x10a>
 800afa4:	2300      	movs	r3, #0
 800afa6:	f1a4 0904 	sub.w	r9, r4, #4
 800afaa:	f844 3c04 	str.w	r3, [r4, #-4]
 800afae:	f8cd b008 	str.w	fp, [sp, #8]
 800afb2:	464c      	mov	r4, r9
 800afb4:	461d      	mov	r5, r3
 800afb6:	9a03      	ldr	r2, [sp, #12]
 800afb8:	e7d7      	b.n	800af6a <__hexnan+0x2e>
 800afba:	2929      	cmp	r1, #41	; 0x29
 800afbc:	d156      	bne.n	800b06c <__hexnan+0x130>
 800afbe:	3202      	adds	r2, #2
 800afc0:	f8ca 2000 	str.w	r2, [sl]
 800afc4:	f1bb 0f00 	cmp.w	fp, #0
 800afc8:	d050      	beq.n	800b06c <__hexnan+0x130>
 800afca:	454c      	cmp	r4, r9
 800afcc:	d206      	bcs.n	800afdc <__hexnan+0xa0>
 800afce:	2d07      	cmp	r5, #7
 800afd0:	dc04      	bgt.n	800afdc <__hexnan+0xa0>
 800afd2:	462a      	mov	r2, r5
 800afd4:	4649      	mov	r1, r9
 800afd6:	4620      	mov	r0, r4
 800afd8:	f7ff ff8a 	bl	800aef0 <L_shift>
 800afdc:	4544      	cmp	r4, r8
 800afde:	d934      	bls.n	800b04a <__hexnan+0x10e>
 800afe0:	f1a8 0204 	sub.w	r2, r8, #4
 800afe4:	4623      	mov	r3, r4
 800afe6:	f853 1b04 	ldr.w	r1, [r3], #4
 800afea:	f842 1f04 	str.w	r1, [r2, #4]!
 800afee:	429f      	cmp	r7, r3
 800aff0:	d2f9      	bcs.n	800afe6 <__hexnan+0xaa>
 800aff2:	1b3b      	subs	r3, r7, r4
 800aff4:	f023 0303 	bic.w	r3, r3, #3
 800aff8:	3304      	adds	r3, #4
 800affa:	3401      	adds	r4, #1
 800affc:	3e03      	subs	r6, #3
 800affe:	42b4      	cmp	r4, r6
 800b000:	bf88      	it	hi
 800b002:	2304      	movhi	r3, #4
 800b004:	4443      	add	r3, r8
 800b006:	2200      	movs	r2, #0
 800b008:	f843 2b04 	str.w	r2, [r3], #4
 800b00c:	429f      	cmp	r7, r3
 800b00e:	d2fb      	bcs.n	800b008 <__hexnan+0xcc>
 800b010:	683b      	ldr	r3, [r7, #0]
 800b012:	b91b      	cbnz	r3, 800b01c <__hexnan+0xe0>
 800b014:	4547      	cmp	r7, r8
 800b016:	d127      	bne.n	800b068 <__hexnan+0x12c>
 800b018:	2301      	movs	r3, #1
 800b01a:	603b      	str	r3, [r7, #0]
 800b01c:	2005      	movs	r0, #5
 800b01e:	e026      	b.n	800b06e <__hexnan+0x132>
 800b020:	3501      	adds	r5, #1
 800b022:	2d08      	cmp	r5, #8
 800b024:	f10b 0b01 	add.w	fp, fp, #1
 800b028:	dd06      	ble.n	800b038 <__hexnan+0xfc>
 800b02a:	4544      	cmp	r4, r8
 800b02c:	d9c3      	bls.n	800afb6 <__hexnan+0x7a>
 800b02e:	2300      	movs	r3, #0
 800b030:	f844 3c04 	str.w	r3, [r4, #-4]
 800b034:	2501      	movs	r5, #1
 800b036:	3c04      	subs	r4, #4
 800b038:	6822      	ldr	r2, [r4, #0]
 800b03a:	f000 000f 	and.w	r0, r0, #15
 800b03e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800b042:	6022      	str	r2, [r4, #0]
 800b044:	e7b7      	b.n	800afb6 <__hexnan+0x7a>
 800b046:	2508      	movs	r5, #8
 800b048:	e7b5      	b.n	800afb6 <__hexnan+0x7a>
 800b04a:	9b01      	ldr	r3, [sp, #4]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d0df      	beq.n	800b010 <__hexnan+0xd4>
 800b050:	f04f 32ff 	mov.w	r2, #4294967295
 800b054:	f1c3 0320 	rsb	r3, r3, #32
 800b058:	fa22 f303 	lsr.w	r3, r2, r3
 800b05c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800b060:	401a      	ands	r2, r3
 800b062:	f846 2c04 	str.w	r2, [r6, #-4]
 800b066:	e7d3      	b.n	800b010 <__hexnan+0xd4>
 800b068:	3f04      	subs	r7, #4
 800b06a:	e7d1      	b.n	800b010 <__hexnan+0xd4>
 800b06c:	2004      	movs	r0, #4
 800b06e:	b007      	add	sp, #28
 800b070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b074 <_localeconv_r>:
 800b074:	4800      	ldr	r0, [pc, #0]	; (800b078 <_localeconv_r+0x4>)
 800b076:	4770      	bx	lr
 800b078:	20000174 	.word	0x20000174

0800b07c <_lseek_r>:
 800b07c:	b538      	push	{r3, r4, r5, lr}
 800b07e:	4d07      	ldr	r5, [pc, #28]	; (800b09c <_lseek_r+0x20>)
 800b080:	4604      	mov	r4, r0
 800b082:	4608      	mov	r0, r1
 800b084:	4611      	mov	r1, r2
 800b086:	2200      	movs	r2, #0
 800b088:	602a      	str	r2, [r5, #0]
 800b08a:	461a      	mov	r2, r3
 800b08c:	f7fa f867 	bl	800515e <_lseek>
 800b090:	1c43      	adds	r3, r0, #1
 800b092:	d102      	bne.n	800b09a <_lseek_r+0x1e>
 800b094:	682b      	ldr	r3, [r5, #0]
 800b096:	b103      	cbz	r3, 800b09a <_lseek_r+0x1e>
 800b098:	6023      	str	r3, [r4, #0]
 800b09a:	bd38      	pop	{r3, r4, r5, pc}
 800b09c:	20009d08 	.word	0x20009d08

0800b0a0 <malloc>:
 800b0a0:	4b02      	ldr	r3, [pc, #8]	; (800b0ac <malloc+0xc>)
 800b0a2:	4601      	mov	r1, r0
 800b0a4:	6818      	ldr	r0, [r3, #0]
 800b0a6:	f000 bd67 	b.w	800bb78 <_malloc_r>
 800b0aa:	bf00      	nop
 800b0ac:	2000001c 	.word	0x2000001c

0800b0b0 <__ascii_mbtowc>:
 800b0b0:	b082      	sub	sp, #8
 800b0b2:	b901      	cbnz	r1, 800b0b6 <__ascii_mbtowc+0x6>
 800b0b4:	a901      	add	r1, sp, #4
 800b0b6:	b142      	cbz	r2, 800b0ca <__ascii_mbtowc+0x1a>
 800b0b8:	b14b      	cbz	r3, 800b0ce <__ascii_mbtowc+0x1e>
 800b0ba:	7813      	ldrb	r3, [r2, #0]
 800b0bc:	600b      	str	r3, [r1, #0]
 800b0be:	7812      	ldrb	r2, [r2, #0]
 800b0c0:	1e10      	subs	r0, r2, #0
 800b0c2:	bf18      	it	ne
 800b0c4:	2001      	movne	r0, #1
 800b0c6:	b002      	add	sp, #8
 800b0c8:	4770      	bx	lr
 800b0ca:	4610      	mov	r0, r2
 800b0cc:	e7fb      	b.n	800b0c6 <__ascii_mbtowc+0x16>
 800b0ce:	f06f 0001 	mvn.w	r0, #1
 800b0d2:	e7f8      	b.n	800b0c6 <__ascii_mbtowc+0x16>

0800b0d4 <memcpy>:
 800b0d4:	440a      	add	r2, r1
 800b0d6:	4291      	cmp	r1, r2
 800b0d8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b0dc:	d100      	bne.n	800b0e0 <memcpy+0xc>
 800b0de:	4770      	bx	lr
 800b0e0:	b510      	push	{r4, lr}
 800b0e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b0ea:	4291      	cmp	r1, r2
 800b0ec:	d1f9      	bne.n	800b0e2 <memcpy+0xe>
 800b0ee:	bd10      	pop	{r4, pc}

0800b0f0 <_Balloc>:
 800b0f0:	b570      	push	{r4, r5, r6, lr}
 800b0f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b0f4:	4604      	mov	r4, r0
 800b0f6:	460d      	mov	r5, r1
 800b0f8:	b976      	cbnz	r6, 800b118 <_Balloc+0x28>
 800b0fa:	2010      	movs	r0, #16
 800b0fc:	f7ff ffd0 	bl	800b0a0 <malloc>
 800b100:	4602      	mov	r2, r0
 800b102:	6260      	str	r0, [r4, #36]	; 0x24
 800b104:	b920      	cbnz	r0, 800b110 <_Balloc+0x20>
 800b106:	4b18      	ldr	r3, [pc, #96]	; (800b168 <_Balloc+0x78>)
 800b108:	4818      	ldr	r0, [pc, #96]	; (800b16c <_Balloc+0x7c>)
 800b10a:	2166      	movs	r1, #102	; 0x66
 800b10c:	f001 fb5c 	bl	800c7c8 <__assert_func>
 800b110:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b114:	6006      	str	r6, [r0, #0]
 800b116:	60c6      	str	r6, [r0, #12]
 800b118:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800b11a:	68f3      	ldr	r3, [r6, #12]
 800b11c:	b183      	cbz	r3, 800b140 <_Balloc+0x50>
 800b11e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b120:	68db      	ldr	r3, [r3, #12]
 800b122:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b126:	b9b8      	cbnz	r0, 800b158 <_Balloc+0x68>
 800b128:	2101      	movs	r1, #1
 800b12a:	fa01 f605 	lsl.w	r6, r1, r5
 800b12e:	1d72      	adds	r2, r6, #5
 800b130:	0092      	lsls	r2, r2, #2
 800b132:	4620      	mov	r0, r4
 800b134:	f000 fc9d 	bl	800ba72 <_calloc_r>
 800b138:	b160      	cbz	r0, 800b154 <_Balloc+0x64>
 800b13a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b13e:	e00e      	b.n	800b15e <_Balloc+0x6e>
 800b140:	2221      	movs	r2, #33	; 0x21
 800b142:	2104      	movs	r1, #4
 800b144:	4620      	mov	r0, r4
 800b146:	f000 fc94 	bl	800ba72 <_calloc_r>
 800b14a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b14c:	60f0      	str	r0, [r6, #12]
 800b14e:	68db      	ldr	r3, [r3, #12]
 800b150:	2b00      	cmp	r3, #0
 800b152:	d1e4      	bne.n	800b11e <_Balloc+0x2e>
 800b154:	2000      	movs	r0, #0
 800b156:	bd70      	pop	{r4, r5, r6, pc}
 800b158:	6802      	ldr	r2, [r0, #0]
 800b15a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b15e:	2300      	movs	r3, #0
 800b160:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b164:	e7f7      	b.n	800b156 <_Balloc+0x66>
 800b166:	bf00      	nop
 800b168:	080100d6 	.word	0x080100d6
 800b16c:	080101d4 	.word	0x080101d4

0800b170 <_Bfree>:
 800b170:	b570      	push	{r4, r5, r6, lr}
 800b172:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800b174:	4605      	mov	r5, r0
 800b176:	460c      	mov	r4, r1
 800b178:	b976      	cbnz	r6, 800b198 <_Bfree+0x28>
 800b17a:	2010      	movs	r0, #16
 800b17c:	f7ff ff90 	bl	800b0a0 <malloc>
 800b180:	4602      	mov	r2, r0
 800b182:	6268      	str	r0, [r5, #36]	; 0x24
 800b184:	b920      	cbnz	r0, 800b190 <_Bfree+0x20>
 800b186:	4b09      	ldr	r3, [pc, #36]	; (800b1ac <_Bfree+0x3c>)
 800b188:	4809      	ldr	r0, [pc, #36]	; (800b1b0 <_Bfree+0x40>)
 800b18a:	218a      	movs	r1, #138	; 0x8a
 800b18c:	f001 fb1c 	bl	800c7c8 <__assert_func>
 800b190:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b194:	6006      	str	r6, [r0, #0]
 800b196:	60c6      	str	r6, [r0, #12]
 800b198:	b13c      	cbz	r4, 800b1aa <_Bfree+0x3a>
 800b19a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b19c:	6862      	ldr	r2, [r4, #4]
 800b19e:	68db      	ldr	r3, [r3, #12]
 800b1a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b1a4:	6021      	str	r1, [r4, #0]
 800b1a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b1aa:	bd70      	pop	{r4, r5, r6, pc}
 800b1ac:	080100d6 	.word	0x080100d6
 800b1b0:	080101d4 	.word	0x080101d4

0800b1b4 <__multadd>:
 800b1b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b1b8:	690d      	ldr	r5, [r1, #16]
 800b1ba:	4607      	mov	r7, r0
 800b1bc:	460c      	mov	r4, r1
 800b1be:	461e      	mov	r6, r3
 800b1c0:	f101 0c14 	add.w	ip, r1, #20
 800b1c4:	2000      	movs	r0, #0
 800b1c6:	f8dc 3000 	ldr.w	r3, [ip]
 800b1ca:	b299      	uxth	r1, r3
 800b1cc:	fb02 6101 	mla	r1, r2, r1, r6
 800b1d0:	0c1e      	lsrs	r6, r3, #16
 800b1d2:	0c0b      	lsrs	r3, r1, #16
 800b1d4:	fb02 3306 	mla	r3, r2, r6, r3
 800b1d8:	b289      	uxth	r1, r1
 800b1da:	3001      	adds	r0, #1
 800b1dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b1e0:	4285      	cmp	r5, r0
 800b1e2:	f84c 1b04 	str.w	r1, [ip], #4
 800b1e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b1ea:	dcec      	bgt.n	800b1c6 <__multadd+0x12>
 800b1ec:	b30e      	cbz	r6, 800b232 <__multadd+0x7e>
 800b1ee:	68a3      	ldr	r3, [r4, #8]
 800b1f0:	42ab      	cmp	r3, r5
 800b1f2:	dc19      	bgt.n	800b228 <__multadd+0x74>
 800b1f4:	6861      	ldr	r1, [r4, #4]
 800b1f6:	4638      	mov	r0, r7
 800b1f8:	3101      	adds	r1, #1
 800b1fa:	f7ff ff79 	bl	800b0f0 <_Balloc>
 800b1fe:	4680      	mov	r8, r0
 800b200:	b928      	cbnz	r0, 800b20e <__multadd+0x5a>
 800b202:	4602      	mov	r2, r0
 800b204:	4b0c      	ldr	r3, [pc, #48]	; (800b238 <__multadd+0x84>)
 800b206:	480d      	ldr	r0, [pc, #52]	; (800b23c <__multadd+0x88>)
 800b208:	21b5      	movs	r1, #181	; 0xb5
 800b20a:	f001 fadd 	bl	800c7c8 <__assert_func>
 800b20e:	6922      	ldr	r2, [r4, #16]
 800b210:	3202      	adds	r2, #2
 800b212:	f104 010c 	add.w	r1, r4, #12
 800b216:	0092      	lsls	r2, r2, #2
 800b218:	300c      	adds	r0, #12
 800b21a:	f7ff ff5b 	bl	800b0d4 <memcpy>
 800b21e:	4621      	mov	r1, r4
 800b220:	4638      	mov	r0, r7
 800b222:	f7ff ffa5 	bl	800b170 <_Bfree>
 800b226:	4644      	mov	r4, r8
 800b228:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b22c:	3501      	adds	r5, #1
 800b22e:	615e      	str	r6, [r3, #20]
 800b230:	6125      	str	r5, [r4, #16]
 800b232:	4620      	mov	r0, r4
 800b234:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b238:	08010148 	.word	0x08010148
 800b23c:	080101d4 	.word	0x080101d4

0800b240 <__s2b>:
 800b240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b244:	460c      	mov	r4, r1
 800b246:	4615      	mov	r5, r2
 800b248:	461f      	mov	r7, r3
 800b24a:	2209      	movs	r2, #9
 800b24c:	3308      	adds	r3, #8
 800b24e:	4606      	mov	r6, r0
 800b250:	fb93 f3f2 	sdiv	r3, r3, r2
 800b254:	2100      	movs	r1, #0
 800b256:	2201      	movs	r2, #1
 800b258:	429a      	cmp	r2, r3
 800b25a:	db09      	blt.n	800b270 <__s2b+0x30>
 800b25c:	4630      	mov	r0, r6
 800b25e:	f7ff ff47 	bl	800b0f0 <_Balloc>
 800b262:	b940      	cbnz	r0, 800b276 <__s2b+0x36>
 800b264:	4602      	mov	r2, r0
 800b266:	4b19      	ldr	r3, [pc, #100]	; (800b2cc <__s2b+0x8c>)
 800b268:	4819      	ldr	r0, [pc, #100]	; (800b2d0 <__s2b+0x90>)
 800b26a:	21ce      	movs	r1, #206	; 0xce
 800b26c:	f001 faac 	bl	800c7c8 <__assert_func>
 800b270:	0052      	lsls	r2, r2, #1
 800b272:	3101      	adds	r1, #1
 800b274:	e7f0      	b.n	800b258 <__s2b+0x18>
 800b276:	9b08      	ldr	r3, [sp, #32]
 800b278:	6143      	str	r3, [r0, #20]
 800b27a:	2d09      	cmp	r5, #9
 800b27c:	f04f 0301 	mov.w	r3, #1
 800b280:	6103      	str	r3, [r0, #16]
 800b282:	dd16      	ble.n	800b2b2 <__s2b+0x72>
 800b284:	f104 0909 	add.w	r9, r4, #9
 800b288:	46c8      	mov	r8, r9
 800b28a:	442c      	add	r4, r5
 800b28c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b290:	4601      	mov	r1, r0
 800b292:	3b30      	subs	r3, #48	; 0x30
 800b294:	220a      	movs	r2, #10
 800b296:	4630      	mov	r0, r6
 800b298:	f7ff ff8c 	bl	800b1b4 <__multadd>
 800b29c:	45a0      	cmp	r8, r4
 800b29e:	d1f5      	bne.n	800b28c <__s2b+0x4c>
 800b2a0:	f1a5 0408 	sub.w	r4, r5, #8
 800b2a4:	444c      	add	r4, r9
 800b2a6:	1b2d      	subs	r5, r5, r4
 800b2a8:	1963      	adds	r3, r4, r5
 800b2aa:	42bb      	cmp	r3, r7
 800b2ac:	db04      	blt.n	800b2b8 <__s2b+0x78>
 800b2ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b2b2:	340a      	adds	r4, #10
 800b2b4:	2509      	movs	r5, #9
 800b2b6:	e7f6      	b.n	800b2a6 <__s2b+0x66>
 800b2b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b2bc:	4601      	mov	r1, r0
 800b2be:	3b30      	subs	r3, #48	; 0x30
 800b2c0:	220a      	movs	r2, #10
 800b2c2:	4630      	mov	r0, r6
 800b2c4:	f7ff ff76 	bl	800b1b4 <__multadd>
 800b2c8:	e7ee      	b.n	800b2a8 <__s2b+0x68>
 800b2ca:	bf00      	nop
 800b2cc:	08010148 	.word	0x08010148
 800b2d0:	080101d4 	.word	0x080101d4

0800b2d4 <__hi0bits>:
 800b2d4:	0c03      	lsrs	r3, r0, #16
 800b2d6:	041b      	lsls	r3, r3, #16
 800b2d8:	b9d3      	cbnz	r3, 800b310 <__hi0bits+0x3c>
 800b2da:	0400      	lsls	r0, r0, #16
 800b2dc:	2310      	movs	r3, #16
 800b2de:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b2e2:	bf04      	itt	eq
 800b2e4:	0200      	lsleq	r0, r0, #8
 800b2e6:	3308      	addeq	r3, #8
 800b2e8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b2ec:	bf04      	itt	eq
 800b2ee:	0100      	lsleq	r0, r0, #4
 800b2f0:	3304      	addeq	r3, #4
 800b2f2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b2f6:	bf04      	itt	eq
 800b2f8:	0080      	lsleq	r0, r0, #2
 800b2fa:	3302      	addeq	r3, #2
 800b2fc:	2800      	cmp	r0, #0
 800b2fe:	db05      	blt.n	800b30c <__hi0bits+0x38>
 800b300:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b304:	f103 0301 	add.w	r3, r3, #1
 800b308:	bf08      	it	eq
 800b30a:	2320      	moveq	r3, #32
 800b30c:	4618      	mov	r0, r3
 800b30e:	4770      	bx	lr
 800b310:	2300      	movs	r3, #0
 800b312:	e7e4      	b.n	800b2de <__hi0bits+0xa>

0800b314 <__lo0bits>:
 800b314:	6803      	ldr	r3, [r0, #0]
 800b316:	f013 0207 	ands.w	r2, r3, #7
 800b31a:	4601      	mov	r1, r0
 800b31c:	d00b      	beq.n	800b336 <__lo0bits+0x22>
 800b31e:	07da      	lsls	r2, r3, #31
 800b320:	d423      	bmi.n	800b36a <__lo0bits+0x56>
 800b322:	0798      	lsls	r0, r3, #30
 800b324:	bf49      	itett	mi
 800b326:	085b      	lsrmi	r3, r3, #1
 800b328:	089b      	lsrpl	r3, r3, #2
 800b32a:	2001      	movmi	r0, #1
 800b32c:	600b      	strmi	r3, [r1, #0]
 800b32e:	bf5c      	itt	pl
 800b330:	600b      	strpl	r3, [r1, #0]
 800b332:	2002      	movpl	r0, #2
 800b334:	4770      	bx	lr
 800b336:	b298      	uxth	r0, r3
 800b338:	b9a8      	cbnz	r0, 800b366 <__lo0bits+0x52>
 800b33a:	0c1b      	lsrs	r3, r3, #16
 800b33c:	2010      	movs	r0, #16
 800b33e:	b2da      	uxtb	r2, r3
 800b340:	b90a      	cbnz	r2, 800b346 <__lo0bits+0x32>
 800b342:	3008      	adds	r0, #8
 800b344:	0a1b      	lsrs	r3, r3, #8
 800b346:	071a      	lsls	r2, r3, #28
 800b348:	bf04      	itt	eq
 800b34a:	091b      	lsreq	r3, r3, #4
 800b34c:	3004      	addeq	r0, #4
 800b34e:	079a      	lsls	r2, r3, #30
 800b350:	bf04      	itt	eq
 800b352:	089b      	lsreq	r3, r3, #2
 800b354:	3002      	addeq	r0, #2
 800b356:	07da      	lsls	r2, r3, #31
 800b358:	d403      	bmi.n	800b362 <__lo0bits+0x4e>
 800b35a:	085b      	lsrs	r3, r3, #1
 800b35c:	f100 0001 	add.w	r0, r0, #1
 800b360:	d005      	beq.n	800b36e <__lo0bits+0x5a>
 800b362:	600b      	str	r3, [r1, #0]
 800b364:	4770      	bx	lr
 800b366:	4610      	mov	r0, r2
 800b368:	e7e9      	b.n	800b33e <__lo0bits+0x2a>
 800b36a:	2000      	movs	r0, #0
 800b36c:	4770      	bx	lr
 800b36e:	2020      	movs	r0, #32
 800b370:	4770      	bx	lr
	...

0800b374 <__i2b>:
 800b374:	b510      	push	{r4, lr}
 800b376:	460c      	mov	r4, r1
 800b378:	2101      	movs	r1, #1
 800b37a:	f7ff feb9 	bl	800b0f0 <_Balloc>
 800b37e:	4602      	mov	r2, r0
 800b380:	b928      	cbnz	r0, 800b38e <__i2b+0x1a>
 800b382:	4b05      	ldr	r3, [pc, #20]	; (800b398 <__i2b+0x24>)
 800b384:	4805      	ldr	r0, [pc, #20]	; (800b39c <__i2b+0x28>)
 800b386:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800b38a:	f001 fa1d 	bl	800c7c8 <__assert_func>
 800b38e:	2301      	movs	r3, #1
 800b390:	6144      	str	r4, [r0, #20]
 800b392:	6103      	str	r3, [r0, #16]
 800b394:	bd10      	pop	{r4, pc}
 800b396:	bf00      	nop
 800b398:	08010148 	.word	0x08010148
 800b39c:	080101d4 	.word	0x080101d4

0800b3a0 <__multiply>:
 800b3a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3a4:	4691      	mov	r9, r2
 800b3a6:	690a      	ldr	r2, [r1, #16]
 800b3a8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b3ac:	429a      	cmp	r2, r3
 800b3ae:	bfb8      	it	lt
 800b3b0:	460b      	movlt	r3, r1
 800b3b2:	460c      	mov	r4, r1
 800b3b4:	bfbc      	itt	lt
 800b3b6:	464c      	movlt	r4, r9
 800b3b8:	4699      	movlt	r9, r3
 800b3ba:	6927      	ldr	r7, [r4, #16]
 800b3bc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b3c0:	68a3      	ldr	r3, [r4, #8]
 800b3c2:	6861      	ldr	r1, [r4, #4]
 800b3c4:	eb07 060a 	add.w	r6, r7, sl
 800b3c8:	42b3      	cmp	r3, r6
 800b3ca:	b085      	sub	sp, #20
 800b3cc:	bfb8      	it	lt
 800b3ce:	3101      	addlt	r1, #1
 800b3d0:	f7ff fe8e 	bl	800b0f0 <_Balloc>
 800b3d4:	b930      	cbnz	r0, 800b3e4 <__multiply+0x44>
 800b3d6:	4602      	mov	r2, r0
 800b3d8:	4b44      	ldr	r3, [pc, #272]	; (800b4ec <__multiply+0x14c>)
 800b3da:	4845      	ldr	r0, [pc, #276]	; (800b4f0 <__multiply+0x150>)
 800b3dc:	f240 115d 	movw	r1, #349	; 0x15d
 800b3e0:	f001 f9f2 	bl	800c7c8 <__assert_func>
 800b3e4:	f100 0514 	add.w	r5, r0, #20
 800b3e8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b3ec:	462b      	mov	r3, r5
 800b3ee:	2200      	movs	r2, #0
 800b3f0:	4543      	cmp	r3, r8
 800b3f2:	d321      	bcc.n	800b438 <__multiply+0x98>
 800b3f4:	f104 0314 	add.w	r3, r4, #20
 800b3f8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b3fc:	f109 0314 	add.w	r3, r9, #20
 800b400:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b404:	9202      	str	r2, [sp, #8]
 800b406:	1b3a      	subs	r2, r7, r4
 800b408:	3a15      	subs	r2, #21
 800b40a:	f022 0203 	bic.w	r2, r2, #3
 800b40e:	3204      	adds	r2, #4
 800b410:	f104 0115 	add.w	r1, r4, #21
 800b414:	428f      	cmp	r7, r1
 800b416:	bf38      	it	cc
 800b418:	2204      	movcc	r2, #4
 800b41a:	9201      	str	r2, [sp, #4]
 800b41c:	9a02      	ldr	r2, [sp, #8]
 800b41e:	9303      	str	r3, [sp, #12]
 800b420:	429a      	cmp	r2, r3
 800b422:	d80c      	bhi.n	800b43e <__multiply+0x9e>
 800b424:	2e00      	cmp	r6, #0
 800b426:	dd03      	ble.n	800b430 <__multiply+0x90>
 800b428:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d05a      	beq.n	800b4e6 <__multiply+0x146>
 800b430:	6106      	str	r6, [r0, #16]
 800b432:	b005      	add	sp, #20
 800b434:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b438:	f843 2b04 	str.w	r2, [r3], #4
 800b43c:	e7d8      	b.n	800b3f0 <__multiply+0x50>
 800b43e:	f8b3 a000 	ldrh.w	sl, [r3]
 800b442:	f1ba 0f00 	cmp.w	sl, #0
 800b446:	d024      	beq.n	800b492 <__multiply+0xf2>
 800b448:	f104 0e14 	add.w	lr, r4, #20
 800b44c:	46a9      	mov	r9, r5
 800b44e:	f04f 0c00 	mov.w	ip, #0
 800b452:	f85e 2b04 	ldr.w	r2, [lr], #4
 800b456:	f8d9 1000 	ldr.w	r1, [r9]
 800b45a:	fa1f fb82 	uxth.w	fp, r2
 800b45e:	b289      	uxth	r1, r1
 800b460:	fb0a 110b 	mla	r1, sl, fp, r1
 800b464:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800b468:	f8d9 2000 	ldr.w	r2, [r9]
 800b46c:	4461      	add	r1, ip
 800b46e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b472:	fb0a c20b 	mla	r2, sl, fp, ip
 800b476:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800b47a:	b289      	uxth	r1, r1
 800b47c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b480:	4577      	cmp	r7, lr
 800b482:	f849 1b04 	str.w	r1, [r9], #4
 800b486:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800b48a:	d8e2      	bhi.n	800b452 <__multiply+0xb2>
 800b48c:	9a01      	ldr	r2, [sp, #4]
 800b48e:	f845 c002 	str.w	ip, [r5, r2]
 800b492:	9a03      	ldr	r2, [sp, #12]
 800b494:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800b498:	3304      	adds	r3, #4
 800b49a:	f1b9 0f00 	cmp.w	r9, #0
 800b49e:	d020      	beq.n	800b4e2 <__multiply+0x142>
 800b4a0:	6829      	ldr	r1, [r5, #0]
 800b4a2:	f104 0c14 	add.w	ip, r4, #20
 800b4a6:	46ae      	mov	lr, r5
 800b4a8:	f04f 0a00 	mov.w	sl, #0
 800b4ac:	f8bc b000 	ldrh.w	fp, [ip]
 800b4b0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800b4b4:	fb09 220b 	mla	r2, r9, fp, r2
 800b4b8:	4492      	add	sl, r2
 800b4ba:	b289      	uxth	r1, r1
 800b4bc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800b4c0:	f84e 1b04 	str.w	r1, [lr], #4
 800b4c4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800b4c8:	f8be 1000 	ldrh.w	r1, [lr]
 800b4cc:	0c12      	lsrs	r2, r2, #16
 800b4ce:	fb09 1102 	mla	r1, r9, r2, r1
 800b4d2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800b4d6:	4567      	cmp	r7, ip
 800b4d8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800b4dc:	d8e6      	bhi.n	800b4ac <__multiply+0x10c>
 800b4de:	9a01      	ldr	r2, [sp, #4]
 800b4e0:	50a9      	str	r1, [r5, r2]
 800b4e2:	3504      	adds	r5, #4
 800b4e4:	e79a      	b.n	800b41c <__multiply+0x7c>
 800b4e6:	3e01      	subs	r6, #1
 800b4e8:	e79c      	b.n	800b424 <__multiply+0x84>
 800b4ea:	bf00      	nop
 800b4ec:	08010148 	.word	0x08010148
 800b4f0:	080101d4 	.word	0x080101d4

0800b4f4 <__pow5mult>:
 800b4f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b4f8:	4615      	mov	r5, r2
 800b4fa:	f012 0203 	ands.w	r2, r2, #3
 800b4fe:	4606      	mov	r6, r0
 800b500:	460f      	mov	r7, r1
 800b502:	d007      	beq.n	800b514 <__pow5mult+0x20>
 800b504:	4c25      	ldr	r4, [pc, #148]	; (800b59c <__pow5mult+0xa8>)
 800b506:	3a01      	subs	r2, #1
 800b508:	2300      	movs	r3, #0
 800b50a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800b50e:	f7ff fe51 	bl	800b1b4 <__multadd>
 800b512:	4607      	mov	r7, r0
 800b514:	10ad      	asrs	r5, r5, #2
 800b516:	d03d      	beq.n	800b594 <__pow5mult+0xa0>
 800b518:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800b51a:	b97c      	cbnz	r4, 800b53c <__pow5mult+0x48>
 800b51c:	2010      	movs	r0, #16
 800b51e:	f7ff fdbf 	bl	800b0a0 <malloc>
 800b522:	4602      	mov	r2, r0
 800b524:	6270      	str	r0, [r6, #36]	; 0x24
 800b526:	b928      	cbnz	r0, 800b534 <__pow5mult+0x40>
 800b528:	4b1d      	ldr	r3, [pc, #116]	; (800b5a0 <__pow5mult+0xac>)
 800b52a:	481e      	ldr	r0, [pc, #120]	; (800b5a4 <__pow5mult+0xb0>)
 800b52c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800b530:	f001 f94a 	bl	800c7c8 <__assert_func>
 800b534:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b538:	6004      	str	r4, [r0, #0]
 800b53a:	60c4      	str	r4, [r0, #12]
 800b53c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800b540:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800b544:	b94c      	cbnz	r4, 800b55a <__pow5mult+0x66>
 800b546:	f240 2171 	movw	r1, #625	; 0x271
 800b54a:	4630      	mov	r0, r6
 800b54c:	f7ff ff12 	bl	800b374 <__i2b>
 800b550:	2300      	movs	r3, #0
 800b552:	f8c8 0008 	str.w	r0, [r8, #8]
 800b556:	4604      	mov	r4, r0
 800b558:	6003      	str	r3, [r0, #0]
 800b55a:	f04f 0900 	mov.w	r9, #0
 800b55e:	07eb      	lsls	r3, r5, #31
 800b560:	d50a      	bpl.n	800b578 <__pow5mult+0x84>
 800b562:	4639      	mov	r1, r7
 800b564:	4622      	mov	r2, r4
 800b566:	4630      	mov	r0, r6
 800b568:	f7ff ff1a 	bl	800b3a0 <__multiply>
 800b56c:	4639      	mov	r1, r7
 800b56e:	4680      	mov	r8, r0
 800b570:	4630      	mov	r0, r6
 800b572:	f7ff fdfd 	bl	800b170 <_Bfree>
 800b576:	4647      	mov	r7, r8
 800b578:	106d      	asrs	r5, r5, #1
 800b57a:	d00b      	beq.n	800b594 <__pow5mult+0xa0>
 800b57c:	6820      	ldr	r0, [r4, #0]
 800b57e:	b938      	cbnz	r0, 800b590 <__pow5mult+0x9c>
 800b580:	4622      	mov	r2, r4
 800b582:	4621      	mov	r1, r4
 800b584:	4630      	mov	r0, r6
 800b586:	f7ff ff0b 	bl	800b3a0 <__multiply>
 800b58a:	6020      	str	r0, [r4, #0]
 800b58c:	f8c0 9000 	str.w	r9, [r0]
 800b590:	4604      	mov	r4, r0
 800b592:	e7e4      	b.n	800b55e <__pow5mult+0x6a>
 800b594:	4638      	mov	r0, r7
 800b596:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b59a:	bf00      	nop
 800b59c:	08010320 	.word	0x08010320
 800b5a0:	080100d6 	.word	0x080100d6
 800b5a4:	080101d4 	.word	0x080101d4

0800b5a8 <__lshift>:
 800b5a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b5ac:	460c      	mov	r4, r1
 800b5ae:	6849      	ldr	r1, [r1, #4]
 800b5b0:	6923      	ldr	r3, [r4, #16]
 800b5b2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800b5b6:	68a3      	ldr	r3, [r4, #8]
 800b5b8:	4607      	mov	r7, r0
 800b5ba:	4691      	mov	r9, r2
 800b5bc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800b5c0:	f108 0601 	add.w	r6, r8, #1
 800b5c4:	42b3      	cmp	r3, r6
 800b5c6:	db0b      	blt.n	800b5e0 <__lshift+0x38>
 800b5c8:	4638      	mov	r0, r7
 800b5ca:	f7ff fd91 	bl	800b0f0 <_Balloc>
 800b5ce:	4605      	mov	r5, r0
 800b5d0:	b948      	cbnz	r0, 800b5e6 <__lshift+0x3e>
 800b5d2:	4602      	mov	r2, r0
 800b5d4:	4b2a      	ldr	r3, [pc, #168]	; (800b680 <__lshift+0xd8>)
 800b5d6:	482b      	ldr	r0, [pc, #172]	; (800b684 <__lshift+0xdc>)
 800b5d8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800b5dc:	f001 f8f4 	bl	800c7c8 <__assert_func>
 800b5e0:	3101      	adds	r1, #1
 800b5e2:	005b      	lsls	r3, r3, #1
 800b5e4:	e7ee      	b.n	800b5c4 <__lshift+0x1c>
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	f100 0114 	add.w	r1, r0, #20
 800b5ec:	f100 0210 	add.w	r2, r0, #16
 800b5f0:	4618      	mov	r0, r3
 800b5f2:	4553      	cmp	r3, sl
 800b5f4:	db37      	blt.n	800b666 <__lshift+0xbe>
 800b5f6:	6920      	ldr	r0, [r4, #16]
 800b5f8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b5fc:	f104 0314 	add.w	r3, r4, #20
 800b600:	f019 091f 	ands.w	r9, r9, #31
 800b604:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800b608:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800b60c:	d02f      	beq.n	800b66e <__lshift+0xc6>
 800b60e:	f1c9 0e20 	rsb	lr, r9, #32
 800b612:	468a      	mov	sl, r1
 800b614:	f04f 0c00 	mov.w	ip, #0
 800b618:	681a      	ldr	r2, [r3, #0]
 800b61a:	fa02 f209 	lsl.w	r2, r2, r9
 800b61e:	ea42 020c 	orr.w	r2, r2, ip
 800b622:	f84a 2b04 	str.w	r2, [sl], #4
 800b626:	f853 2b04 	ldr.w	r2, [r3], #4
 800b62a:	4298      	cmp	r0, r3
 800b62c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800b630:	d8f2      	bhi.n	800b618 <__lshift+0x70>
 800b632:	1b03      	subs	r3, r0, r4
 800b634:	3b15      	subs	r3, #21
 800b636:	f023 0303 	bic.w	r3, r3, #3
 800b63a:	3304      	adds	r3, #4
 800b63c:	f104 0215 	add.w	r2, r4, #21
 800b640:	4290      	cmp	r0, r2
 800b642:	bf38      	it	cc
 800b644:	2304      	movcc	r3, #4
 800b646:	f841 c003 	str.w	ip, [r1, r3]
 800b64a:	f1bc 0f00 	cmp.w	ip, #0
 800b64e:	d001      	beq.n	800b654 <__lshift+0xac>
 800b650:	f108 0602 	add.w	r6, r8, #2
 800b654:	3e01      	subs	r6, #1
 800b656:	4638      	mov	r0, r7
 800b658:	612e      	str	r6, [r5, #16]
 800b65a:	4621      	mov	r1, r4
 800b65c:	f7ff fd88 	bl	800b170 <_Bfree>
 800b660:	4628      	mov	r0, r5
 800b662:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b666:	f842 0f04 	str.w	r0, [r2, #4]!
 800b66a:	3301      	adds	r3, #1
 800b66c:	e7c1      	b.n	800b5f2 <__lshift+0x4a>
 800b66e:	3904      	subs	r1, #4
 800b670:	f853 2b04 	ldr.w	r2, [r3], #4
 800b674:	f841 2f04 	str.w	r2, [r1, #4]!
 800b678:	4298      	cmp	r0, r3
 800b67a:	d8f9      	bhi.n	800b670 <__lshift+0xc8>
 800b67c:	e7ea      	b.n	800b654 <__lshift+0xac>
 800b67e:	bf00      	nop
 800b680:	08010148 	.word	0x08010148
 800b684:	080101d4 	.word	0x080101d4

0800b688 <__mcmp>:
 800b688:	b530      	push	{r4, r5, lr}
 800b68a:	6902      	ldr	r2, [r0, #16]
 800b68c:	690c      	ldr	r4, [r1, #16]
 800b68e:	1b12      	subs	r2, r2, r4
 800b690:	d10e      	bne.n	800b6b0 <__mcmp+0x28>
 800b692:	f100 0314 	add.w	r3, r0, #20
 800b696:	3114      	adds	r1, #20
 800b698:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800b69c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800b6a0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800b6a4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800b6a8:	42a5      	cmp	r5, r4
 800b6aa:	d003      	beq.n	800b6b4 <__mcmp+0x2c>
 800b6ac:	d305      	bcc.n	800b6ba <__mcmp+0x32>
 800b6ae:	2201      	movs	r2, #1
 800b6b0:	4610      	mov	r0, r2
 800b6b2:	bd30      	pop	{r4, r5, pc}
 800b6b4:	4283      	cmp	r3, r0
 800b6b6:	d3f3      	bcc.n	800b6a0 <__mcmp+0x18>
 800b6b8:	e7fa      	b.n	800b6b0 <__mcmp+0x28>
 800b6ba:	f04f 32ff 	mov.w	r2, #4294967295
 800b6be:	e7f7      	b.n	800b6b0 <__mcmp+0x28>

0800b6c0 <__mdiff>:
 800b6c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6c4:	460c      	mov	r4, r1
 800b6c6:	4606      	mov	r6, r0
 800b6c8:	4611      	mov	r1, r2
 800b6ca:	4620      	mov	r0, r4
 800b6cc:	4690      	mov	r8, r2
 800b6ce:	f7ff ffdb 	bl	800b688 <__mcmp>
 800b6d2:	1e05      	subs	r5, r0, #0
 800b6d4:	d110      	bne.n	800b6f8 <__mdiff+0x38>
 800b6d6:	4629      	mov	r1, r5
 800b6d8:	4630      	mov	r0, r6
 800b6da:	f7ff fd09 	bl	800b0f0 <_Balloc>
 800b6de:	b930      	cbnz	r0, 800b6ee <__mdiff+0x2e>
 800b6e0:	4b3a      	ldr	r3, [pc, #232]	; (800b7cc <__mdiff+0x10c>)
 800b6e2:	4602      	mov	r2, r0
 800b6e4:	f240 2132 	movw	r1, #562	; 0x232
 800b6e8:	4839      	ldr	r0, [pc, #228]	; (800b7d0 <__mdiff+0x110>)
 800b6ea:	f001 f86d 	bl	800c7c8 <__assert_func>
 800b6ee:	2301      	movs	r3, #1
 800b6f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800b6f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6f8:	bfa4      	itt	ge
 800b6fa:	4643      	movge	r3, r8
 800b6fc:	46a0      	movge	r8, r4
 800b6fe:	4630      	mov	r0, r6
 800b700:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800b704:	bfa6      	itte	ge
 800b706:	461c      	movge	r4, r3
 800b708:	2500      	movge	r5, #0
 800b70a:	2501      	movlt	r5, #1
 800b70c:	f7ff fcf0 	bl	800b0f0 <_Balloc>
 800b710:	b920      	cbnz	r0, 800b71c <__mdiff+0x5c>
 800b712:	4b2e      	ldr	r3, [pc, #184]	; (800b7cc <__mdiff+0x10c>)
 800b714:	4602      	mov	r2, r0
 800b716:	f44f 7110 	mov.w	r1, #576	; 0x240
 800b71a:	e7e5      	b.n	800b6e8 <__mdiff+0x28>
 800b71c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800b720:	6926      	ldr	r6, [r4, #16]
 800b722:	60c5      	str	r5, [r0, #12]
 800b724:	f104 0914 	add.w	r9, r4, #20
 800b728:	f108 0514 	add.w	r5, r8, #20
 800b72c:	f100 0e14 	add.w	lr, r0, #20
 800b730:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b734:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b738:	f108 0210 	add.w	r2, r8, #16
 800b73c:	46f2      	mov	sl, lr
 800b73e:	2100      	movs	r1, #0
 800b740:	f859 3b04 	ldr.w	r3, [r9], #4
 800b744:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b748:	fa1f f883 	uxth.w	r8, r3
 800b74c:	fa11 f18b 	uxtah	r1, r1, fp
 800b750:	0c1b      	lsrs	r3, r3, #16
 800b752:	eba1 0808 	sub.w	r8, r1, r8
 800b756:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b75a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b75e:	fa1f f888 	uxth.w	r8, r8
 800b762:	1419      	asrs	r1, r3, #16
 800b764:	454e      	cmp	r6, r9
 800b766:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b76a:	f84a 3b04 	str.w	r3, [sl], #4
 800b76e:	d8e7      	bhi.n	800b740 <__mdiff+0x80>
 800b770:	1b33      	subs	r3, r6, r4
 800b772:	3b15      	subs	r3, #21
 800b774:	f023 0303 	bic.w	r3, r3, #3
 800b778:	3304      	adds	r3, #4
 800b77a:	3415      	adds	r4, #21
 800b77c:	42a6      	cmp	r6, r4
 800b77e:	bf38      	it	cc
 800b780:	2304      	movcc	r3, #4
 800b782:	441d      	add	r5, r3
 800b784:	4473      	add	r3, lr
 800b786:	469e      	mov	lr, r3
 800b788:	462e      	mov	r6, r5
 800b78a:	4566      	cmp	r6, ip
 800b78c:	d30e      	bcc.n	800b7ac <__mdiff+0xec>
 800b78e:	f10c 0203 	add.w	r2, ip, #3
 800b792:	1b52      	subs	r2, r2, r5
 800b794:	f022 0203 	bic.w	r2, r2, #3
 800b798:	3d03      	subs	r5, #3
 800b79a:	45ac      	cmp	ip, r5
 800b79c:	bf38      	it	cc
 800b79e:	2200      	movcc	r2, #0
 800b7a0:	441a      	add	r2, r3
 800b7a2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800b7a6:	b17b      	cbz	r3, 800b7c8 <__mdiff+0x108>
 800b7a8:	6107      	str	r7, [r0, #16]
 800b7aa:	e7a3      	b.n	800b6f4 <__mdiff+0x34>
 800b7ac:	f856 8b04 	ldr.w	r8, [r6], #4
 800b7b0:	fa11 f288 	uxtah	r2, r1, r8
 800b7b4:	1414      	asrs	r4, r2, #16
 800b7b6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b7ba:	b292      	uxth	r2, r2
 800b7bc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b7c0:	f84e 2b04 	str.w	r2, [lr], #4
 800b7c4:	1421      	asrs	r1, r4, #16
 800b7c6:	e7e0      	b.n	800b78a <__mdiff+0xca>
 800b7c8:	3f01      	subs	r7, #1
 800b7ca:	e7ea      	b.n	800b7a2 <__mdiff+0xe2>
 800b7cc:	08010148 	.word	0x08010148
 800b7d0:	080101d4 	.word	0x080101d4

0800b7d4 <__ulp>:
 800b7d4:	b082      	sub	sp, #8
 800b7d6:	ed8d 0b00 	vstr	d0, [sp]
 800b7da:	9b01      	ldr	r3, [sp, #4]
 800b7dc:	4912      	ldr	r1, [pc, #72]	; (800b828 <__ulp+0x54>)
 800b7de:	4019      	ands	r1, r3
 800b7e0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800b7e4:	2900      	cmp	r1, #0
 800b7e6:	dd05      	ble.n	800b7f4 <__ulp+0x20>
 800b7e8:	2200      	movs	r2, #0
 800b7ea:	460b      	mov	r3, r1
 800b7ec:	ec43 2b10 	vmov	d0, r2, r3
 800b7f0:	b002      	add	sp, #8
 800b7f2:	4770      	bx	lr
 800b7f4:	4249      	negs	r1, r1
 800b7f6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800b7fa:	ea4f 5021 	mov.w	r0, r1, asr #20
 800b7fe:	f04f 0200 	mov.w	r2, #0
 800b802:	f04f 0300 	mov.w	r3, #0
 800b806:	da04      	bge.n	800b812 <__ulp+0x3e>
 800b808:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b80c:	fa41 f300 	asr.w	r3, r1, r0
 800b810:	e7ec      	b.n	800b7ec <__ulp+0x18>
 800b812:	f1a0 0114 	sub.w	r1, r0, #20
 800b816:	291e      	cmp	r1, #30
 800b818:	bfda      	itte	le
 800b81a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800b81e:	fa20 f101 	lsrle.w	r1, r0, r1
 800b822:	2101      	movgt	r1, #1
 800b824:	460a      	mov	r2, r1
 800b826:	e7e1      	b.n	800b7ec <__ulp+0x18>
 800b828:	7ff00000 	.word	0x7ff00000

0800b82c <__b2d>:
 800b82c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b82e:	6905      	ldr	r5, [r0, #16]
 800b830:	f100 0714 	add.w	r7, r0, #20
 800b834:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800b838:	1f2e      	subs	r6, r5, #4
 800b83a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800b83e:	4620      	mov	r0, r4
 800b840:	f7ff fd48 	bl	800b2d4 <__hi0bits>
 800b844:	f1c0 0320 	rsb	r3, r0, #32
 800b848:	280a      	cmp	r0, #10
 800b84a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800b8c8 <__b2d+0x9c>
 800b84e:	600b      	str	r3, [r1, #0]
 800b850:	dc14      	bgt.n	800b87c <__b2d+0x50>
 800b852:	f1c0 0e0b 	rsb	lr, r0, #11
 800b856:	fa24 f10e 	lsr.w	r1, r4, lr
 800b85a:	42b7      	cmp	r7, r6
 800b85c:	ea41 030c 	orr.w	r3, r1, ip
 800b860:	bf34      	ite	cc
 800b862:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b866:	2100      	movcs	r1, #0
 800b868:	3015      	adds	r0, #21
 800b86a:	fa04 f000 	lsl.w	r0, r4, r0
 800b86e:	fa21 f10e 	lsr.w	r1, r1, lr
 800b872:	ea40 0201 	orr.w	r2, r0, r1
 800b876:	ec43 2b10 	vmov	d0, r2, r3
 800b87a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b87c:	42b7      	cmp	r7, r6
 800b87e:	bf3a      	itte	cc
 800b880:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800b884:	f1a5 0608 	subcc.w	r6, r5, #8
 800b888:	2100      	movcs	r1, #0
 800b88a:	380b      	subs	r0, #11
 800b88c:	d017      	beq.n	800b8be <__b2d+0x92>
 800b88e:	f1c0 0c20 	rsb	ip, r0, #32
 800b892:	fa04 f500 	lsl.w	r5, r4, r0
 800b896:	42be      	cmp	r6, r7
 800b898:	fa21 f40c 	lsr.w	r4, r1, ip
 800b89c:	ea45 0504 	orr.w	r5, r5, r4
 800b8a0:	bf8c      	ite	hi
 800b8a2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800b8a6:	2400      	movls	r4, #0
 800b8a8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800b8ac:	fa01 f000 	lsl.w	r0, r1, r0
 800b8b0:	fa24 f40c 	lsr.w	r4, r4, ip
 800b8b4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800b8b8:	ea40 0204 	orr.w	r2, r0, r4
 800b8bc:	e7db      	b.n	800b876 <__b2d+0x4a>
 800b8be:	ea44 030c 	orr.w	r3, r4, ip
 800b8c2:	460a      	mov	r2, r1
 800b8c4:	e7d7      	b.n	800b876 <__b2d+0x4a>
 800b8c6:	bf00      	nop
 800b8c8:	3ff00000 	.word	0x3ff00000

0800b8cc <__d2b>:
 800b8cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b8d0:	4689      	mov	r9, r1
 800b8d2:	2101      	movs	r1, #1
 800b8d4:	ec57 6b10 	vmov	r6, r7, d0
 800b8d8:	4690      	mov	r8, r2
 800b8da:	f7ff fc09 	bl	800b0f0 <_Balloc>
 800b8de:	4604      	mov	r4, r0
 800b8e0:	b930      	cbnz	r0, 800b8f0 <__d2b+0x24>
 800b8e2:	4602      	mov	r2, r0
 800b8e4:	4b25      	ldr	r3, [pc, #148]	; (800b97c <__d2b+0xb0>)
 800b8e6:	4826      	ldr	r0, [pc, #152]	; (800b980 <__d2b+0xb4>)
 800b8e8:	f240 310a 	movw	r1, #778	; 0x30a
 800b8ec:	f000 ff6c 	bl	800c7c8 <__assert_func>
 800b8f0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800b8f4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b8f8:	bb35      	cbnz	r5, 800b948 <__d2b+0x7c>
 800b8fa:	2e00      	cmp	r6, #0
 800b8fc:	9301      	str	r3, [sp, #4]
 800b8fe:	d028      	beq.n	800b952 <__d2b+0x86>
 800b900:	4668      	mov	r0, sp
 800b902:	9600      	str	r6, [sp, #0]
 800b904:	f7ff fd06 	bl	800b314 <__lo0bits>
 800b908:	9900      	ldr	r1, [sp, #0]
 800b90a:	b300      	cbz	r0, 800b94e <__d2b+0x82>
 800b90c:	9a01      	ldr	r2, [sp, #4]
 800b90e:	f1c0 0320 	rsb	r3, r0, #32
 800b912:	fa02 f303 	lsl.w	r3, r2, r3
 800b916:	430b      	orrs	r3, r1
 800b918:	40c2      	lsrs	r2, r0
 800b91a:	6163      	str	r3, [r4, #20]
 800b91c:	9201      	str	r2, [sp, #4]
 800b91e:	9b01      	ldr	r3, [sp, #4]
 800b920:	61a3      	str	r3, [r4, #24]
 800b922:	2b00      	cmp	r3, #0
 800b924:	bf14      	ite	ne
 800b926:	2202      	movne	r2, #2
 800b928:	2201      	moveq	r2, #1
 800b92a:	6122      	str	r2, [r4, #16]
 800b92c:	b1d5      	cbz	r5, 800b964 <__d2b+0x98>
 800b92e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b932:	4405      	add	r5, r0
 800b934:	f8c9 5000 	str.w	r5, [r9]
 800b938:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b93c:	f8c8 0000 	str.w	r0, [r8]
 800b940:	4620      	mov	r0, r4
 800b942:	b003      	add	sp, #12
 800b944:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b948:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b94c:	e7d5      	b.n	800b8fa <__d2b+0x2e>
 800b94e:	6161      	str	r1, [r4, #20]
 800b950:	e7e5      	b.n	800b91e <__d2b+0x52>
 800b952:	a801      	add	r0, sp, #4
 800b954:	f7ff fcde 	bl	800b314 <__lo0bits>
 800b958:	9b01      	ldr	r3, [sp, #4]
 800b95a:	6163      	str	r3, [r4, #20]
 800b95c:	2201      	movs	r2, #1
 800b95e:	6122      	str	r2, [r4, #16]
 800b960:	3020      	adds	r0, #32
 800b962:	e7e3      	b.n	800b92c <__d2b+0x60>
 800b964:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b968:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b96c:	f8c9 0000 	str.w	r0, [r9]
 800b970:	6918      	ldr	r0, [r3, #16]
 800b972:	f7ff fcaf 	bl	800b2d4 <__hi0bits>
 800b976:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b97a:	e7df      	b.n	800b93c <__d2b+0x70>
 800b97c:	08010148 	.word	0x08010148
 800b980:	080101d4 	.word	0x080101d4

0800b984 <__ratio>:
 800b984:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b988:	4688      	mov	r8, r1
 800b98a:	4669      	mov	r1, sp
 800b98c:	4681      	mov	r9, r0
 800b98e:	f7ff ff4d 	bl	800b82c <__b2d>
 800b992:	a901      	add	r1, sp, #4
 800b994:	4640      	mov	r0, r8
 800b996:	ec55 4b10 	vmov	r4, r5, d0
 800b99a:	f7ff ff47 	bl	800b82c <__b2d>
 800b99e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b9a2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800b9a6:	eba3 0c02 	sub.w	ip, r3, r2
 800b9aa:	e9dd 3200 	ldrd	r3, r2, [sp]
 800b9ae:	1a9b      	subs	r3, r3, r2
 800b9b0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800b9b4:	ec51 0b10 	vmov	r0, r1, d0
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	bfd6      	itet	le
 800b9bc:	460a      	movle	r2, r1
 800b9be:	462a      	movgt	r2, r5
 800b9c0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800b9c4:	468b      	mov	fp, r1
 800b9c6:	462f      	mov	r7, r5
 800b9c8:	bfd4      	ite	le
 800b9ca:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800b9ce:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800b9d2:	4620      	mov	r0, r4
 800b9d4:	ee10 2a10 	vmov	r2, s0
 800b9d8:	465b      	mov	r3, fp
 800b9da:	4639      	mov	r1, r7
 800b9dc:	f7f4 ff4e 	bl	800087c <__aeabi_ddiv>
 800b9e0:	ec41 0b10 	vmov	d0, r0, r1
 800b9e4:	b003      	add	sp, #12
 800b9e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b9ea <__copybits>:
 800b9ea:	3901      	subs	r1, #1
 800b9ec:	b570      	push	{r4, r5, r6, lr}
 800b9ee:	1149      	asrs	r1, r1, #5
 800b9f0:	6914      	ldr	r4, [r2, #16]
 800b9f2:	3101      	adds	r1, #1
 800b9f4:	f102 0314 	add.w	r3, r2, #20
 800b9f8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800b9fc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ba00:	1f05      	subs	r5, r0, #4
 800ba02:	42a3      	cmp	r3, r4
 800ba04:	d30c      	bcc.n	800ba20 <__copybits+0x36>
 800ba06:	1aa3      	subs	r3, r4, r2
 800ba08:	3b11      	subs	r3, #17
 800ba0a:	f023 0303 	bic.w	r3, r3, #3
 800ba0e:	3211      	adds	r2, #17
 800ba10:	42a2      	cmp	r2, r4
 800ba12:	bf88      	it	hi
 800ba14:	2300      	movhi	r3, #0
 800ba16:	4418      	add	r0, r3
 800ba18:	2300      	movs	r3, #0
 800ba1a:	4288      	cmp	r0, r1
 800ba1c:	d305      	bcc.n	800ba2a <__copybits+0x40>
 800ba1e:	bd70      	pop	{r4, r5, r6, pc}
 800ba20:	f853 6b04 	ldr.w	r6, [r3], #4
 800ba24:	f845 6f04 	str.w	r6, [r5, #4]!
 800ba28:	e7eb      	b.n	800ba02 <__copybits+0x18>
 800ba2a:	f840 3b04 	str.w	r3, [r0], #4
 800ba2e:	e7f4      	b.n	800ba1a <__copybits+0x30>

0800ba30 <__any_on>:
 800ba30:	f100 0214 	add.w	r2, r0, #20
 800ba34:	6900      	ldr	r0, [r0, #16]
 800ba36:	114b      	asrs	r3, r1, #5
 800ba38:	4298      	cmp	r0, r3
 800ba3a:	b510      	push	{r4, lr}
 800ba3c:	db11      	blt.n	800ba62 <__any_on+0x32>
 800ba3e:	dd0a      	ble.n	800ba56 <__any_on+0x26>
 800ba40:	f011 011f 	ands.w	r1, r1, #31
 800ba44:	d007      	beq.n	800ba56 <__any_on+0x26>
 800ba46:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ba4a:	fa24 f001 	lsr.w	r0, r4, r1
 800ba4e:	fa00 f101 	lsl.w	r1, r0, r1
 800ba52:	428c      	cmp	r4, r1
 800ba54:	d10b      	bne.n	800ba6e <__any_on+0x3e>
 800ba56:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ba5a:	4293      	cmp	r3, r2
 800ba5c:	d803      	bhi.n	800ba66 <__any_on+0x36>
 800ba5e:	2000      	movs	r0, #0
 800ba60:	bd10      	pop	{r4, pc}
 800ba62:	4603      	mov	r3, r0
 800ba64:	e7f7      	b.n	800ba56 <__any_on+0x26>
 800ba66:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ba6a:	2900      	cmp	r1, #0
 800ba6c:	d0f5      	beq.n	800ba5a <__any_on+0x2a>
 800ba6e:	2001      	movs	r0, #1
 800ba70:	e7f6      	b.n	800ba60 <__any_on+0x30>

0800ba72 <_calloc_r>:
 800ba72:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ba74:	fba1 2402 	umull	r2, r4, r1, r2
 800ba78:	b94c      	cbnz	r4, 800ba8e <_calloc_r+0x1c>
 800ba7a:	4611      	mov	r1, r2
 800ba7c:	9201      	str	r2, [sp, #4]
 800ba7e:	f000 f87b 	bl	800bb78 <_malloc_r>
 800ba82:	9a01      	ldr	r2, [sp, #4]
 800ba84:	4605      	mov	r5, r0
 800ba86:	b930      	cbnz	r0, 800ba96 <_calloc_r+0x24>
 800ba88:	4628      	mov	r0, r5
 800ba8a:	b003      	add	sp, #12
 800ba8c:	bd30      	pop	{r4, r5, pc}
 800ba8e:	220c      	movs	r2, #12
 800ba90:	6002      	str	r2, [r0, #0]
 800ba92:	2500      	movs	r5, #0
 800ba94:	e7f8      	b.n	800ba88 <_calloc_r+0x16>
 800ba96:	4621      	mov	r1, r4
 800ba98:	f7fc fb04 	bl	80080a4 <memset>
 800ba9c:	e7f4      	b.n	800ba88 <_calloc_r+0x16>
	...

0800baa0 <_free_r>:
 800baa0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800baa2:	2900      	cmp	r1, #0
 800baa4:	d044      	beq.n	800bb30 <_free_r+0x90>
 800baa6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800baaa:	9001      	str	r0, [sp, #4]
 800baac:	2b00      	cmp	r3, #0
 800baae:	f1a1 0404 	sub.w	r4, r1, #4
 800bab2:	bfb8      	it	lt
 800bab4:	18e4      	addlt	r4, r4, r3
 800bab6:	f001 f88b 	bl	800cbd0 <__malloc_lock>
 800baba:	4a1e      	ldr	r2, [pc, #120]	; (800bb34 <_free_r+0x94>)
 800babc:	9801      	ldr	r0, [sp, #4]
 800babe:	6813      	ldr	r3, [r2, #0]
 800bac0:	b933      	cbnz	r3, 800bad0 <_free_r+0x30>
 800bac2:	6063      	str	r3, [r4, #4]
 800bac4:	6014      	str	r4, [r2, #0]
 800bac6:	b003      	add	sp, #12
 800bac8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800bacc:	f001 b886 	b.w	800cbdc <__malloc_unlock>
 800bad0:	42a3      	cmp	r3, r4
 800bad2:	d908      	bls.n	800bae6 <_free_r+0x46>
 800bad4:	6825      	ldr	r5, [r4, #0]
 800bad6:	1961      	adds	r1, r4, r5
 800bad8:	428b      	cmp	r3, r1
 800bada:	bf01      	itttt	eq
 800badc:	6819      	ldreq	r1, [r3, #0]
 800bade:	685b      	ldreq	r3, [r3, #4]
 800bae0:	1949      	addeq	r1, r1, r5
 800bae2:	6021      	streq	r1, [r4, #0]
 800bae4:	e7ed      	b.n	800bac2 <_free_r+0x22>
 800bae6:	461a      	mov	r2, r3
 800bae8:	685b      	ldr	r3, [r3, #4]
 800baea:	b10b      	cbz	r3, 800baf0 <_free_r+0x50>
 800baec:	42a3      	cmp	r3, r4
 800baee:	d9fa      	bls.n	800bae6 <_free_r+0x46>
 800baf0:	6811      	ldr	r1, [r2, #0]
 800baf2:	1855      	adds	r5, r2, r1
 800baf4:	42a5      	cmp	r5, r4
 800baf6:	d10b      	bne.n	800bb10 <_free_r+0x70>
 800baf8:	6824      	ldr	r4, [r4, #0]
 800bafa:	4421      	add	r1, r4
 800bafc:	1854      	adds	r4, r2, r1
 800bafe:	42a3      	cmp	r3, r4
 800bb00:	6011      	str	r1, [r2, #0]
 800bb02:	d1e0      	bne.n	800bac6 <_free_r+0x26>
 800bb04:	681c      	ldr	r4, [r3, #0]
 800bb06:	685b      	ldr	r3, [r3, #4]
 800bb08:	6053      	str	r3, [r2, #4]
 800bb0a:	4421      	add	r1, r4
 800bb0c:	6011      	str	r1, [r2, #0]
 800bb0e:	e7da      	b.n	800bac6 <_free_r+0x26>
 800bb10:	d902      	bls.n	800bb18 <_free_r+0x78>
 800bb12:	230c      	movs	r3, #12
 800bb14:	6003      	str	r3, [r0, #0]
 800bb16:	e7d6      	b.n	800bac6 <_free_r+0x26>
 800bb18:	6825      	ldr	r5, [r4, #0]
 800bb1a:	1961      	adds	r1, r4, r5
 800bb1c:	428b      	cmp	r3, r1
 800bb1e:	bf04      	itt	eq
 800bb20:	6819      	ldreq	r1, [r3, #0]
 800bb22:	685b      	ldreq	r3, [r3, #4]
 800bb24:	6063      	str	r3, [r4, #4]
 800bb26:	bf04      	itt	eq
 800bb28:	1949      	addeq	r1, r1, r5
 800bb2a:	6021      	streq	r1, [r4, #0]
 800bb2c:	6054      	str	r4, [r2, #4]
 800bb2e:	e7ca      	b.n	800bac6 <_free_r+0x26>
 800bb30:	b003      	add	sp, #12
 800bb32:	bd30      	pop	{r4, r5, pc}
 800bb34:	20009d00 	.word	0x20009d00

0800bb38 <sbrk_aligned>:
 800bb38:	b570      	push	{r4, r5, r6, lr}
 800bb3a:	4e0e      	ldr	r6, [pc, #56]	; (800bb74 <sbrk_aligned+0x3c>)
 800bb3c:	460c      	mov	r4, r1
 800bb3e:	6831      	ldr	r1, [r6, #0]
 800bb40:	4605      	mov	r5, r0
 800bb42:	b911      	cbnz	r1, 800bb4a <sbrk_aligned+0x12>
 800bb44:	f000 fd28 	bl	800c598 <_sbrk_r>
 800bb48:	6030      	str	r0, [r6, #0]
 800bb4a:	4621      	mov	r1, r4
 800bb4c:	4628      	mov	r0, r5
 800bb4e:	f000 fd23 	bl	800c598 <_sbrk_r>
 800bb52:	1c43      	adds	r3, r0, #1
 800bb54:	d00a      	beq.n	800bb6c <sbrk_aligned+0x34>
 800bb56:	1cc4      	adds	r4, r0, #3
 800bb58:	f024 0403 	bic.w	r4, r4, #3
 800bb5c:	42a0      	cmp	r0, r4
 800bb5e:	d007      	beq.n	800bb70 <sbrk_aligned+0x38>
 800bb60:	1a21      	subs	r1, r4, r0
 800bb62:	4628      	mov	r0, r5
 800bb64:	f000 fd18 	bl	800c598 <_sbrk_r>
 800bb68:	3001      	adds	r0, #1
 800bb6a:	d101      	bne.n	800bb70 <sbrk_aligned+0x38>
 800bb6c:	f04f 34ff 	mov.w	r4, #4294967295
 800bb70:	4620      	mov	r0, r4
 800bb72:	bd70      	pop	{r4, r5, r6, pc}
 800bb74:	20009d04 	.word	0x20009d04

0800bb78 <_malloc_r>:
 800bb78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb7c:	1ccd      	adds	r5, r1, #3
 800bb7e:	f025 0503 	bic.w	r5, r5, #3
 800bb82:	3508      	adds	r5, #8
 800bb84:	2d0c      	cmp	r5, #12
 800bb86:	bf38      	it	cc
 800bb88:	250c      	movcc	r5, #12
 800bb8a:	2d00      	cmp	r5, #0
 800bb8c:	4607      	mov	r7, r0
 800bb8e:	db01      	blt.n	800bb94 <_malloc_r+0x1c>
 800bb90:	42a9      	cmp	r1, r5
 800bb92:	d905      	bls.n	800bba0 <_malloc_r+0x28>
 800bb94:	230c      	movs	r3, #12
 800bb96:	603b      	str	r3, [r7, #0]
 800bb98:	2600      	movs	r6, #0
 800bb9a:	4630      	mov	r0, r6
 800bb9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bba0:	4e2e      	ldr	r6, [pc, #184]	; (800bc5c <_malloc_r+0xe4>)
 800bba2:	f001 f815 	bl	800cbd0 <__malloc_lock>
 800bba6:	6833      	ldr	r3, [r6, #0]
 800bba8:	461c      	mov	r4, r3
 800bbaa:	bb34      	cbnz	r4, 800bbfa <_malloc_r+0x82>
 800bbac:	4629      	mov	r1, r5
 800bbae:	4638      	mov	r0, r7
 800bbb0:	f7ff ffc2 	bl	800bb38 <sbrk_aligned>
 800bbb4:	1c43      	adds	r3, r0, #1
 800bbb6:	4604      	mov	r4, r0
 800bbb8:	d14d      	bne.n	800bc56 <_malloc_r+0xde>
 800bbba:	6834      	ldr	r4, [r6, #0]
 800bbbc:	4626      	mov	r6, r4
 800bbbe:	2e00      	cmp	r6, #0
 800bbc0:	d140      	bne.n	800bc44 <_malloc_r+0xcc>
 800bbc2:	6823      	ldr	r3, [r4, #0]
 800bbc4:	4631      	mov	r1, r6
 800bbc6:	4638      	mov	r0, r7
 800bbc8:	eb04 0803 	add.w	r8, r4, r3
 800bbcc:	f000 fce4 	bl	800c598 <_sbrk_r>
 800bbd0:	4580      	cmp	r8, r0
 800bbd2:	d13a      	bne.n	800bc4a <_malloc_r+0xd2>
 800bbd4:	6821      	ldr	r1, [r4, #0]
 800bbd6:	3503      	adds	r5, #3
 800bbd8:	1a6d      	subs	r5, r5, r1
 800bbda:	f025 0503 	bic.w	r5, r5, #3
 800bbde:	3508      	adds	r5, #8
 800bbe0:	2d0c      	cmp	r5, #12
 800bbe2:	bf38      	it	cc
 800bbe4:	250c      	movcc	r5, #12
 800bbe6:	4629      	mov	r1, r5
 800bbe8:	4638      	mov	r0, r7
 800bbea:	f7ff ffa5 	bl	800bb38 <sbrk_aligned>
 800bbee:	3001      	adds	r0, #1
 800bbf0:	d02b      	beq.n	800bc4a <_malloc_r+0xd2>
 800bbf2:	6823      	ldr	r3, [r4, #0]
 800bbf4:	442b      	add	r3, r5
 800bbf6:	6023      	str	r3, [r4, #0]
 800bbf8:	e00e      	b.n	800bc18 <_malloc_r+0xa0>
 800bbfa:	6822      	ldr	r2, [r4, #0]
 800bbfc:	1b52      	subs	r2, r2, r5
 800bbfe:	d41e      	bmi.n	800bc3e <_malloc_r+0xc6>
 800bc00:	2a0b      	cmp	r2, #11
 800bc02:	d916      	bls.n	800bc32 <_malloc_r+0xba>
 800bc04:	1961      	adds	r1, r4, r5
 800bc06:	42a3      	cmp	r3, r4
 800bc08:	6025      	str	r5, [r4, #0]
 800bc0a:	bf18      	it	ne
 800bc0c:	6059      	strne	r1, [r3, #4]
 800bc0e:	6863      	ldr	r3, [r4, #4]
 800bc10:	bf08      	it	eq
 800bc12:	6031      	streq	r1, [r6, #0]
 800bc14:	5162      	str	r2, [r4, r5]
 800bc16:	604b      	str	r3, [r1, #4]
 800bc18:	4638      	mov	r0, r7
 800bc1a:	f104 060b 	add.w	r6, r4, #11
 800bc1e:	f000 ffdd 	bl	800cbdc <__malloc_unlock>
 800bc22:	f026 0607 	bic.w	r6, r6, #7
 800bc26:	1d23      	adds	r3, r4, #4
 800bc28:	1af2      	subs	r2, r6, r3
 800bc2a:	d0b6      	beq.n	800bb9a <_malloc_r+0x22>
 800bc2c:	1b9b      	subs	r3, r3, r6
 800bc2e:	50a3      	str	r3, [r4, r2]
 800bc30:	e7b3      	b.n	800bb9a <_malloc_r+0x22>
 800bc32:	6862      	ldr	r2, [r4, #4]
 800bc34:	42a3      	cmp	r3, r4
 800bc36:	bf0c      	ite	eq
 800bc38:	6032      	streq	r2, [r6, #0]
 800bc3a:	605a      	strne	r2, [r3, #4]
 800bc3c:	e7ec      	b.n	800bc18 <_malloc_r+0xa0>
 800bc3e:	4623      	mov	r3, r4
 800bc40:	6864      	ldr	r4, [r4, #4]
 800bc42:	e7b2      	b.n	800bbaa <_malloc_r+0x32>
 800bc44:	4634      	mov	r4, r6
 800bc46:	6876      	ldr	r6, [r6, #4]
 800bc48:	e7b9      	b.n	800bbbe <_malloc_r+0x46>
 800bc4a:	230c      	movs	r3, #12
 800bc4c:	603b      	str	r3, [r7, #0]
 800bc4e:	4638      	mov	r0, r7
 800bc50:	f000 ffc4 	bl	800cbdc <__malloc_unlock>
 800bc54:	e7a1      	b.n	800bb9a <_malloc_r+0x22>
 800bc56:	6025      	str	r5, [r4, #0]
 800bc58:	e7de      	b.n	800bc18 <_malloc_r+0xa0>
 800bc5a:	bf00      	nop
 800bc5c:	20009d00 	.word	0x20009d00

0800bc60 <__ssputs_r>:
 800bc60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bc64:	688e      	ldr	r6, [r1, #8]
 800bc66:	429e      	cmp	r6, r3
 800bc68:	4682      	mov	sl, r0
 800bc6a:	460c      	mov	r4, r1
 800bc6c:	4690      	mov	r8, r2
 800bc6e:	461f      	mov	r7, r3
 800bc70:	d838      	bhi.n	800bce4 <__ssputs_r+0x84>
 800bc72:	898a      	ldrh	r2, [r1, #12]
 800bc74:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bc78:	d032      	beq.n	800bce0 <__ssputs_r+0x80>
 800bc7a:	6825      	ldr	r5, [r4, #0]
 800bc7c:	6909      	ldr	r1, [r1, #16]
 800bc7e:	eba5 0901 	sub.w	r9, r5, r1
 800bc82:	6965      	ldr	r5, [r4, #20]
 800bc84:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bc88:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bc8c:	3301      	adds	r3, #1
 800bc8e:	444b      	add	r3, r9
 800bc90:	106d      	asrs	r5, r5, #1
 800bc92:	429d      	cmp	r5, r3
 800bc94:	bf38      	it	cc
 800bc96:	461d      	movcc	r5, r3
 800bc98:	0553      	lsls	r3, r2, #21
 800bc9a:	d531      	bpl.n	800bd00 <__ssputs_r+0xa0>
 800bc9c:	4629      	mov	r1, r5
 800bc9e:	f7ff ff6b 	bl	800bb78 <_malloc_r>
 800bca2:	4606      	mov	r6, r0
 800bca4:	b950      	cbnz	r0, 800bcbc <__ssputs_r+0x5c>
 800bca6:	230c      	movs	r3, #12
 800bca8:	f8ca 3000 	str.w	r3, [sl]
 800bcac:	89a3      	ldrh	r3, [r4, #12]
 800bcae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bcb2:	81a3      	strh	r3, [r4, #12]
 800bcb4:	f04f 30ff 	mov.w	r0, #4294967295
 800bcb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcbc:	6921      	ldr	r1, [r4, #16]
 800bcbe:	464a      	mov	r2, r9
 800bcc0:	f7ff fa08 	bl	800b0d4 <memcpy>
 800bcc4:	89a3      	ldrh	r3, [r4, #12]
 800bcc6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bcca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bcce:	81a3      	strh	r3, [r4, #12]
 800bcd0:	6126      	str	r6, [r4, #16]
 800bcd2:	6165      	str	r5, [r4, #20]
 800bcd4:	444e      	add	r6, r9
 800bcd6:	eba5 0509 	sub.w	r5, r5, r9
 800bcda:	6026      	str	r6, [r4, #0]
 800bcdc:	60a5      	str	r5, [r4, #8]
 800bcde:	463e      	mov	r6, r7
 800bce0:	42be      	cmp	r6, r7
 800bce2:	d900      	bls.n	800bce6 <__ssputs_r+0x86>
 800bce4:	463e      	mov	r6, r7
 800bce6:	6820      	ldr	r0, [r4, #0]
 800bce8:	4632      	mov	r2, r6
 800bcea:	4641      	mov	r1, r8
 800bcec:	f000 ff56 	bl	800cb9c <memmove>
 800bcf0:	68a3      	ldr	r3, [r4, #8]
 800bcf2:	1b9b      	subs	r3, r3, r6
 800bcf4:	60a3      	str	r3, [r4, #8]
 800bcf6:	6823      	ldr	r3, [r4, #0]
 800bcf8:	4433      	add	r3, r6
 800bcfa:	6023      	str	r3, [r4, #0]
 800bcfc:	2000      	movs	r0, #0
 800bcfe:	e7db      	b.n	800bcb8 <__ssputs_r+0x58>
 800bd00:	462a      	mov	r2, r5
 800bd02:	f000 ff71 	bl	800cbe8 <_realloc_r>
 800bd06:	4606      	mov	r6, r0
 800bd08:	2800      	cmp	r0, #0
 800bd0a:	d1e1      	bne.n	800bcd0 <__ssputs_r+0x70>
 800bd0c:	6921      	ldr	r1, [r4, #16]
 800bd0e:	4650      	mov	r0, sl
 800bd10:	f7ff fec6 	bl	800baa0 <_free_r>
 800bd14:	e7c7      	b.n	800bca6 <__ssputs_r+0x46>
	...

0800bd18 <_svfiprintf_r>:
 800bd18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd1c:	4698      	mov	r8, r3
 800bd1e:	898b      	ldrh	r3, [r1, #12]
 800bd20:	061b      	lsls	r3, r3, #24
 800bd22:	b09d      	sub	sp, #116	; 0x74
 800bd24:	4607      	mov	r7, r0
 800bd26:	460d      	mov	r5, r1
 800bd28:	4614      	mov	r4, r2
 800bd2a:	d50e      	bpl.n	800bd4a <_svfiprintf_r+0x32>
 800bd2c:	690b      	ldr	r3, [r1, #16]
 800bd2e:	b963      	cbnz	r3, 800bd4a <_svfiprintf_r+0x32>
 800bd30:	2140      	movs	r1, #64	; 0x40
 800bd32:	f7ff ff21 	bl	800bb78 <_malloc_r>
 800bd36:	6028      	str	r0, [r5, #0]
 800bd38:	6128      	str	r0, [r5, #16]
 800bd3a:	b920      	cbnz	r0, 800bd46 <_svfiprintf_r+0x2e>
 800bd3c:	230c      	movs	r3, #12
 800bd3e:	603b      	str	r3, [r7, #0]
 800bd40:	f04f 30ff 	mov.w	r0, #4294967295
 800bd44:	e0d1      	b.n	800beea <_svfiprintf_r+0x1d2>
 800bd46:	2340      	movs	r3, #64	; 0x40
 800bd48:	616b      	str	r3, [r5, #20]
 800bd4a:	2300      	movs	r3, #0
 800bd4c:	9309      	str	r3, [sp, #36]	; 0x24
 800bd4e:	2320      	movs	r3, #32
 800bd50:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bd54:	f8cd 800c 	str.w	r8, [sp, #12]
 800bd58:	2330      	movs	r3, #48	; 0x30
 800bd5a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800bf04 <_svfiprintf_r+0x1ec>
 800bd5e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bd62:	f04f 0901 	mov.w	r9, #1
 800bd66:	4623      	mov	r3, r4
 800bd68:	469a      	mov	sl, r3
 800bd6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bd6e:	b10a      	cbz	r2, 800bd74 <_svfiprintf_r+0x5c>
 800bd70:	2a25      	cmp	r2, #37	; 0x25
 800bd72:	d1f9      	bne.n	800bd68 <_svfiprintf_r+0x50>
 800bd74:	ebba 0b04 	subs.w	fp, sl, r4
 800bd78:	d00b      	beq.n	800bd92 <_svfiprintf_r+0x7a>
 800bd7a:	465b      	mov	r3, fp
 800bd7c:	4622      	mov	r2, r4
 800bd7e:	4629      	mov	r1, r5
 800bd80:	4638      	mov	r0, r7
 800bd82:	f7ff ff6d 	bl	800bc60 <__ssputs_r>
 800bd86:	3001      	adds	r0, #1
 800bd88:	f000 80aa 	beq.w	800bee0 <_svfiprintf_r+0x1c8>
 800bd8c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bd8e:	445a      	add	r2, fp
 800bd90:	9209      	str	r2, [sp, #36]	; 0x24
 800bd92:	f89a 3000 	ldrb.w	r3, [sl]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	f000 80a2 	beq.w	800bee0 <_svfiprintf_r+0x1c8>
 800bd9c:	2300      	movs	r3, #0
 800bd9e:	f04f 32ff 	mov.w	r2, #4294967295
 800bda2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bda6:	f10a 0a01 	add.w	sl, sl, #1
 800bdaa:	9304      	str	r3, [sp, #16]
 800bdac:	9307      	str	r3, [sp, #28]
 800bdae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bdb2:	931a      	str	r3, [sp, #104]	; 0x68
 800bdb4:	4654      	mov	r4, sl
 800bdb6:	2205      	movs	r2, #5
 800bdb8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bdbc:	4851      	ldr	r0, [pc, #324]	; (800bf04 <_svfiprintf_r+0x1ec>)
 800bdbe:	f7f4 fa27 	bl	8000210 <memchr>
 800bdc2:	9a04      	ldr	r2, [sp, #16]
 800bdc4:	b9d8      	cbnz	r0, 800bdfe <_svfiprintf_r+0xe6>
 800bdc6:	06d0      	lsls	r0, r2, #27
 800bdc8:	bf44      	itt	mi
 800bdca:	2320      	movmi	r3, #32
 800bdcc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdd0:	0711      	lsls	r1, r2, #28
 800bdd2:	bf44      	itt	mi
 800bdd4:	232b      	movmi	r3, #43	; 0x2b
 800bdd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bdda:	f89a 3000 	ldrb.w	r3, [sl]
 800bdde:	2b2a      	cmp	r3, #42	; 0x2a
 800bde0:	d015      	beq.n	800be0e <_svfiprintf_r+0xf6>
 800bde2:	9a07      	ldr	r2, [sp, #28]
 800bde4:	4654      	mov	r4, sl
 800bde6:	2000      	movs	r0, #0
 800bde8:	f04f 0c0a 	mov.w	ip, #10
 800bdec:	4621      	mov	r1, r4
 800bdee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bdf2:	3b30      	subs	r3, #48	; 0x30
 800bdf4:	2b09      	cmp	r3, #9
 800bdf6:	d94e      	bls.n	800be96 <_svfiprintf_r+0x17e>
 800bdf8:	b1b0      	cbz	r0, 800be28 <_svfiprintf_r+0x110>
 800bdfa:	9207      	str	r2, [sp, #28]
 800bdfc:	e014      	b.n	800be28 <_svfiprintf_r+0x110>
 800bdfe:	eba0 0308 	sub.w	r3, r0, r8
 800be02:	fa09 f303 	lsl.w	r3, r9, r3
 800be06:	4313      	orrs	r3, r2
 800be08:	9304      	str	r3, [sp, #16]
 800be0a:	46a2      	mov	sl, r4
 800be0c:	e7d2      	b.n	800bdb4 <_svfiprintf_r+0x9c>
 800be0e:	9b03      	ldr	r3, [sp, #12]
 800be10:	1d19      	adds	r1, r3, #4
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	9103      	str	r1, [sp, #12]
 800be16:	2b00      	cmp	r3, #0
 800be18:	bfbb      	ittet	lt
 800be1a:	425b      	neglt	r3, r3
 800be1c:	f042 0202 	orrlt.w	r2, r2, #2
 800be20:	9307      	strge	r3, [sp, #28]
 800be22:	9307      	strlt	r3, [sp, #28]
 800be24:	bfb8      	it	lt
 800be26:	9204      	strlt	r2, [sp, #16]
 800be28:	7823      	ldrb	r3, [r4, #0]
 800be2a:	2b2e      	cmp	r3, #46	; 0x2e
 800be2c:	d10c      	bne.n	800be48 <_svfiprintf_r+0x130>
 800be2e:	7863      	ldrb	r3, [r4, #1]
 800be30:	2b2a      	cmp	r3, #42	; 0x2a
 800be32:	d135      	bne.n	800bea0 <_svfiprintf_r+0x188>
 800be34:	9b03      	ldr	r3, [sp, #12]
 800be36:	1d1a      	adds	r2, r3, #4
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	9203      	str	r2, [sp, #12]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	bfb8      	it	lt
 800be40:	f04f 33ff 	movlt.w	r3, #4294967295
 800be44:	3402      	adds	r4, #2
 800be46:	9305      	str	r3, [sp, #20]
 800be48:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800bf14 <_svfiprintf_r+0x1fc>
 800be4c:	7821      	ldrb	r1, [r4, #0]
 800be4e:	2203      	movs	r2, #3
 800be50:	4650      	mov	r0, sl
 800be52:	f7f4 f9dd 	bl	8000210 <memchr>
 800be56:	b140      	cbz	r0, 800be6a <_svfiprintf_r+0x152>
 800be58:	2340      	movs	r3, #64	; 0x40
 800be5a:	eba0 000a 	sub.w	r0, r0, sl
 800be5e:	fa03 f000 	lsl.w	r0, r3, r0
 800be62:	9b04      	ldr	r3, [sp, #16]
 800be64:	4303      	orrs	r3, r0
 800be66:	3401      	adds	r4, #1
 800be68:	9304      	str	r3, [sp, #16]
 800be6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be6e:	4826      	ldr	r0, [pc, #152]	; (800bf08 <_svfiprintf_r+0x1f0>)
 800be70:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800be74:	2206      	movs	r2, #6
 800be76:	f7f4 f9cb 	bl	8000210 <memchr>
 800be7a:	2800      	cmp	r0, #0
 800be7c:	d038      	beq.n	800bef0 <_svfiprintf_r+0x1d8>
 800be7e:	4b23      	ldr	r3, [pc, #140]	; (800bf0c <_svfiprintf_r+0x1f4>)
 800be80:	bb1b      	cbnz	r3, 800beca <_svfiprintf_r+0x1b2>
 800be82:	9b03      	ldr	r3, [sp, #12]
 800be84:	3307      	adds	r3, #7
 800be86:	f023 0307 	bic.w	r3, r3, #7
 800be8a:	3308      	adds	r3, #8
 800be8c:	9303      	str	r3, [sp, #12]
 800be8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800be90:	4433      	add	r3, r6
 800be92:	9309      	str	r3, [sp, #36]	; 0x24
 800be94:	e767      	b.n	800bd66 <_svfiprintf_r+0x4e>
 800be96:	fb0c 3202 	mla	r2, ip, r2, r3
 800be9a:	460c      	mov	r4, r1
 800be9c:	2001      	movs	r0, #1
 800be9e:	e7a5      	b.n	800bdec <_svfiprintf_r+0xd4>
 800bea0:	2300      	movs	r3, #0
 800bea2:	3401      	adds	r4, #1
 800bea4:	9305      	str	r3, [sp, #20]
 800bea6:	4619      	mov	r1, r3
 800bea8:	f04f 0c0a 	mov.w	ip, #10
 800beac:	4620      	mov	r0, r4
 800beae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800beb2:	3a30      	subs	r2, #48	; 0x30
 800beb4:	2a09      	cmp	r2, #9
 800beb6:	d903      	bls.n	800bec0 <_svfiprintf_r+0x1a8>
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d0c5      	beq.n	800be48 <_svfiprintf_r+0x130>
 800bebc:	9105      	str	r1, [sp, #20]
 800bebe:	e7c3      	b.n	800be48 <_svfiprintf_r+0x130>
 800bec0:	fb0c 2101 	mla	r1, ip, r1, r2
 800bec4:	4604      	mov	r4, r0
 800bec6:	2301      	movs	r3, #1
 800bec8:	e7f0      	b.n	800beac <_svfiprintf_r+0x194>
 800beca:	ab03      	add	r3, sp, #12
 800becc:	9300      	str	r3, [sp, #0]
 800bece:	462a      	mov	r2, r5
 800bed0:	4b0f      	ldr	r3, [pc, #60]	; (800bf10 <_svfiprintf_r+0x1f8>)
 800bed2:	a904      	add	r1, sp, #16
 800bed4:	4638      	mov	r0, r7
 800bed6:	f7fc f98d 	bl	80081f4 <_printf_float>
 800beda:	1c42      	adds	r2, r0, #1
 800bedc:	4606      	mov	r6, r0
 800bede:	d1d6      	bne.n	800be8e <_svfiprintf_r+0x176>
 800bee0:	89ab      	ldrh	r3, [r5, #12]
 800bee2:	065b      	lsls	r3, r3, #25
 800bee4:	f53f af2c 	bmi.w	800bd40 <_svfiprintf_r+0x28>
 800bee8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800beea:	b01d      	add	sp, #116	; 0x74
 800beec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bef0:	ab03      	add	r3, sp, #12
 800bef2:	9300      	str	r3, [sp, #0]
 800bef4:	462a      	mov	r2, r5
 800bef6:	4b06      	ldr	r3, [pc, #24]	; (800bf10 <_svfiprintf_r+0x1f8>)
 800bef8:	a904      	add	r1, sp, #16
 800befa:	4638      	mov	r0, r7
 800befc:	f7fc fc1e 	bl	800873c <_printf_i>
 800bf00:	e7eb      	b.n	800beda <_svfiprintf_r+0x1c2>
 800bf02:	bf00      	nop
 800bf04:	0801032c 	.word	0x0801032c
 800bf08:	08010336 	.word	0x08010336
 800bf0c:	080081f5 	.word	0x080081f5
 800bf10:	0800bc61 	.word	0x0800bc61
 800bf14:	08010332 	.word	0x08010332

0800bf18 <_sungetc_r>:
 800bf18:	b538      	push	{r3, r4, r5, lr}
 800bf1a:	1c4b      	adds	r3, r1, #1
 800bf1c:	4614      	mov	r4, r2
 800bf1e:	d103      	bne.n	800bf28 <_sungetc_r+0x10>
 800bf20:	f04f 35ff 	mov.w	r5, #4294967295
 800bf24:	4628      	mov	r0, r5
 800bf26:	bd38      	pop	{r3, r4, r5, pc}
 800bf28:	8993      	ldrh	r3, [r2, #12]
 800bf2a:	f023 0320 	bic.w	r3, r3, #32
 800bf2e:	8193      	strh	r3, [r2, #12]
 800bf30:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800bf32:	6852      	ldr	r2, [r2, #4]
 800bf34:	b2cd      	uxtb	r5, r1
 800bf36:	b18b      	cbz	r3, 800bf5c <_sungetc_r+0x44>
 800bf38:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800bf3a:	4293      	cmp	r3, r2
 800bf3c:	dd08      	ble.n	800bf50 <_sungetc_r+0x38>
 800bf3e:	6823      	ldr	r3, [r4, #0]
 800bf40:	1e5a      	subs	r2, r3, #1
 800bf42:	6022      	str	r2, [r4, #0]
 800bf44:	f803 5c01 	strb.w	r5, [r3, #-1]
 800bf48:	6863      	ldr	r3, [r4, #4]
 800bf4a:	3301      	adds	r3, #1
 800bf4c:	6063      	str	r3, [r4, #4]
 800bf4e:	e7e9      	b.n	800bf24 <_sungetc_r+0xc>
 800bf50:	4621      	mov	r1, r4
 800bf52:	f000 fbf1 	bl	800c738 <__submore>
 800bf56:	2800      	cmp	r0, #0
 800bf58:	d0f1      	beq.n	800bf3e <_sungetc_r+0x26>
 800bf5a:	e7e1      	b.n	800bf20 <_sungetc_r+0x8>
 800bf5c:	6921      	ldr	r1, [r4, #16]
 800bf5e:	6823      	ldr	r3, [r4, #0]
 800bf60:	b151      	cbz	r1, 800bf78 <_sungetc_r+0x60>
 800bf62:	4299      	cmp	r1, r3
 800bf64:	d208      	bcs.n	800bf78 <_sungetc_r+0x60>
 800bf66:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800bf6a:	42a9      	cmp	r1, r5
 800bf6c:	d104      	bne.n	800bf78 <_sungetc_r+0x60>
 800bf6e:	3b01      	subs	r3, #1
 800bf70:	3201      	adds	r2, #1
 800bf72:	6023      	str	r3, [r4, #0]
 800bf74:	6062      	str	r2, [r4, #4]
 800bf76:	e7d5      	b.n	800bf24 <_sungetc_r+0xc>
 800bf78:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800bf7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bf80:	6363      	str	r3, [r4, #52]	; 0x34
 800bf82:	2303      	movs	r3, #3
 800bf84:	63a3      	str	r3, [r4, #56]	; 0x38
 800bf86:	4623      	mov	r3, r4
 800bf88:	f803 5f46 	strb.w	r5, [r3, #70]!
 800bf8c:	6023      	str	r3, [r4, #0]
 800bf8e:	2301      	movs	r3, #1
 800bf90:	e7dc      	b.n	800bf4c <_sungetc_r+0x34>

0800bf92 <__ssrefill_r>:
 800bf92:	b510      	push	{r4, lr}
 800bf94:	460c      	mov	r4, r1
 800bf96:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800bf98:	b169      	cbz	r1, 800bfb6 <__ssrefill_r+0x24>
 800bf9a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bf9e:	4299      	cmp	r1, r3
 800bfa0:	d001      	beq.n	800bfa6 <__ssrefill_r+0x14>
 800bfa2:	f7ff fd7d 	bl	800baa0 <_free_r>
 800bfa6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800bfa8:	6063      	str	r3, [r4, #4]
 800bfaa:	2000      	movs	r0, #0
 800bfac:	6360      	str	r0, [r4, #52]	; 0x34
 800bfae:	b113      	cbz	r3, 800bfb6 <__ssrefill_r+0x24>
 800bfb0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800bfb2:	6023      	str	r3, [r4, #0]
 800bfb4:	bd10      	pop	{r4, pc}
 800bfb6:	6923      	ldr	r3, [r4, #16]
 800bfb8:	6023      	str	r3, [r4, #0]
 800bfba:	2300      	movs	r3, #0
 800bfbc:	6063      	str	r3, [r4, #4]
 800bfbe:	89a3      	ldrh	r3, [r4, #12]
 800bfc0:	f043 0320 	orr.w	r3, r3, #32
 800bfc4:	81a3      	strh	r3, [r4, #12]
 800bfc6:	f04f 30ff 	mov.w	r0, #4294967295
 800bfca:	e7f3      	b.n	800bfb4 <__ssrefill_r+0x22>

0800bfcc <__ssvfiscanf_r>:
 800bfcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfd0:	460c      	mov	r4, r1
 800bfd2:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800bfd6:	2100      	movs	r1, #0
 800bfd8:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800bfdc:	49a6      	ldr	r1, [pc, #664]	; (800c278 <__ssvfiscanf_r+0x2ac>)
 800bfde:	91a0      	str	r1, [sp, #640]	; 0x280
 800bfe0:	f10d 0804 	add.w	r8, sp, #4
 800bfe4:	49a5      	ldr	r1, [pc, #660]	; (800c27c <__ssvfiscanf_r+0x2b0>)
 800bfe6:	4fa6      	ldr	r7, [pc, #664]	; (800c280 <__ssvfiscanf_r+0x2b4>)
 800bfe8:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800c284 <__ssvfiscanf_r+0x2b8>
 800bfec:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800bff0:	4606      	mov	r6, r0
 800bff2:	91a1      	str	r1, [sp, #644]	; 0x284
 800bff4:	9300      	str	r3, [sp, #0]
 800bff6:	7813      	ldrb	r3, [r2, #0]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	f000 815a 	beq.w	800c2b2 <__ssvfiscanf_r+0x2e6>
 800bffe:	5dd9      	ldrb	r1, [r3, r7]
 800c000:	f011 0108 	ands.w	r1, r1, #8
 800c004:	f102 0501 	add.w	r5, r2, #1
 800c008:	d019      	beq.n	800c03e <__ssvfiscanf_r+0x72>
 800c00a:	6863      	ldr	r3, [r4, #4]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	dd0f      	ble.n	800c030 <__ssvfiscanf_r+0x64>
 800c010:	6823      	ldr	r3, [r4, #0]
 800c012:	781a      	ldrb	r2, [r3, #0]
 800c014:	5cba      	ldrb	r2, [r7, r2]
 800c016:	0712      	lsls	r2, r2, #28
 800c018:	d401      	bmi.n	800c01e <__ssvfiscanf_r+0x52>
 800c01a:	462a      	mov	r2, r5
 800c01c:	e7eb      	b.n	800bff6 <__ssvfiscanf_r+0x2a>
 800c01e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c020:	3201      	adds	r2, #1
 800c022:	9245      	str	r2, [sp, #276]	; 0x114
 800c024:	6862      	ldr	r2, [r4, #4]
 800c026:	3301      	adds	r3, #1
 800c028:	3a01      	subs	r2, #1
 800c02a:	6062      	str	r2, [r4, #4]
 800c02c:	6023      	str	r3, [r4, #0]
 800c02e:	e7ec      	b.n	800c00a <__ssvfiscanf_r+0x3e>
 800c030:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c032:	4621      	mov	r1, r4
 800c034:	4630      	mov	r0, r6
 800c036:	4798      	blx	r3
 800c038:	2800      	cmp	r0, #0
 800c03a:	d0e9      	beq.n	800c010 <__ssvfiscanf_r+0x44>
 800c03c:	e7ed      	b.n	800c01a <__ssvfiscanf_r+0x4e>
 800c03e:	2b25      	cmp	r3, #37	; 0x25
 800c040:	d012      	beq.n	800c068 <__ssvfiscanf_r+0x9c>
 800c042:	469a      	mov	sl, r3
 800c044:	6863      	ldr	r3, [r4, #4]
 800c046:	2b00      	cmp	r3, #0
 800c048:	f340 8091 	ble.w	800c16e <__ssvfiscanf_r+0x1a2>
 800c04c:	6822      	ldr	r2, [r4, #0]
 800c04e:	7813      	ldrb	r3, [r2, #0]
 800c050:	4553      	cmp	r3, sl
 800c052:	f040 812e 	bne.w	800c2b2 <__ssvfiscanf_r+0x2e6>
 800c056:	6863      	ldr	r3, [r4, #4]
 800c058:	3b01      	subs	r3, #1
 800c05a:	6063      	str	r3, [r4, #4]
 800c05c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800c05e:	3201      	adds	r2, #1
 800c060:	3301      	adds	r3, #1
 800c062:	6022      	str	r2, [r4, #0]
 800c064:	9345      	str	r3, [sp, #276]	; 0x114
 800c066:	e7d8      	b.n	800c01a <__ssvfiscanf_r+0x4e>
 800c068:	9141      	str	r1, [sp, #260]	; 0x104
 800c06a:	9143      	str	r1, [sp, #268]	; 0x10c
 800c06c:	7853      	ldrb	r3, [r2, #1]
 800c06e:	2b2a      	cmp	r3, #42	; 0x2a
 800c070:	bf02      	ittt	eq
 800c072:	2310      	moveq	r3, #16
 800c074:	1c95      	addeq	r5, r2, #2
 800c076:	9341      	streq	r3, [sp, #260]	; 0x104
 800c078:	220a      	movs	r2, #10
 800c07a:	46aa      	mov	sl, r5
 800c07c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800c080:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800c084:	2b09      	cmp	r3, #9
 800c086:	d91d      	bls.n	800c0c4 <__ssvfiscanf_r+0xf8>
 800c088:	487e      	ldr	r0, [pc, #504]	; (800c284 <__ssvfiscanf_r+0x2b8>)
 800c08a:	2203      	movs	r2, #3
 800c08c:	f7f4 f8c0 	bl	8000210 <memchr>
 800c090:	b140      	cbz	r0, 800c0a4 <__ssvfiscanf_r+0xd8>
 800c092:	2301      	movs	r3, #1
 800c094:	eba0 0009 	sub.w	r0, r0, r9
 800c098:	fa03 f000 	lsl.w	r0, r3, r0
 800c09c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c09e:	4318      	orrs	r0, r3
 800c0a0:	9041      	str	r0, [sp, #260]	; 0x104
 800c0a2:	4655      	mov	r5, sl
 800c0a4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c0a8:	2b78      	cmp	r3, #120	; 0x78
 800c0aa:	d806      	bhi.n	800c0ba <__ssvfiscanf_r+0xee>
 800c0ac:	2b57      	cmp	r3, #87	; 0x57
 800c0ae:	d810      	bhi.n	800c0d2 <__ssvfiscanf_r+0x106>
 800c0b0:	2b25      	cmp	r3, #37	; 0x25
 800c0b2:	d0c6      	beq.n	800c042 <__ssvfiscanf_r+0x76>
 800c0b4:	d856      	bhi.n	800c164 <__ssvfiscanf_r+0x198>
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d064      	beq.n	800c184 <__ssvfiscanf_r+0x1b8>
 800c0ba:	2303      	movs	r3, #3
 800c0bc:	9347      	str	r3, [sp, #284]	; 0x11c
 800c0be:	230a      	movs	r3, #10
 800c0c0:	9342      	str	r3, [sp, #264]	; 0x108
 800c0c2:	e071      	b.n	800c1a8 <__ssvfiscanf_r+0x1dc>
 800c0c4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800c0c6:	fb02 1103 	mla	r1, r2, r3, r1
 800c0ca:	3930      	subs	r1, #48	; 0x30
 800c0cc:	9143      	str	r1, [sp, #268]	; 0x10c
 800c0ce:	4655      	mov	r5, sl
 800c0d0:	e7d3      	b.n	800c07a <__ssvfiscanf_r+0xae>
 800c0d2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800c0d6:	2a20      	cmp	r2, #32
 800c0d8:	d8ef      	bhi.n	800c0ba <__ssvfiscanf_r+0xee>
 800c0da:	a101      	add	r1, pc, #4	; (adr r1, 800c0e0 <__ssvfiscanf_r+0x114>)
 800c0dc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800c0e0:	0800c193 	.word	0x0800c193
 800c0e4:	0800c0bb 	.word	0x0800c0bb
 800c0e8:	0800c0bb 	.word	0x0800c0bb
 800c0ec:	0800c1f1 	.word	0x0800c1f1
 800c0f0:	0800c0bb 	.word	0x0800c0bb
 800c0f4:	0800c0bb 	.word	0x0800c0bb
 800c0f8:	0800c0bb 	.word	0x0800c0bb
 800c0fc:	0800c0bb 	.word	0x0800c0bb
 800c100:	0800c0bb 	.word	0x0800c0bb
 800c104:	0800c0bb 	.word	0x0800c0bb
 800c108:	0800c0bb 	.word	0x0800c0bb
 800c10c:	0800c207 	.word	0x0800c207
 800c110:	0800c1dd 	.word	0x0800c1dd
 800c114:	0800c16b 	.word	0x0800c16b
 800c118:	0800c16b 	.word	0x0800c16b
 800c11c:	0800c16b 	.word	0x0800c16b
 800c120:	0800c0bb 	.word	0x0800c0bb
 800c124:	0800c1e1 	.word	0x0800c1e1
 800c128:	0800c0bb 	.word	0x0800c0bb
 800c12c:	0800c0bb 	.word	0x0800c0bb
 800c130:	0800c0bb 	.word	0x0800c0bb
 800c134:	0800c0bb 	.word	0x0800c0bb
 800c138:	0800c217 	.word	0x0800c217
 800c13c:	0800c1e9 	.word	0x0800c1e9
 800c140:	0800c18b 	.word	0x0800c18b
 800c144:	0800c0bb 	.word	0x0800c0bb
 800c148:	0800c0bb 	.word	0x0800c0bb
 800c14c:	0800c213 	.word	0x0800c213
 800c150:	0800c0bb 	.word	0x0800c0bb
 800c154:	0800c1dd 	.word	0x0800c1dd
 800c158:	0800c0bb 	.word	0x0800c0bb
 800c15c:	0800c0bb 	.word	0x0800c0bb
 800c160:	0800c193 	.word	0x0800c193
 800c164:	3b45      	subs	r3, #69	; 0x45
 800c166:	2b02      	cmp	r3, #2
 800c168:	d8a7      	bhi.n	800c0ba <__ssvfiscanf_r+0xee>
 800c16a:	2305      	movs	r3, #5
 800c16c:	e01b      	b.n	800c1a6 <__ssvfiscanf_r+0x1da>
 800c16e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c170:	4621      	mov	r1, r4
 800c172:	4630      	mov	r0, r6
 800c174:	4798      	blx	r3
 800c176:	2800      	cmp	r0, #0
 800c178:	f43f af68 	beq.w	800c04c <__ssvfiscanf_r+0x80>
 800c17c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c17e:	2800      	cmp	r0, #0
 800c180:	f040 808d 	bne.w	800c29e <__ssvfiscanf_r+0x2d2>
 800c184:	f04f 30ff 	mov.w	r0, #4294967295
 800c188:	e08f      	b.n	800c2aa <__ssvfiscanf_r+0x2de>
 800c18a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c18c:	f042 0220 	orr.w	r2, r2, #32
 800c190:	9241      	str	r2, [sp, #260]	; 0x104
 800c192:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800c194:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c198:	9241      	str	r2, [sp, #260]	; 0x104
 800c19a:	2210      	movs	r2, #16
 800c19c:	2b6f      	cmp	r3, #111	; 0x6f
 800c19e:	9242      	str	r2, [sp, #264]	; 0x108
 800c1a0:	bf34      	ite	cc
 800c1a2:	2303      	movcc	r3, #3
 800c1a4:	2304      	movcs	r3, #4
 800c1a6:	9347      	str	r3, [sp, #284]	; 0x11c
 800c1a8:	6863      	ldr	r3, [r4, #4]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	dd42      	ble.n	800c234 <__ssvfiscanf_r+0x268>
 800c1ae:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c1b0:	0659      	lsls	r1, r3, #25
 800c1b2:	d404      	bmi.n	800c1be <__ssvfiscanf_r+0x1f2>
 800c1b4:	6823      	ldr	r3, [r4, #0]
 800c1b6:	781a      	ldrb	r2, [r3, #0]
 800c1b8:	5cba      	ldrb	r2, [r7, r2]
 800c1ba:	0712      	lsls	r2, r2, #28
 800c1bc:	d441      	bmi.n	800c242 <__ssvfiscanf_r+0x276>
 800c1be:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800c1c0:	2b02      	cmp	r3, #2
 800c1c2:	dc50      	bgt.n	800c266 <__ssvfiscanf_r+0x29a>
 800c1c4:	466b      	mov	r3, sp
 800c1c6:	4622      	mov	r2, r4
 800c1c8:	a941      	add	r1, sp, #260	; 0x104
 800c1ca:	4630      	mov	r0, r6
 800c1cc:	f000 f876 	bl	800c2bc <_scanf_chars>
 800c1d0:	2801      	cmp	r0, #1
 800c1d2:	d06e      	beq.n	800c2b2 <__ssvfiscanf_r+0x2e6>
 800c1d4:	2802      	cmp	r0, #2
 800c1d6:	f47f af20 	bne.w	800c01a <__ssvfiscanf_r+0x4e>
 800c1da:	e7cf      	b.n	800c17c <__ssvfiscanf_r+0x1b0>
 800c1dc:	220a      	movs	r2, #10
 800c1de:	e7dd      	b.n	800c19c <__ssvfiscanf_r+0x1d0>
 800c1e0:	2300      	movs	r3, #0
 800c1e2:	9342      	str	r3, [sp, #264]	; 0x108
 800c1e4:	2303      	movs	r3, #3
 800c1e6:	e7de      	b.n	800c1a6 <__ssvfiscanf_r+0x1da>
 800c1e8:	2308      	movs	r3, #8
 800c1ea:	9342      	str	r3, [sp, #264]	; 0x108
 800c1ec:	2304      	movs	r3, #4
 800c1ee:	e7da      	b.n	800c1a6 <__ssvfiscanf_r+0x1da>
 800c1f0:	4629      	mov	r1, r5
 800c1f2:	4640      	mov	r0, r8
 800c1f4:	f000 f9e0 	bl	800c5b8 <__sccl>
 800c1f8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c1fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c1fe:	9341      	str	r3, [sp, #260]	; 0x104
 800c200:	4605      	mov	r5, r0
 800c202:	2301      	movs	r3, #1
 800c204:	e7cf      	b.n	800c1a6 <__ssvfiscanf_r+0x1da>
 800c206:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800c208:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c20c:	9341      	str	r3, [sp, #260]	; 0x104
 800c20e:	2300      	movs	r3, #0
 800c210:	e7c9      	b.n	800c1a6 <__ssvfiscanf_r+0x1da>
 800c212:	2302      	movs	r3, #2
 800c214:	e7c7      	b.n	800c1a6 <__ssvfiscanf_r+0x1da>
 800c216:	9841      	ldr	r0, [sp, #260]	; 0x104
 800c218:	06c3      	lsls	r3, r0, #27
 800c21a:	f53f aefe 	bmi.w	800c01a <__ssvfiscanf_r+0x4e>
 800c21e:	9b00      	ldr	r3, [sp, #0]
 800c220:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c222:	1d19      	adds	r1, r3, #4
 800c224:	9100      	str	r1, [sp, #0]
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	f010 0f01 	tst.w	r0, #1
 800c22c:	bf14      	ite	ne
 800c22e:	801a      	strhne	r2, [r3, #0]
 800c230:	601a      	streq	r2, [r3, #0]
 800c232:	e6f2      	b.n	800c01a <__ssvfiscanf_r+0x4e>
 800c234:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c236:	4621      	mov	r1, r4
 800c238:	4630      	mov	r0, r6
 800c23a:	4798      	blx	r3
 800c23c:	2800      	cmp	r0, #0
 800c23e:	d0b6      	beq.n	800c1ae <__ssvfiscanf_r+0x1e2>
 800c240:	e79c      	b.n	800c17c <__ssvfiscanf_r+0x1b0>
 800c242:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800c244:	3201      	adds	r2, #1
 800c246:	9245      	str	r2, [sp, #276]	; 0x114
 800c248:	6862      	ldr	r2, [r4, #4]
 800c24a:	3a01      	subs	r2, #1
 800c24c:	2a00      	cmp	r2, #0
 800c24e:	6062      	str	r2, [r4, #4]
 800c250:	dd02      	ble.n	800c258 <__ssvfiscanf_r+0x28c>
 800c252:	3301      	adds	r3, #1
 800c254:	6023      	str	r3, [r4, #0]
 800c256:	e7ad      	b.n	800c1b4 <__ssvfiscanf_r+0x1e8>
 800c258:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800c25a:	4621      	mov	r1, r4
 800c25c:	4630      	mov	r0, r6
 800c25e:	4798      	blx	r3
 800c260:	2800      	cmp	r0, #0
 800c262:	d0a7      	beq.n	800c1b4 <__ssvfiscanf_r+0x1e8>
 800c264:	e78a      	b.n	800c17c <__ssvfiscanf_r+0x1b0>
 800c266:	2b04      	cmp	r3, #4
 800c268:	dc0e      	bgt.n	800c288 <__ssvfiscanf_r+0x2bc>
 800c26a:	466b      	mov	r3, sp
 800c26c:	4622      	mov	r2, r4
 800c26e:	a941      	add	r1, sp, #260	; 0x104
 800c270:	4630      	mov	r0, r6
 800c272:	f000 f87d 	bl	800c370 <_scanf_i>
 800c276:	e7ab      	b.n	800c1d0 <__ssvfiscanf_r+0x204>
 800c278:	0800bf19 	.word	0x0800bf19
 800c27c:	0800bf93 	.word	0x0800bf93
 800c280:	0800ffc9 	.word	0x0800ffc9
 800c284:	08010332 	.word	0x08010332
 800c288:	4b0b      	ldr	r3, [pc, #44]	; (800c2b8 <__ssvfiscanf_r+0x2ec>)
 800c28a:	2b00      	cmp	r3, #0
 800c28c:	f43f aec5 	beq.w	800c01a <__ssvfiscanf_r+0x4e>
 800c290:	466b      	mov	r3, sp
 800c292:	4622      	mov	r2, r4
 800c294:	a941      	add	r1, sp, #260	; 0x104
 800c296:	4630      	mov	r0, r6
 800c298:	f7fc fb76 	bl	8008988 <_scanf_float>
 800c29c:	e798      	b.n	800c1d0 <__ssvfiscanf_r+0x204>
 800c29e:	89a3      	ldrh	r3, [r4, #12]
 800c2a0:	f013 0f40 	tst.w	r3, #64	; 0x40
 800c2a4:	bf18      	it	ne
 800c2a6:	f04f 30ff 	movne.w	r0, #4294967295
 800c2aa:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800c2ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2b2:	9844      	ldr	r0, [sp, #272]	; 0x110
 800c2b4:	e7f9      	b.n	800c2aa <__ssvfiscanf_r+0x2de>
 800c2b6:	bf00      	nop
 800c2b8:	08008989 	.word	0x08008989

0800c2bc <_scanf_chars>:
 800c2bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c2c0:	4615      	mov	r5, r2
 800c2c2:	688a      	ldr	r2, [r1, #8]
 800c2c4:	4680      	mov	r8, r0
 800c2c6:	460c      	mov	r4, r1
 800c2c8:	b932      	cbnz	r2, 800c2d8 <_scanf_chars+0x1c>
 800c2ca:	698a      	ldr	r2, [r1, #24]
 800c2cc:	2a00      	cmp	r2, #0
 800c2ce:	bf0c      	ite	eq
 800c2d0:	2201      	moveq	r2, #1
 800c2d2:	f04f 32ff 	movne.w	r2, #4294967295
 800c2d6:	608a      	str	r2, [r1, #8]
 800c2d8:	6822      	ldr	r2, [r4, #0]
 800c2da:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800c36c <_scanf_chars+0xb0>
 800c2de:	06d1      	lsls	r1, r2, #27
 800c2e0:	bf5f      	itttt	pl
 800c2e2:	681a      	ldrpl	r2, [r3, #0]
 800c2e4:	1d11      	addpl	r1, r2, #4
 800c2e6:	6019      	strpl	r1, [r3, #0]
 800c2e8:	6816      	ldrpl	r6, [r2, #0]
 800c2ea:	2700      	movs	r7, #0
 800c2ec:	69a0      	ldr	r0, [r4, #24]
 800c2ee:	b188      	cbz	r0, 800c314 <_scanf_chars+0x58>
 800c2f0:	2801      	cmp	r0, #1
 800c2f2:	d107      	bne.n	800c304 <_scanf_chars+0x48>
 800c2f4:	682a      	ldr	r2, [r5, #0]
 800c2f6:	7811      	ldrb	r1, [r2, #0]
 800c2f8:	6962      	ldr	r2, [r4, #20]
 800c2fa:	5c52      	ldrb	r2, [r2, r1]
 800c2fc:	b952      	cbnz	r2, 800c314 <_scanf_chars+0x58>
 800c2fe:	2f00      	cmp	r7, #0
 800c300:	d031      	beq.n	800c366 <_scanf_chars+0xaa>
 800c302:	e022      	b.n	800c34a <_scanf_chars+0x8e>
 800c304:	2802      	cmp	r0, #2
 800c306:	d120      	bne.n	800c34a <_scanf_chars+0x8e>
 800c308:	682b      	ldr	r3, [r5, #0]
 800c30a:	781b      	ldrb	r3, [r3, #0]
 800c30c:	f813 3009 	ldrb.w	r3, [r3, r9]
 800c310:	071b      	lsls	r3, r3, #28
 800c312:	d41a      	bmi.n	800c34a <_scanf_chars+0x8e>
 800c314:	6823      	ldr	r3, [r4, #0]
 800c316:	06da      	lsls	r2, r3, #27
 800c318:	bf5e      	ittt	pl
 800c31a:	682b      	ldrpl	r3, [r5, #0]
 800c31c:	781b      	ldrbpl	r3, [r3, #0]
 800c31e:	f806 3b01 	strbpl.w	r3, [r6], #1
 800c322:	682a      	ldr	r2, [r5, #0]
 800c324:	686b      	ldr	r3, [r5, #4]
 800c326:	3201      	adds	r2, #1
 800c328:	602a      	str	r2, [r5, #0]
 800c32a:	68a2      	ldr	r2, [r4, #8]
 800c32c:	3b01      	subs	r3, #1
 800c32e:	3a01      	subs	r2, #1
 800c330:	606b      	str	r3, [r5, #4]
 800c332:	3701      	adds	r7, #1
 800c334:	60a2      	str	r2, [r4, #8]
 800c336:	b142      	cbz	r2, 800c34a <_scanf_chars+0x8e>
 800c338:	2b00      	cmp	r3, #0
 800c33a:	dcd7      	bgt.n	800c2ec <_scanf_chars+0x30>
 800c33c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c340:	4629      	mov	r1, r5
 800c342:	4640      	mov	r0, r8
 800c344:	4798      	blx	r3
 800c346:	2800      	cmp	r0, #0
 800c348:	d0d0      	beq.n	800c2ec <_scanf_chars+0x30>
 800c34a:	6823      	ldr	r3, [r4, #0]
 800c34c:	f013 0310 	ands.w	r3, r3, #16
 800c350:	d105      	bne.n	800c35e <_scanf_chars+0xa2>
 800c352:	68e2      	ldr	r2, [r4, #12]
 800c354:	3201      	adds	r2, #1
 800c356:	60e2      	str	r2, [r4, #12]
 800c358:	69a2      	ldr	r2, [r4, #24]
 800c35a:	b102      	cbz	r2, 800c35e <_scanf_chars+0xa2>
 800c35c:	7033      	strb	r3, [r6, #0]
 800c35e:	6923      	ldr	r3, [r4, #16]
 800c360:	443b      	add	r3, r7
 800c362:	6123      	str	r3, [r4, #16]
 800c364:	2000      	movs	r0, #0
 800c366:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c36a:	bf00      	nop
 800c36c:	0800ffc9 	.word	0x0800ffc9

0800c370 <_scanf_i>:
 800c370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c374:	4698      	mov	r8, r3
 800c376:	4b76      	ldr	r3, [pc, #472]	; (800c550 <_scanf_i+0x1e0>)
 800c378:	460c      	mov	r4, r1
 800c37a:	4682      	mov	sl, r0
 800c37c:	4616      	mov	r6, r2
 800c37e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800c382:	b087      	sub	sp, #28
 800c384:	ab03      	add	r3, sp, #12
 800c386:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800c38a:	4b72      	ldr	r3, [pc, #456]	; (800c554 <_scanf_i+0x1e4>)
 800c38c:	69a1      	ldr	r1, [r4, #24]
 800c38e:	4a72      	ldr	r2, [pc, #456]	; (800c558 <_scanf_i+0x1e8>)
 800c390:	2903      	cmp	r1, #3
 800c392:	bf18      	it	ne
 800c394:	461a      	movne	r2, r3
 800c396:	68a3      	ldr	r3, [r4, #8]
 800c398:	9201      	str	r2, [sp, #4]
 800c39a:	1e5a      	subs	r2, r3, #1
 800c39c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800c3a0:	bf88      	it	hi
 800c3a2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800c3a6:	4627      	mov	r7, r4
 800c3a8:	bf82      	ittt	hi
 800c3aa:	eb03 0905 	addhi.w	r9, r3, r5
 800c3ae:	f240 135d 	movwhi	r3, #349	; 0x15d
 800c3b2:	60a3      	strhi	r3, [r4, #8]
 800c3b4:	f857 3b1c 	ldr.w	r3, [r7], #28
 800c3b8:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800c3bc:	bf98      	it	ls
 800c3be:	f04f 0900 	movls.w	r9, #0
 800c3c2:	6023      	str	r3, [r4, #0]
 800c3c4:	463d      	mov	r5, r7
 800c3c6:	f04f 0b00 	mov.w	fp, #0
 800c3ca:	6831      	ldr	r1, [r6, #0]
 800c3cc:	ab03      	add	r3, sp, #12
 800c3ce:	7809      	ldrb	r1, [r1, #0]
 800c3d0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800c3d4:	2202      	movs	r2, #2
 800c3d6:	f7f3 ff1b 	bl	8000210 <memchr>
 800c3da:	b328      	cbz	r0, 800c428 <_scanf_i+0xb8>
 800c3dc:	f1bb 0f01 	cmp.w	fp, #1
 800c3e0:	d159      	bne.n	800c496 <_scanf_i+0x126>
 800c3e2:	6862      	ldr	r2, [r4, #4]
 800c3e4:	b92a      	cbnz	r2, 800c3f2 <_scanf_i+0x82>
 800c3e6:	6822      	ldr	r2, [r4, #0]
 800c3e8:	2308      	movs	r3, #8
 800c3ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c3ee:	6063      	str	r3, [r4, #4]
 800c3f0:	6022      	str	r2, [r4, #0]
 800c3f2:	6822      	ldr	r2, [r4, #0]
 800c3f4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800c3f8:	6022      	str	r2, [r4, #0]
 800c3fa:	68a2      	ldr	r2, [r4, #8]
 800c3fc:	1e51      	subs	r1, r2, #1
 800c3fe:	60a1      	str	r1, [r4, #8]
 800c400:	b192      	cbz	r2, 800c428 <_scanf_i+0xb8>
 800c402:	6832      	ldr	r2, [r6, #0]
 800c404:	1c51      	adds	r1, r2, #1
 800c406:	6031      	str	r1, [r6, #0]
 800c408:	7812      	ldrb	r2, [r2, #0]
 800c40a:	f805 2b01 	strb.w	r2, [r5], #1
 800c40e:	6872      	ldr	r2, [r6, #4]
 800c410:	3a01      	subs	r2, #1
 800c412:	2a00      	cmp	r2, #0
 800c414:	6072      	str	r2, [r6, #4]
 800c416:	dc07      	bgt.n	800c428 <_scanf_i+0xb8>
 800c418:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800c41c:	4631      	mov	r1, r6
 800c41e:	4650      	mov	r0, sl
 800c420:	4790      	blx	r2
 800c422:	2800      	cmp	r0, #0
 800c424:	f040 8085 	bne.w	800c532 <_scanf_i+0x1c2>
 800c428:	f10b 0b01 	add.w	fp, fp, #1
 800c42c:	f1bb 0f03 	cmp.w	fp, #3
 800c430:	d1cb      	bne.n	800c3ca <_scanf_i+0x5a>
 800c432:	6863      	ldr	r3, [r4, #4]
 800c434:	b90b      	cbnz	r3, 800c43a <_scanf_i+0xca>
 800c436:	230a      	movs	r3, #10
 800c438:	6063      	str	r3, [r4, #4]
 800c43a:	6863      	ldr	r3, [r4, #4]
 800c43c:	4947      	ldr	r1, [pc, #284]	; (800c55c <_scanf_i+0x1ec>)
 800c43e:	6960      	ldr	r0, [r4, #20]
 800c440:	1ac9      	subs	r1, r1, r3
 800c442:	f000 f8b9 	bl	800c5b8 <__sccl>
 800c446:	f04f 0b00 	mov.w	fp, #0
 800c44a:	68a3      	ldr	r3, [r4, #8]
 800c44c:	6822      	ldr	r2, [r4, #0]
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d03d      	beq.n	800c4ce <_scanf_i+0x15e>
 800c452:	6831      	ldr	r1, [r6, #0]
 800c454:	6960      	ldr	r0, [r4, #20]
 800c456:	f891 c000 	ldrb.w	ip, [r1]
 800c45a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800c45e:	2800      	cmp	r0, #0
 800c460:	d035      	beq.n	800c4ce <_scanf_i+0x15e>
 800c462:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800c466:	d124      	bne.n	800c4b2 <_scanf_i+0x142>
 800c468:	0510      	lsls	r0, r2, #20
 800c46a:	d522      	bpl.n	800c4b2 <_scanf_i+0x142>
 800c46c:	f10b 0b01 	add.w	fp, fp, #1
 800c470:	f1b9 0f00 	cmp.w	r9, #0
 800c474:	d003      	beq.n	800c47e <_scanf_i+0x10e>
 800c476:	3301      	adds	r3, #1
 800c478:	f109 39ff 	add.w	r9, r9, #4294967295
 800c47c:	60a3      	str	r3, [r4, #8]
 800c47e:	6873      	ldr	r3, [r6, #4]
 800c480:	3b01      	subs	r3, #1
 800c482:	2b00      	cmp	r3, #0
 800c484:	6073      	str	r3, [r6, #4]
 800c486:	dd1b      	ble.n	800c4c0 <_scanf_i+0x150>
 800c488:	6833      	ldr	r3, [r6, #0]
 800c48a:	3301      	adds	r3, #1
 800c48c:	6033      	str	r3, [r6, #0]
 800c48e:	68a3      	ldr	r3, [r4, #8]
 800c490:	3b01      	subs	r3, #1
 800c492:	60a3      	str	r3, [r4, #8]
 800c494:	e7d9      	b.n	800c44a <_scanf_i+0xda>
 800c496:	f1bb 0f02 	cmp.w	fp, #2
 800c49a:	d1ae      	bne.n	800c3fa <_scanf_i+0x8a>
 800c49c:	6822      	ldr	r2, [r4, #0]
 800c49e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800c4a2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800c4a6:	d1bf      	bne.n	800c428 <_scanf_i+0xb8>
 800c4a8:	2310      	movs	r3, #16
 800c4aa:	6063      	str	r3, [r4, #4]
 800c4ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c4b0:	e7a2      	b.n	800c3f8 <_scanf_i+0x88>
 800c4b2:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800c4b6:	6022      	str	r2, [r4, #0]
 800c4b8:	780b      	ldrb	r3, [r1, #0]
 800c4ba:	f805 3b01 	strb.w	r3, [r5], #1
 800c4be:	e7de      	b.n	800c47e <_scanf_i+0x10e>
 800c4c0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800c4c4:	4631      	mov	r1, r6
 800c4c6:	4650      	mov	r0, sl
 800c4c8:	4798      	blx	r3
 800c4ca:	2800      	cmp	r0, #0
 800c4cc:	d0df      	beq.n	800c48e <_scanf_i+0x11e>
 800c4ce:	6823      	ldr	r3, [r4, #0]
 800c4d0:	05db      	lsls	r3, r3, #23
 800c4d2:	d50d      	bpl.n	800c4f0 <_scanf_i+0x180>
 800c4d4:	42bd      	cmp	r5, r7
 800c4d6:	d909      	bls.n	800c4ec <_scanf_i+0x17c>
 800c4d8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800c4dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800c4e0:	4632      	mov	r2, r6
 800c4e2:	4650      	mov	r0, sl
 800c4e4:	4798      	blx	r3
 800c4e6:	f105 39ff 	add.w	r9, r5, #4294967295
 800c4ea:	464d      	mov	r5, r9
 800c4ec:	42bd      	cmp	r5, r7
 800c4ee:	d02d      	beq.n	800c54c <_scanf_i+0x1dc>
 800c4f0:	6822      	ldr	r2, [r4, #0]
 800c4f2:	f012 0210 	ands.w	r2, r2, #16
 800c4f6:	d113      	bne.n	800c520 <_scanf_i+0x1b0>
 800c4f8:	702a      	strb	r2, [r5, #0]
 800c4fa:	6863      	ldr	r3, [r4, #4]
 800c4fc:	9e01      	ldr	r6, [sp, #4]
 800c4fe:	4639      	mov	r1, r7
 800c500:	4650      	mov	r0, sl
 800c502:	47b0      	blx	r6
 800c504:	6821      	ldr	r1, [r4, #0]
 800c506:	f8d8 3000 	ldr.w	r3, [r8]
 800c50a:	f011 0f20 	tst.w	r1, #32
 800c50e:	d013      	beq.n	800c538 <_scanf_i+0x1c8>
 800c510:	1d1a      	adds	r2, r3, #4
 800c512:	f8c8 2000 	str.w	r2, [r8]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	6018      	str	r0, [r3, #0]
 800c51a:	68e3      	ldr	r3, [r4, #12]
 800c51c:	3301      	adds	r3, #1
 800c51e:	60e3      	str	r3, [r4, #12]
 800c520:	1bed      	subs	r5, r5, r7
 800c522:	44ab      	add	fp, r5
 800c524:	6925      	ldr	r5, [r4, #16]
 800c526:	445d      	add	r5, fp
 800c528:	6125      	str	r5, [r4, #16]
 800c52a:	2000      	movs	r0, #0
 800c52c:	b007      	add	sp, #28
 800c52e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c532:	f04f 0b00 	mov.w	fp, #0
 800c536:	e7ca      	b.n	800c4ce <_scanf_i+0x15e>
 800c538:	1d1a      	adds	r2, r3, #4
 800c53a:	f8c8 2000 	str.w	r2, [r8]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	f011 0f01 	tst.w	r1, #1
 800c544:	bf14      	ite	ne
 800c546:	8018      	strhne	r0, [r3, #0]
 800c548:	6018      	streq	r0, [r3, #0]
 800c54a:	e7e6      	b.n	800c51a <_scanf_i+0x1aa>
 800c54c:	2001      	movs	r0, #1
 800c54e:	e7ed      	b.n	800c52c <_scanf_i+0x1bc>
 800c550:	0800ff2c 	.word	0x0800ff2c
 800c554:	0800c735 	.word	0x0800c735
 800c558:	08009c45 	.word	0x08009c45
 800c55c:	08010356 	.word	0x08010356

0800c560 <_read_r>:
 800c560:	b538      	push	{r3, r4, r5, lr}
 800c562:	4d07      	ldr	r5, [pc, #28]	; (800c580 <_read_r+0x20>)
 800c564:	4604      	mov	r4, r0
 800c566:	4608      	mov	r0, r1
 800c568:	4611      	mov	r1, r2
 800c56a:	2200      	movs	r2, #0
 800c56c:	602a      	str	r2, [r5, #0]
 800c56e:	461a      	mov	r2, r3
 800c570:	f7f8 fd95 	bl	800509e <_read>
 800c574:	1c43      	adds	r3, r0, #1
 800c576:	d102      	bne.n	800c57e <_read_r+0x1e>
 800c578:	682b      	ldr	r3, [r5, #0]
 800c57a:	b103      	cbz	r3, 800c57e <_read_r+0x1e>
 800c57c:	6023      	str	r3, [r4, #0]
 800c57e:	bd38      	pop	{r3, r4, r5, pc}
 800c580:	20009d08 	.word	0x20009d08
 800c584:	00000000 	.word	0x00000000

0800c588 <nan>:
 800c588:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800c590 <nan+0x8>
 800c58c:	4770      	bx	lr
 800c58e:	bf00      	nop
 800c590:	00000000 	.word	0x00000000
 800c594:	7ff80000 	.word	0x7ff80000

0800c598 <_sbrk_r>:
 800c598:	b538      	push	{r3, r4, r5, lr}
 800c59a:	4d06      	ldr	r5, [pc, #24]	; (800c5b4 <_sbrk_r+0x1c>)
 800c59c:	2300      	movs	r3, #0
 800c59e:	4604      	mov	r4, r0
 800c5a0:	4608      	mov	r0, r1
 800c5a2:	602b      	str	r3, [r5, #0]
 800c5a4:	f7f8 fde8 	bl	8005178 <_sbrk>
 800c5a8:	1c43      	adds	r3, r0, #1
 800c5aa:	d102      	bne.n	800c5b2 <_sbrk_r+0x1a>
 800c5ac:	682b      	ldr	r3, [r5, #0]
 800c5ae:	b103      	cbz	r3, 800c5b2 <_sbrk_r+0x1a>
 800c5b0:	6023      	str	r3, [r4, #0]
 800c5b2:	bd38      	pop	{r3, r4, r5, pc}
 800c5b4:	20009d08 	.word	0x20009d08

0800c5b8 <__sccl>:
 800c5b8:	b570      	push	{r4, r5, r6, lr}
 800c5ba:	780b      	ldrb	r3, [r1, #0]
 800c5bc:	4604      	mov	r4, r0
 800c5be:	2b5e      	cmp	r3, #94	; 0x5e
 800c5c0:	bf0b      	itete	eq
 800c5c2:	784b      	ldrbeq	r3, [r1, #1]
 800c5c4:	1c48      	addne	r0, r1, #1
 800c5c6:	1c88      	addeq	r0, r1, #2
 800c5c8:	2200      	movne	r2, #0
 800c5ca:	bf08      	it	eq
 800c5cc:	2201      	moveq	r2, #1
 800c5ce:	1e61      	subs	r1, r4, #1
 800c5d0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800c5d4:	f801 2f01 	strb.w	r2, [r1, #1]!
 800c5d8:	42a9      	cmp	r1, r5
 800c5da:	d1fb      	bne.n	800c5d4 <__sccl+0x1c>
 800c5dc:	b90b      	cbnz	r3, 800c5e2 <__sccl+0x2a>
 800c5de:	3801      	subs	r0, #1
 800c5e0:	bd70      	pop	{r4, r5, r6, pc}
 800c5e2:	f082 0201 	eor.w	r2, r2, #1
 800c5e6:	54e2      	strb	r2, [r4, r3]
 800c5e8:	4605      	mov	r5, r0
 800c5ea:	4628      	mov	r0, r5
 800c5ec:	f810 1b01 	ldrb.w	r1, [r0], #1
 800c5f0:	292d      	cmp	r1, #45	; 0x2d
 800c5f2:	d006      	beq.n	800c602 <__sccl+0x4a>
 800c5f4:	295d      	cmp	r1, #93	; 0x5d
 800c5f6:	d0f3      	beq.n	800c5e0 <__sccl+0x28>
 800c5f8:	b909      	cbnz	r1, 800c5fe <__sccl+0x46>
 800c5fa:	4628      	mov	r0, r5
 800c5fc:	e7f0      	b.n	800c5e0 <__sccl+0x28>
 800c5fe:	460b      	mov	r3, r1
 800c600:	e7f1      	b.n	800c5e6 <__sccl+0x2e>
 800c602:	786e      	ldrb	r6, [r5, #1]
 800c604:	2e5d      	cmp	r6, #93	; 0x5d
 800c606:	d0fa      	beq.n	800c5fe <__sccl+0x46>
 800c608:	42b3      	cmp	r3, r6
 800c60a:	dcf8      	bgt.n	800c5fe <__sccl+0x46>
 800c60c:	3502      	adds	r5, #2
 800c60e:	4619      	mov	r1, r3
 800c610:	3101      	adds	r1, #1
 800c612:	428e      	cmp	r6, r1
 800c614:	5462      	strb	r2, [r4, r1]
 800c616:	dcfb      	bgt.n	800c610 <__sccl+0x58>
 800c618:	1af1      	subs	r1, r6, r3
 800c61a:	3901      	subs	r1, #1
 800c61c:	1c58      	adds	r0, r3, #1
 800c61e:	42b3      	cmp	r3, r6
 800c620:	bfa8      	it	ge
 800c622:	2100      	movge	r1, #0
 800c624:	1843      	adds	r3, r0, r1
 800c626:	e7e0      	b.n	800c5ea <__sccl+0x32>

0800c628 <strncmp>:
 800c628:	b510      	push	{r4, lr}
 800c62a:	b17a      	cbz	r2, 800c64c <strncmp+0x24>
 800c62c:	4603      	mov	r3, r0
 800c62e:	3901      	subs	r1, #1
 800c630:	1884      	adds	r4, r0, r2
 800c632:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c636:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800c63a:	4290      	cmp	r0, r2
 800c63c:	d101      	bne.n	800c642 <strncmp+0x1a>
 800c63e:	42a3      	cmp	r3, r4
 800c640:	d101      	bne.n	800c646 <strncmp+0x1e>
 800c642:	1a80      	subs	r0, r0, r2
 800c644:	bd10      	pop	{r4, pc}
 800c646:	2800      	cmp	r0, #0
 800c648:	d1f3      	bne.n	800c632 <strncmp+0xa>
 800c64a:	e7fa      	b.n	800c642 <strncmp+0x1a>
 800c64c:	4610      	mov	r0, r2
 800c64e:	e7f9      	b.n	800c644 <strncmp+0x1c>

0800c650 <_strtoul_l.constprop.0>:
 800c650:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c654:	4f36      	ldr	r7, [pc, #216]	; (800c730 <_strtoul_l.constprop.0+0xe0>)
 800c656:	4686      	mov	lr, r0
 800c658:	460d      	mov	r5, r1
 800c65a:	4628      	mov	r0, r5
 800c65c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c660:	5de6      	ldrb	r6, [r4, r7]
 800c662:	f016 0608 	ands.w	r6, r6, #8
 800c666:	d1f8      	bne.n	800c65a <_strtoul_l.constprop.0+0xa>
 800c668:	2c2d      	cmp	r4, #45	; 0x2d
 800c66a:	d12f      	bne.n	800c6cc <_strtoul_l.constprop.0+0x7c>
 800c66c:	782c      	ldrb	r4, [r5, #0]
 800c66e:	2601      	movs	r6, #1
 800c670:	1c85      	adds	r5, r0, #2
 800c672:	2b00      	cmp	r3, #0
 800c674:	d057      	beq.n	800c726 <_strtoul_l.constprop.0+0xd6>
 800c676:	2b10      	cmp	r3, #16
 800c678:	d109      	bne.n	800c68e <_strtoul_l.constprop.0+0x3e>
 800c67a:	2c30      	cmp	r4, #48	; 0x30
 800c67c:	d107      	bne.n	800c68e <_strtoul_l.constprop.0+0x3e>
 800c67e:	7828      	ldrb	r0, [r5, #0]
 800c680:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800c684:	2858      	cmp	r0, #88	; 0x58
 800c686:	d149      	bne.n	800c71c <_strtoul_l.constprop.0+0xcc>
 800c688:	786c      	ldrb	r4, [r5, #1]
 800c68a:	2310      	movs	r3, #16
 800c68c:	3502      	adds	r5, #2
 800c68e:	f04f 38ff 	mov.w	r8, #4294967295
 800c692:	2700      	movs	r7, #0
 800c694:	fbb8 f8f3 	udiv	r8, r8, r3
 800c698:	fb03 f908 	mul.w	r9, r3, r8
 800c69c:	ea6f 0909 	mvn.w	r9, r9
 800c6a0:	4638      	mov	r0, r7
 800c6a2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800c6a6:	f1bc 0f09 	cmp.w	ip, #9
 800c6aa:	d814      	bhi.n	800c6d6 <_strtoul_l.constprop.0+0x86>
 800c6ac:	4664      	mov	r4, ip
 800c6ae:	42a3      	cmp	r3, r4
 800c6b0:	dd22      	ble.n	800c6f8 <_strtoul_l.constprop.0+0xa8>
 800c6b2:	2f00      	cmp	r7, #0
 800c6b4:	db1d      	blt.n	800c6f2 <_strtoul_l.constprop.0+0xa2>
 800c6b6:	4580      	cmp	r8, r0
 800c6b8:	d31b      	bcc.n	800c6f2 <_strtoul_l.constprop.0+0xa2>
 800c6ba:	d101      	bne.n	800c6c0 <_strtoul_l.constprop.0+0x70>
 800c6bc:	45a1      	cmp	r9, r4
 800c6be:	db18      	blt.n	800c6f2 <_strtoul_l.constprop.0+0xa2>
 800c6c0:	fb00 4003 	mla	r0, r0, r3, r4
 800c6c4:	2701      	movs	r7, #1
 800c6c6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c6ca:	e7ea      	b.n	800c6a2 <_strtoul_l.constprop.0+0x52>
 800c6cc:	2c2b      	cmp	r4, #43	; 0x2b
 800c6ce:	bf04      	itt	eq
 800c6d0:	782c      	ldrbeq	r4, [r5, #0]
 800c6d2:	1c85      	addeq	r5, r0, #2
 800c6d4:	e7cd      	b.n	800c672 <_strtoul_l.constprop.0+0x22>
 800c6d6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800c6da:	f1bc 0f19 	cmp.w	ip, #25
 800c6de:	d801      	bhi.n	800c6e4 <_strtoul_l.constprop.0+0x94>
 800c6e0:	3c37      	subs	r4, #55	; 0x37
 800c6e2:	e7e4      	b.n	800c6ae <_strtoul_l.constprop.0+0x5e>
 800c6e4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800c6e8:	f1bc 0f19 	cmp.w	ip, #25
 800c6ec:	d804      	bhi.n	800c6f8 <_strtoul_l.constprop.0+0xa8>
 800c6ee:	3c57      	subs	r4, #87	; 0x57
 800c6f0:	e7dd      	b.n	800c6ae <_strtoul_l.constprop.0+0x5e>
 800c6f2:	f04f 37ff 	mov.w	r7, #4294967295
 800c6f6:	e7e6      	b.n	800c6c6 <_strtoul_l.constprop.0+0x76>
 800c6f8:	2f00      	cmp	r7, #0
 800c6fa:	da07      	bge.n	800c70c <_strtoul_l.constprop.0+0xbc>
 800c6fc:	2322      	movs	r3, #34	; 0x22
 800c6fe:	f8ce 3000 	str.w	r3, [lr]
 800c702:	f04f 30ff 	mov.w	r0, #4294967295
 800c706:	b932      	cbnz	r2, 800c716 <_strtoul_l.constprop.0+0xc6>
 800c708:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c70c:	b106      	cbz	r6, 800c710 <_strtoul_l.constprop.0+0xc0>
 800c70e:	4240      	negs	r0, r0
 800c710:	2a00      	cmp	r2, #0
 800c712:	d0f9      	beq.n	800c708 <_strtoul_l.constprop.0+0xb8>
 800c714:	b107      	cbz	r7, 800c718 <_strtoul_l.constprop.0+0xc8>
 800c716:	1e69      	subs	r1, r5, #1
 800c718:	6011      	str	r1, [r2, #0]
 800c71a:	e7f5      	b.n	800c708 <_strtoul_l.constprop.0+0xb8>
 800c71c:	2430      	movs	r4, #48	; 0x30
 800c71e:	2b00      	cmp	r3, #0
 800c720:	d1b5      	bne.n	800c68e <_strtoul_l.constprop.0+0x3e>
 800c722:	2308      	movs	r3, #8
 800c724:	e7b3      	b.n	800c68e <_strtoul_l.constprop.0+0x3e>
 800c726:	2c30      	cmp	r4, #48	; 0x30
 800c728:	d0a9      	beq.n	800c67e <_strtoul_l.constprop.0+0x2e>
 800c72a:	230a      	movs	r3, #10
 800c72c:	e7af      	b.n	800c68e <_strtoul_l.constprop.0+0x3e>
 800c72e:	bf00      	nop
 800c730:	0800ffc9 	.word	0x0800ffc9

0800c734 <_strtoul_r>:
 800c734:	f7ff bf8c 	b.w	800c650 <_strtoul_l.constprop.0>

0800c738 <__submore>:
 800c738:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c73c:	460c      	mov	r4, r1
 800c73e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c740:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c744:	4299      	cmp	r1, r3
 800c746:	d11d      	bne.n	800c784 <__submore+0x4c>
 800c748:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800c74c:	f7ff fa14 	bl	800bb78 <_malloc_r>
 800c750:	b918      	cbnz	r0, 800c75a <__submore+0x22>
 800c752:	f04f 30ff 	mov.w	r0, #4294967295
 800c756:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c75a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c75e:	63a3      	str	r3, [r4, #56]	; 0x38
 800c760:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800c764:	6360      	str	r0, [r4, #52]	; 0x34
 800c766:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800c76a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800c76e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800c772:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800c776:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800c77a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800c77e:	6020      	str	r0, [r4, #0]
 800c780:	2000      	movs	r0, #0
 800c782:	e7e8      	b.n	800c756 <__submore+0x1e>
 800c784:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800c786:	0077      	lsls	r7, r6, #1
 800c788:	463a      	mov	r2, r7
 800c78a:	f000 fa2d 	bl	800cbe8 <_realloc_r>
 800c78e:	4605      	mov	r5, r0
 800c790:	2800      	cmp	r0, #0
 800c792:	d0de      	beq.n	800c752 <__submore+0x1a>
 800c794:	eb00 0806 	add.w	r8, r0, r6
 800c798:	4601      	mov	r1, r0
 800c79a:	4632      	mov	r2, r6
 800c79c:	4640      	mov	r0, r8
 800c79e:	f7fe fc99 	bl	800b0d4 <memcpy>
 800c7a2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800c7a6:	f8c4 8000 	str.w	r8, [r4]
 800c7aa:	e7e9      	b.n	800c780 <__submore+0x48>

0800c7ac <__ascii_wctomb>:
 800c7ac:	b149      	cbz	r1, 800c7c2 <__ascii_wctomb+0x16>
 800c7ae:	2aff      	cmp	r2, #255	; 0xff
 800c7b0:	bf85      	ittet	hi
 800c7b2:	238a      	movhi	r3, #138	; 0x8a
 800c7b4:	6003      	strhi	r3, [r0, #0]
 800c7b6:	700a      	strbls	r2, [r1, #0]
 800c7b8:	f04f 30ff 	movhi.w	r0, #4294967295
 800c7bc:	bf98      	it	ls
 800c7be:	2001      	movls	r0, #1
 800c7c0:	4770      	bx	lr
 800c7c2:	4608      	mov	r0, r1
 800c7c4:	4770      	bx	lr
	...

0800c7c8 <__assert_func>:
 800c7c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800c7ca:	4614      	mov	r4, r2
 800c7cc:	461a      	mov	r2, r3
 800c7ce:	4b09      	ldr	r3, [pc, #36]	; (800c7f4 <__assert_func+0x2c>)
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	4605      	mov	r5, r0
 800c7d4:	68d8      	ldr	r0, [r3, #12]
 800c7d6:	b14c      	cbz	r4, 800c7ec <__assert_func+0x24>
 800c7d8:	4b07      	ldr	r3, [pc, #28]	; (800c7f8 <__assert_func+0x30>)
 800c7da:	9100      	str	r1, [sp, #0]
 800c7dc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800c7e0:	4906      	ldr	r1, [pc, #24]	; (800c7fc <__assert_func+0x34>)
 800c7e2:	462b      	mov	r3, r5
 800c7e4:	f000 f9a6 	bl	800cb34 <fiprintf>
 800c7e8:	f000 fc46 	bl	800d078 <abort>
 800c7ec:	4b04      	ldr	r3, [pc, #16]	; (800c800 <__assert_func+0x38>)
 800c7ee:	461c      	mov	r4, r3
 800c7f0:	e7f3      	b.n	800c7da <__assert_func+0x12>
 800c7f2:	bf00      	nop
 800c7f4:	2000001c 	.word	0x2000001c
 800c7f8:	08010358 	.word	0x08010358
 800c7fc:	08010365 	.word	0x08010365
 800c800:	08010393 	.word	0x08010393

0800c804 <__sflush_r>:
 800c804:	898a      	ldrh	r2, [r1, #12]
 800c806:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c80a:	4605      	mov	r5, r0
 800c80c:	0710      	lsls	r0, r2, #28
 800c80e:	460c      	mov	r4, r1
 800c810:	d458      	bmi.n	800c8c4 <__sflush_r+0xc0>
 800c812:	684b      	ldr	r3, [r1, #4]
 800c814:	2b00      	cmp	r3, #0
 800c816:	dc05      	bgt.n	800c824 <__sflush_r+0x20>
 800c818:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	dc02      	bgt.n	800c824 <__sflush_r+0x20>
 800c81e:	2000      	movs	r0, #0
 800c820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c824:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c826:	2e00      	cmp	r6, #0
 800c828:	d0f9      	beq.n	800c81e <__sflush_r+0x1a>
 800c82a:	2300      	movs	r3, #0
 800c82c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c830:	682f      	ldr	r7, [r5, #0]
 800c832:	602b      	str	r3, [r5, #0]
 800c834:	d032      	beq.n	800c89c <__sflush_r+0x98>
 800c836:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c838:	89a3      	ldrh	r3, [r4, #12]
 800c83a:	075a      	lsls	r2, r3, #29
 800c83c:	d505      	bpl.n	800c84a <__sflush_r+0x46>
 800c83e:	6863      	ldr	r3, [r4, #4]
 800c840:	1ac0      	subs	r0, r0, r3
 800c842:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c844:	b10b      	cbz	r3, 800c84a <__sflush_r+0x46>
 800c846:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c848:	1ac0      	subs	r0, r0, r3
 800c84a:	2300      	movs	r3, #0
 800c84c:	4602      	mov	r2, r0
 800c84e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c850:	6a21      	ldr	r1, [r4, #32]
 800c852:	4628      	mov	r0, r5
 800c854:	47b0      	blx	r6
 800c856:	1c43      	adds	r3, r0, #1
 800c858:	89a3      	ldrh	r3, [r4, #12]
 800c85a:	d106      	bne.n	800c86a <__sflush_r+0x66>
 800c85c:	6829      	ldr	r1, [r5, #0]
 800c85e:	291d      	cmp	r1, #29
 800c860:	d82c      	bhi.n	800c8bc <__sflush_r+0xb8>
 800c862:	4a2a      	ldr	r2, [pc, #168]	; (800c90c <__sflush_r+0x108>)
 800c864:	40ca      	lsrs	r2, r1
 800c866:	07d6      	lsls	r6, r2, #31
 800c868:	d528      	bpl.n	800c8bc <__sflush_r+0xb8>
 800c86a:	2200      	movs	r2, #0
 800c86c:	6062      	str	r2, [r4, #4]
 800c86e:	04d9      	lsls	r1, r3, #19
 800c870:	6922      	ldr	r2, [r4, #16]
 800c872:	6022      	str	r2, [r4, #0]
 800c874:	d504      	bpl.n	800c880 <__sflush_r+0x7c>
 800c876:	1c42      	adds	r2, r0, #1
 800c878:	d101      	bne.n	800c87e <__sflush_r+0x7a>
 800c87a:	682b      	ldr	r3, [r5, #0]
 800c87c:	b903      	cbnz	r3, 800c880 <__sflush_r+0x7c>
 800c87e:	6560      	str	r0, [r4, #84]	; 0x54
 800c880:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c882:	602f      	str	r7, [r5, #0]
 800c884:	2900      	cmp	r1, #0
 800c886:	d0ca      	beq.n	800c81e <__sflush_r+0x1a>
 800c888:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c88c:	4299      	cmp	r1, r3
 800c88e:	d002      	beq.n	800c896 <__sflush_r+0x92>
 800c890:	4628      	mov	r0, r5
 800c892:	f7ff f905 	bl	800baa0 <_free_r>
 800c896:	2000      	movs	r0, #0
 800c898:	6360      	str	r0, [r4, #52]	; 0x34
 800c89a:	e7c1      	b.n	800c820 <__sflush_r+0x1c>
 800c89c:	6a21      	ldr	r1, [r4, #32]
 800c89e:	2301      	movs	r3, #1
 800c8a0:	4628      	mov	r0, r5
 800c8a2:	47b0      	blx	r6
 800c8a4:	1c41      	adds	r1, r0, #1
 800c8a6:	d1c7      	bne.n	800c838 <__sflush_r+0x34>
 800c8a8:	682b      	ldr	r3, [r5, #0]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d0c4      	beq.n	800c838 <__sflush_r+0x34>
 800c8ae:	2b1d      	cmp	r3, #29
 800c8b0:	d001      	beq.n	800c8b6 <__sflush_r+0xb2>
 800c8b2:	2b16      	cmp	r3, #22
 800c8b4:	d101      	bne.n	800c8ba <__sflush_r+0xb6>
 800c8b6:	602f      	str	r7, [r5, #0]
 800c8b8:	e7b1      	b.n	800c81e <__sflush_r+0x1a>
 800c8ba:	89a3      	ldrh	r3, [r4, #12]
 800c8bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8c0:	81a3      	strh	r3, [r4, #12]
 800c8c2:	e7ad      	b.n	800c820 <__sflush_r+0x1c>
 800c8c4:	690f      	ldr	r7, [r1, #16]
 800c8c6:	2f00      	cmp	r7, #0
 800c8c8:	d0a9      	beq.n	800c81e <__sflush_r+0x1a>
 800c8ca:	0793      	lsls	r3, r2, #30
 800c8cc:	680e      	ldr	r6, [r1, #0]
 800c8ce:	bf08      	it	eq
 800c8d0:	694b      	ldreq	r3, [r1, #20]
 800c8d2:	600f      	str	r7, [r1, #0]
 800c8d4:	bf18      	it	ne
 800c8d6:	2300      	movne	r3, #0
 800c8d8:	eba6 0807 	sub.w	r8, r6, r7
 800c8dc:	608b      	str	r3, [r1, #8]
 800c8de:	f1b8 0f00 	cmp.w	r8, #0
 800c8e2:	dd9c      	ble.n	800c81e <__sflush_r+0x1a>
 800c8e4:	6a21      	ldr	r1, [r4, #32]
 800c8e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c8e8:	4643      	mov	r3, r8
 800c8ea:	463a      	mov	r2, r7
 800c8ec:	4628      	mov	r0, r5
 800c8ee:	47b0      	blx	r6
 800c8f0:	2800      	cmp	r0, #0
 800c8f2:	dc06      	bgt.n	800c902 <__sflush_r+0xfe>
 800c8f4:	89a3      	ldrh	r3, [r4, #12]
 800c8f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c8fa:	81a3      	strh	r3, [r4, #12]
 800c8fc:	f04f 30ff 	mov.w	r0, #4294967295
 800c900:	e78e      	b.n	800c820 <__sflush_r+0x1c>
 800c902:	4407      	add	r7, r0
 800c904:	eba8 0800 	sub.w	r8, r8, r0
 800c908:	e7e9      	b.n	800c8de <__sflush_r+0xda>
 800c90a:	bf00      	nop
 800c90c:	20400001 	.word	0x20400001

0800c910 <_fflush_r>:
 800c910:	b538      	push	{r3, r4, r5, lr}
 800c912:	690b      	ldr	r3, [r1, #16]
 800c914:	4605      	mov	r5, r0
 800c916:	460c      	mov	r4, r1
 800c918:	b913      	cbnz	r3, 800c920 <_fflush_r+0x10>
 800c91a:	2500      	movs	r5, #0
 800c91c:	4628      	mov	r0, r5
 800c91e:	bd38      	pop	{r3, r4, r5, pc}
 800c920:	b118      	cbz	r0, 800c92a <_fflush_r+0x1a>
 800c922:	6983      	ldr	r3, [r0, #24]
 800c924:	b90b      	cbnz	r3, 800c92a <_fflush_r+0x1a>
 800c926:	f000 f887 	bl	800ca38 <__sinit>
 800c92a:	4b14      	ldr	r3, [pc, #80]	; (800c97c <_fflush_r+0x6c>)
 800c92c:	429c      	cmp	r4, r3
 800c92e:	d11b      	bne.n	800c968 <_fflush_r+0x58>
 800c930:	686c      	ldr	r4, [r5, #4]
 800c932:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c936:	2b00      	cmp	r3, #0
 800c938:	d0ef      	beq.n	800c91a <_fflush_r+0xa>
 800c93a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c93c:	07d0      	lsls	r0, r2, #31
 800c93e:	d404      	bmi.n	800c94a <_fflush_r+0x3a>
 800c940:	0599      	lsls	r1, r3, #22
 800c942:	d402      	bmi.n	800c94a <_fflush_r+0x3a>
 800c944:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c946:	f000 f927 	bl	800cb98 <__retarget_lock_acquire_recursive>
 800c94a:	4628      	mov	r0, r5
 800c94c:	4621      	mov	r1, r4
 800c94e:	f7ff ff59 	bl	800c804 <__sflush_r>
 800c952:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c954:	07da      	lsls	r2, r3, #31
 800c956:	4605      	mov	r5, r0
 800c958:	d4e0      	bmi.n	800c91c <_fflush_r+0xc>
 800c95a:	89a3      	ldrh	r3, [r4, #12]
 800c95c:	059b      	lsls	r3, r3, #22
 800c95e:	d4dd      	bmi.n	800c91c <_fflush_r+0xc>
 800c960:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c962:	f000 f91a 	bl	800cb9a <__retarget_lock_release_recursive>
 800c966:	e7d9      	b.n	800c91c <_fflush_r+0xc>
 800c968:	4b05      	ldr	r3, [pc, #20]	; (800c980 <_fflush_r+0x70>)
 800c96a:	429c      	cmp	r4, r3
 800c96c:	d101      	bne.n	800c972 <_fflush_r+0x62>
 800c96e:	68ac      	ldr	r4, [r5, #8]
 800c970:	e7df      	b.n	800c932 <_fflush_r+0x22>
 800c972:	4b04      	ldr	r3, [pc, #16]	; (800c984 <_fflush_r+0x74>)
 800c974:	429c      	cmp	r4, r3
 800c976:	bf08      	it	eq
 800c978:	68ec      	ldreq	r4, [r5, #12]
 800c97a:	e7da      	b.n	800c932 <_fflush_r+0x22>
 800c97c:	080103b4 	.word	0x080103b4
 800c980:	080103d4 	.word	0x080103d4
 800c984:	08010394 	.word	0x08010394

0800c988 <std>:
 800c988:	2300      	movs	r3, #0
 800c98a:	b510      	push	{r4, lr}
 800c98c:	4604      	mov	r4, r0
 800c98e:	e9c0 3300 	strd	r3, r3, [r0]
 800c992:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c996:	6083      	str	r3, [r0, #8]
 800c998:	8181      	strh	r1, [r0, #12]
 800c99a:	6643      	str	r3, [r0, #100]	; 0x64
 800c99c:	81c2      	strh	r2, [r0, #14]
 800c99e:	6183      	str	r3, [r0, #24]
 800c9a0:	4619      	mov	r1, r3
 800c9a2:	2208      	movs	r2, #8
 800c9a4:	305c      	adds	r0, #92	; 0x5c
 800c9a6:	f7fb fb7d 	bl	80080a4 <memset>
 800c9aa:	4b05      	ldr	r3, [pc, #20]	; (800c9c0 <std+0x38>)
 800c9ac:	6263      	str	r3, [r4, #36]	; 0x24
 800c9ae:	4b05      	ldr	r3, [pc, #20]	; (800c9c4 <std+0x3c>)
 800c9b0:	62a3      	str	r3, [r4, #40]	; 0x28
 800c9b2:	4b05      	ldr	r3, [pc, #20]	; (800c9c8 <std+0x40>)
 800c9b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c9b6:	4b05      	ldr	r3, [pc, #20]	; (800c9cc <std+0x44>)
 800c9b8:	6224      	str	r4, [r4, #32]
 800c9ba:	6323      	str	r3, [r4, #48]	; 0x30
 800c9bc:	bd10      	pop	{r4, pc}
 800c9be:	bf00      	nop
 800c9c0:	08008e4d 	.word	0x08008e4d
 800c9c4:	08008e73 	.word	0x08008e73
 800c9c8:	08008eab 	.word	0x08008eab
 800c9cc:	08008ecf 	.word	0x08008ecf

0800c9d0 <_cleanup_r>:
 800c9d0:	4901      	ldr	r1, [pc, #4]	; (800c9d8 <_cleanup_r+0x8>)
 800c9d2:	f000 b8c1 	b.w	800cb58 <_fwalk_reent>
 800c9d6:	bf00      	nop
 800c9d8:	0800c911 	.word	0x0800c911

0800c9dc <__sfmoreglue>:
 800c9dc:	b570      	push	{r4, r5, r6, lr}
 800c9de:	2268      	movs	r2, #104	; 0x68
 800c9e0:	1e4d      	subs	r5, r1, #1
 800c9e2:	4355      	muls	r5, r2
 800c9e4:	460e      	mov	r6, r1
 800c9e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c9ea:	f7ff f8c5 	bl	800bb78 <_malloc_r>
 800c9ee:	4604      	mov	r4, r0
 800c9f0:	b140      	cbz	r0, 800ca04 <__sfmoreglue+0x28>
 800c9f2:	2100      	movs	r1, #0
 800c9f4:	e9c0 1600 	strd	r1, r6, [r0]
 800c9f8:	300c      	adds	r0, #12
 800c9fa:	60a0      	str	r0, [r4, #8]
 800c9fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ca00:	f7fb fb50 	bl	80080a4 <memset>
 800ca04:	4620      	mov	r0, r4
 800ca06:	bd70      	pop	{r4, r5, r6, pc}

0800ca08 <__sfp_lock_acquire>:
 800ca08:	4801      	ldr	r0, [pc, #4]	; (800ca10 <__sfp_lock_acquire+0x8>)
 800ca0a:	f000 b8c5 	b.w	800cb98 <__retarget_lock_acquire_recursive>
 800ca0e:	bf00      	nop
 800ca10:	20009d0d 	.word	0x20009d0d

0800ca14 <__sfp_lock_release>:
 800ca14:	4801      	ldr	r0, [pc, #4]	; (800ca1c <__sfp_lock_release+0x8>)
 800ca16:	f000 b8c0 	b.w	800cb9a <__retarget_lock_release_recursive>
 800ca1a:	bf00      	nop
 800ca1c:	20009d0d 	.word	0x20009d0d

0800ca20 <__sinit_lock_acquire>:
 800ca20:	4801      	ldr	r0, [pc, #4]	; (800ca28 <__sinit_lock_acquire+0x8>)
 800ca22:	f000 b8b9 	b.w	800cb98 <__retarget_lock_acquire_recursive>
 800ca26:	bf00      	nop
 800ca28:	20009d0e 	.word	0x20009d0e

0800ca2c <__sinit_lock_release>:
 800ca2c:	4801      	ldr	r0, [pc, #4]	; (800ca34 <__sinit_lock_release+0x8>)
 800ca2e:	f000 b8b4 	b.w	800cb9a <__retarget_lock_release_recursive>
 800ca32:	bf00      	nop
 800ca34:	20009d0e 	.word	0x20009d0e

0800ca38 <__sinit>:
 800ca38:	b510      	push	{r4, lr}
 800ca3a:	4604      	mov	r4, r0
 800ca3c:	f7ff fff0 	bl	800ca20 <__sinit_lock_acquire>
 800ca40:	69a3      	ldr	r3, [r4, #24]
 800ca42:	b11b      	cbz	r3, 800ca4c <__sinit+0x14>
 800ca44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ca48:	f7ff bff0 	b.w	800ca2c <__sinit_lock_release>
 800ca4c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ca50:	6523      	str	r3, [r4, #80]	; 0x50
 800ca52:	4b13      	ldr	r3, [pc, #76]	; (800caa0 <__sinit+0x68>)
 800ca54:	4a13      	ldr	r2, [pc, #76]	; (800caa4 <__sinit+0x6c>)
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	62a2      	str	r2, [r4, #40]	; 0x28
 800ca5a:	42a3      	cmp	r3, r4
 800ca5c:	bf04      	itt	eq
 800ca5e:	2301      	moveq	r3, #1
 800ca60:	61a3      	streq	r3, [r4, #24]
 800ca62:	4620      	mov	r0, r4
 800ca64:	f000 f820 	bl	800caa8 <__sfp>
 800ca68:	6060      	str	r0, [r4, #4]
 800ca6a:	4620      	mov	r0, r4
 800ca6c:	f000 f81c 	bl	800caa8 <__sfp>
 800ca70:	60a0      	str	r0, [r4, #8]
 800ca72:	4620      	mov	r0, r4
 800ca74:	f000 f818 	bl	800caa8 <__sfp>
 800ca78:	2200      	movs	r2, #0
 800ca7a:	60e0      	str	r0, [r4, #12]
 800ca7c:	2104      	movs	r1, #4
 800ca7e:	6860      	ldr	r0, [r4, #4]
 800ca80:	f7ff ff82 	bl	800c988 <std>
 800ca84:	68a0      	ldr	r0, [r4, #8]
 800ca86:	2201      	movs	r2, #1
 800ca88:	2109      	movs	r1, #9
 800ca8a:	f7ff ff7d 	bl	800c988 <std>
 800ca8e:	68e0      	ldr	r0, [r4, #12]
 800ca90:	2202      	movs	r2, #2
 800ca92:	2112      	movs	r1, #18
 800ca94:	f7ff ff78 	bl	800c988 <std>
 800ca98:	2301      	movs	r3, #1
 800ca9a:	61a3      	str	r3, [r4, #24]
 800ca9c:	e7d2      	b.n	800ca44 <__sinit+0xc>
 800ca9e:	bf00      	nop
 800caa0:	0800ff38 	.word	0x0800ff38
 800caa4:	0800c9d1 	.word	0x0800c9d1

0800caa8 <__sfp>:
 800caa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800caaa:	4607      	mov	r7, r0
 800caac:	f7ff ffac 	bl	800ca08 <__sfp_lock_acquire>
 800cab0:	4b1e      	ldr	r3, [pc, #120]	; (800cb2c <__sfp+0x84>)
 800cab2:	681e      	ldr	r6, [r3, #0]
 800cab4:	69b3      	ldr	r3, [r6, #24]
 800cab6:	b913      	cbnz	r3, 800cabe <__sfp+0x16>
 800cab8:	4630      	mov	r0, r6
 800caba:	f7ff ffbd 	bl	800ca38 <__sinit>
 800cabe:	3648      	adds	r6, #72	; 0x48
 800cac0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cac4:	3b01      	subs	r3, #1
 800cac6:	d503      	bpl.n	800cad0 <__sfp+0x28>
 800cac8:	6833      	ldr	r3, [r6, #0]
 800caca:	b30b      	cbz	r3, 800cb10 <__sfp+0x68>
 800cacc:	6836      	ldr	r6, [r6, #0]
 800cace:	e7f7      	b.n	800cac0 <__sfp+0x18>
 800cad0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cad4:	b9d5      	cbnz	r5, 800cb0c <__sfp+0x64>
 800cad6:	4b16      	ldr	r3, [pc, #88]	; (800cb30 <__sfp+0x88>)
 800cad8:	60e3      	str	r3, [r4, #12]
 800cada:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cade:	6665      	str	r5, [r4, #100]	; 0x64
 800cae0:	f000 f859 	bl	800cb96 <__retarget_lock_init_recursive>
 800cae4:	f7ff ff96 	bl	800ca14 <__sfp_lock_release>
 800cae8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800caec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800caf0:	6025      	str	r5, [r4, #0]
 800caf2:	61a5      	str	r5, [r4, #24]
 800caf4:	2208      	movs	r2, #8
 800caf6:	4629      	mov	r1, r5
 800caf8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cafc:	f7fb fad2 	bl	80080a4 <memset>
 800cb00:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cb04:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cb08:	4620      	mov	r0, r4
 800cb0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cb0c:	3468      	adds	r4, #104	; 0x68
 800cb0e:	e7d9      	b.n	800cac4 <__sfp+0x1c>
 800cb10:	2104      	movs	r1, #4
 800cb12:	4638      	mov	r0, r7
 800cb14:	f7ff ff62 	bl	800c9dc <__sfmoreglue>
 800cb18:	4604      	mov	r4, r0
 800cb1a:	6030      	str	r0, [r6, #0]
 800cb1c:	2800      	cmp	r0, #0
 800cb1e:	d1d5      	bne.n	800cacc <__sfp+0x24>
 800cb20:	f7ff ff78 	bl	800ca14 <__sfp_lock_release>
 800cb24:	230c      	movs	r3, #12
 800cb26:	603b      	str	r3, [r7, #0]
 800cb28:	e7ee      	b.n	800cb08 <__sfp+0x60>
 800cb2a:	bf00      	nop
 800cb2c:	0800ff38 	.word	0x0800ff38
 800cb30:	ffff0001 	.word	0xffff0001

0800cb34 <fiprintf>:
 800cb34:	b40e      	push	{r1, r2, r3}
 800cb36:	b503      	push	{r0, r1, lr}
 800cb38:	4601      	mov	r1, r0
 800cb3a:	ab03      	add	r3, sp, #12
 800cb3c:	4805      	ldr	r0, [pc, #20]	; (800cb54 <fiprintf+0x20>)
 800cb3e:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb42:	6800      	ldr	r0, [r0, #0]
 800cb44:	9301      	str	r3, [sp, #4]
 800cb46:	f000 f8a7 	bl	800cc98 <_vfiprintf_r>
 800cb4a:	b002      	add	sp, #8
 800cb4c:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb50:	b003      	add	sp, #12
 800cb52:	4770      	bx	lr
 800cb54:	2000001c 	.word	0x2000001c

0800cb58 <_fwalk_reent>:
 800cb58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cb5c:	4606      	mov	r6, r0
 800cb5e:	4688      	mov	r8, r1
 800cb60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cb64:	2700      	movs	r7, #0
 800cb66:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cb6a:	f1b9 0901 	subs.w	r9, r9, #1
 800cb6e:	d505      	bpl.n	800cb7c <_fwalk_reent+0x24>
 800cb70:	6824      	ldr	r4, [r4, #0]
 800cb72:	2c00      	cmp	r4, #0
 800cb74:	d1f7      	bne.n	800cb66 <_fwalk_reent+0xe>
 800cb76:	4638      	mov	r0, r7
 800cb78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cb7c:	89ab      	ldrh	r3, [r5, #12]
 800cb7e:	2b01      	cmp	r3, #1
 800cb80:	d907      	bls.n	800cb92 <_fwalk_reent+0x3a>
 800cb82:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cb86:	3301      	adds	r3, #1
 800cb88:	d003      	beq.n	800cb92 <_fwalk_reent+0x3a>
 800cb8a:	4629      	mov	r1, r5
 800cb8c:	4630      	mov	r0, r6
 800cb8e:	47c0      	blx	r8
 800cb90:	4307      	orrs	r7, r0
 800cb92:	3568      	adds	r5, #104	; 0x68
 800cb94:	e7e9      	b.n	800cb6a <_fwalk_reent+0x12>

0800cb96 <__retarget_lock_init_recursive>:
 800cb96:	4770      	bx	lr

0800cb98 <__retarget_lock_acquire_recursive>:
 800cb98:	4770      	bx	lr

0800cb9a <__retarget_lock_release_recursive>:
 800cb9a:	4770      	bx	lr

0800cb9c <memmove>:
 800cb9c:	4288      	cmp	r0, r1
 800cb9e:	b510      	push	{r4, lr}
 800cba0:	eb01 0402 	add.w	r4, r1, r2
 800cba4:	d902      	bls.n	800cbac <memmove+0x10>
 800cba6:	4284      	cmp	r4, r0
 800cba8:	4623      	mov	r3, r4
 800cbaa:	d807      	bhi.n	800cbbc <memmove+0x20>
 800cbac:	1e43      	subs	r3, r0, #1
 800cbae:	42a1      	cmp	r1, r4
 800cbb0:	d008      	beq.n	800cbc4 <memmove+0x28>
 800cbb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cbb6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cbba:	e7f8      	b.n	800cbae <memmove+0x12>
 800cbbc:	4402      	add	r2, r0
 800cbbe:	4601      	mov	r1, r0
 800cbc0:	428a      	cmp	r2, r1
 800cbc2:	d100      	bne.n	800cbc6 <memmove+0x2a>
 800cbc4:	bd10      	pop	{r4, pc}
 800cbc6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cbca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cbce:	e7f7      	b.n	800cbc0 <memmove+0x24>

0800cbd0 <__malloc_lock>:
 800cbd0:	4801      	ldr	r0, [pc, #4]	; (800cbd8 <__malloc_lock+0x8>)
 800cbd2:	f7ff bfe1 	b.w	800cb98 <__retarget_lock_acquire_recursive>
 800cbd6:	bf00      	nop
 800cbd8:	20009d0c 	.word	0x20009d0c

0800cbdc <__malloc_unlock>:
 800cbdc:	4801      	ldr	r0, [pc, #4]	; (800cbe4 <__malloc_unlock+0x8>)
 800cbde:	f7ff bfdc 	b.w	800cb9a <__retarget_lock_release_recursive>
 800cbe2:	bf00      	nop
 800cbe4:	20009d0c 	.word	0x20009d0c

0800cbe8 <_realloc_r>:
 800cbe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbec:	4680      	mov	r8, r0
 800cbee:	4614      	mov	r4, r2
 800cbf0:	460e      	mov	r6, r1
 800cbf2:	b921      	cbnz	r1, 800cbfe <_realloc_r+0x16>
 800cbf4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cbf8:	4611      	mov	r1, r2
 800cbfa:	f7fe bfbd 	b.w	800bb78 <_malloc_r>
 800cbfe:	b92a      	cbnz	r2, 800cc0c <_realloc_r+0x24>
 800cc00:	f7fe ff4e 	bl	800baa0 <_free_r>
 800cc04:	4625      	mov	r5, r4
 800cc06:	4628      	mov	r0, r5
 800cc08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc0c:	f000 faa0 	bl	800d150 <_malloc_usable_size_r>
 800cc10:	4284      	cmp	r4, r0
 800cc12:	4607      	mov	r7, r0
 800cc14:	d802      	bhi.n	800cc1c <_realloc_r+0x34>
 800cc16:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cc1a:	d812      	bhi.n	800cc42 <_realloc_r+0x5a>
 800cc1c:	4621      	mov	r1, r4
 800cc1e:	4640      	mov	r0, r8
 800cc20:	f7fe ffaa 	bl	800bb78 <_malloc_r>
 800cc24:	4605      	mov	r5, r0
 800cc26:	2800      	cmp	r0, #0
 800cc28:	d0ed      	beq.n	800cc06 <_realloc_r+0x1e>
 800cc2a:	42bc      	cmp	r4, r7
 800cc2c:	4622      	mov	r2, r4
 800cc2e:	4631      	mov	r1, r6
 800cc30:	bf28      	it	cs
 800cc32:	463a      	movcs	r2, r7
 800cc34:	f7fe fa4e 	bl	800b0d4 <memcpy>
 800cc38:	4631      	mov	r1, r6
 800cc3a:	4640      	mov	r0, r8
 800cc3c:	f7fe ff30 	bl	800baa0 <_free_r>
 800cc40:	e7e1      	b.n	800cc06 <_realloc_r+0x1e>
 800cc42:	4635      	mov	r5, r6
 800cc44:	e7df      	b.n	800cc06 <_realloc_r+0x1e>

0800cc46 <__sfputc_r>:
 800cc46:	6893      	ldr	r3, [r2, #8]
 800cc48:	3b01      	subs	r3, #1
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	b410      	push	{r4}
 800cc4e:	6093      	str	r3, [r2, #8]
 800cc50:	da08      	bge.n	800cc64 <__sfputc_r+0x1e>
 800cc52:	6994      	ldr	r4, [r2, #24]
 800cc54:	42a3      	cmp	r3, r4
 800cc56:	db01      	blt.n	800cc5c <__sfputc_r+0x16>
 800cc58:	290a      	cmp	r1, #10
 800cc5a:	d103      	bne.n	800cc64 <__sfputc_r+0x1e>
 800cc5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc60:	f000 b94a 	b.w	800cef8 <__swbuf_r>
 800cc64:	6813      	ldr	r3, [r2, #0]
 800cc66:	1c58      	adds	r0, r3, #1
 800cc68:	6010      	str	r0, [r2, #0]
 800cc6a:	7019      	strb	r1, [r3, #0]
 800cc6c:	4608      	mov	r0, r1
 800cc6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cc72:	4770      	bx	lr

0800cc74 <__sfputs_r>:
 800cc74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc76:	4606      	mov	r6, r0
 800cc78:	460f      	mov	r7, r1
 800cc7a:	4614      	mov	r4, r2
 800cc7c:	18d5      	adds	r5, r2, r3
 800cc7e:	42ac      	cmp	r4, r5
 800cc80:	d101      	bne.n	800cc86 <__sfputs_r+0x12>
 800cc82:	2000      	movs	r0, #0
 800cc84:	e007      	b.n	800cc96 <__sfputs_r+0x22>
 800cc86:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cc8a:	463a      	mov	r2, r7
 800cc8c:	4630      	mov	r0, r6
 800cc8e:	f7ff ffda 	bl	800cc46 <__sfputc_r>
 800cc92:	1c43      	adds	r3, r0, #1
 800cc94:	d1f3      	bne.n	800cc7e <__sfputs_r+0xa>
 800cc96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800cc98 <_vfiprintf_r>:
 800cc98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc9c:	460d      	mov	r5, r1
 800cc9e:	b09d      	sub	sp, #116	; 0x74
 800cca0:	4614      	mov	r4, r2
 800cca2:	4698      	mov	r8, r3
 800cca4:	4606      	mov	r6, r0
 800cca6:	b118      	cbz	r0, 800ccb0 <_vfiprintf_r+0x18>
 800cca8:	6983      	ldr	r3, [r0, #24]
 800ccaa:	b90b      	cbnz	r3, 800ccb0 <_vfiprintf_r+0x18>
 800ccac:	f7ff fec4 	bl	800ca38 <__sinit>
 800ccb0:	4b89      	ldr	r3, [pc, #548]	; (800ced8 <_vfiprintf_r+0x240>)
 800ccb2:	429d      	cmp	r5, r3
 800ccb4:	d11b      	bne.n	800ccee <_vfiprintf_r+0x56>
 800ccb6:	6875      	ldr	r5, [r6, #4]
 800ccb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800ccba:	07d9      	lsls	r1, r3, #31
 800ccbc:	d405      	bmi.n	800ccca <_vfiprintf_r+0x32>
 800ccbe:	89ab      	ldrh	r3, [r5, #12]
 800ccc0:	059a      	lsls	r2, r3, #22
 800ccc2:	d402      	bmi.n	800ccca <_vfiprintf_r+0x32>
 800ccc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ccc6:	f7ff ff67 	bl	800cb98 <__retarget_lock_acquire_recursive>
 800ccca:	89ab      	ldrh	r3, [r5, #12]
 800cccc:	071b      	lsls	r3, r3, #28
 800ccce:	d501      	bpl.n	800ccd4 <_vfiprintf_r+0x3c>
 800ccd0:	692b      	ldr	r3, [r5, #16]
 800ccd2:	b9eb      	cbnz	r3, 800cd10 <_vfiprintf_r+0x78>
 800ccd4:	4629      	mov	r1, r5
 800ccd6:	4630      	mov	r0, r6
 800ccd8:	f000 f960 	bl	800cf9c <__swsetup_r>
 800ccdc:	b1c0      	cbz	r0, 800cd10 <_vfiprintf_r+0x78>
 800ccde:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cce0:	07dc      	lsls	r4, r3, #31
 800cce2:	d50e      	bpl.n	800cd02 <_vfiprintf_r+0x6a>
 800cce4:	f04f 30ff 	mov.w	r0, #4294967295
 800cce8:	b01d      	add	sp, #116	; 0x74
 800ccea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccee:	4b7b      	ldr	r3, [pc, #492]	; (800cedc <_vfiprintf_r+0x244>)
 800ccf0:	429d      	cmp	r5, r3
 800ccf2:	d101      	bne.n	800ccf8 <_vfiprintf_r+0x60>
 800ccf4:	68b5      	ldr	r5, [r6, #8]
 800ccf6:	e7df      	b.n	800ccb8 <_vfiprintf_r+0x20>
 800ccf8:	4b79      	ldr	r3, [pc, #484]	; (800cee0 <_vfiprintf_r+0x248>)
 800ccfa:	429d      	cmp	r5, r3
 800ccfc:	bf08      	it	eq
 800ccfe:	68f5      	ldreq	r5, [r6, #12]
 800cd00:	e7da      	b.n	800ccb8 <_vfiprintf_r+0x20>
 800cd02:	89ab      	ldrh	r3, [r5, #12]
 800cd04:	0598      	lsls	r0, r3, #22
 800cd06:	d4ed      	bmi.n	800cce4 <_vfiprintf_r+0x4c>
 800cd08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cd0a:	f7ff ff46 	bl	800cb9a <__retarget_lock_release_recursive>
 800cd0e:	e7e9      	b.n	800cce4 <_vfiprintf_r+0x4c>
 800cd10:	2300      	movs	r3, #0
 800cd12:	9309      	str	r3, [sp, #36]	; 0x24
 800cd14:	2320      	movs	r3, #32
 800cd16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800cd1a:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd1e:	2330      	movs	r3, #48	; 0x30
 800cd20:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cee4 <_vfiprintf_r+0x24c>
 800cd24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800cd28:	f04f 0901 	mov.w	r9, #1
 800cd2c:	4623      	mov	r3, r4
 800cd2e:	469a      	mov	sl, r3
 800cd30:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cd34:	b10a      	cbz	r2, 800cd3a <_vfiprintf_r+0xa2>
 800cd36:	2a25      	cmp	r2, #37	; 0x25
 800cd38:	d1f9      	bne.n	800cd2e <_vfiprintf_r+0x96>
 800cd3a:	ebba 0b04 	subs.w	fp, sl, r4
 800cd3e:	d00b      	beq.n	800cd58 <_vfiprintf_r+0xc0>
 800cd40:	465b      	mov	r3, fp
 800cd42:	4622      	mov	r2, r4
 800cd44:	4629      	mov	r1, r5
 800cd46:	4630      	mov	r0, r6
 800cd48:	f7ff ff94 	bl	800cc74 <__sfputs_r>
 800cd4c:	3001      	adds	r0, #1
 800cd4e:	f000 80aa 	beq.w	800cea6 <_vfiprintf_r+0x20e>
 800cd52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cd54:	445a      	add	r2, fp
 800cd56:	9209      	str	r2, [sp, #36]	; 0x24
 800cd58:	f89a 3000 	ldrb.w	r3, [sl]
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	f000 80a2 	beq.w	800cea6 <_vfiprintf_r+0x20e>
 800cd62:	2300      	movs	r3, #0
 800cd64:	f04f 32ff 	mov.w	r2, #4294967295
 800cd68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cd6c:	f10a 0a01 	add.w	sl, sl, #1
 800cd70:	9304      	str	r3, [sp, #16]
 800cd72:	9307      	str	r3, [sp, #28]
 800cd74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800cd78:	931a      	str	r3, [sp, #104]	; 0x68
 800cd7a:	4654      	mov	r4, sl
 800cd7c:	2205      	movs	r2, #5
 800cd7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd82:	4858      	ldr	r0, [pc, #352]	; (800cee4 <_vfiprintf_r+0x24c>)
 800cd84:	f7f3 fa44 	bl	8000210 <memchr>
 800cd88:	9a04      	ldr	r2, [sp, #16]
 800cd8a:	b9d8      	cbnz	r0, 800cdc4 <_vfiprintf_r+0x12c>
 800cd8c:	06d1      	lsls	r1, r2, #27
 800cd8e:	bf44      	itt	mi
 800cd90:	2320      	movmi	r3, #32
 800cd92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cd96:	0713      	lsls	r3, r2, #28
 800cd98:	bf44      	itt	mi
 800cd9a:	232b      	movmi	r3, #43	; 0x2b
 800cd9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cda0:	f89a 3000 	ldrb.w	r3, [sl]
 800cda4:	2b2a      	cmp	r3, #42	; 0x2a
 800cda6:	d015      	beq.n	800cdd4 <_vfiprintf_r+0x13c>
 800cda8:	9a07      	ldr	r2, [sp, #28]
 800cdaa:	4654      	mov	r4, sl
 800cdac:	2000      	movs	r0, #0
 800cdae:	f04f 0c0a 	mov.w	ip, #10
 800cdb2:	4621      	mov	r1, r4
 800cdb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cdb8:	3b30      	subs	r3, #48	; 0x30
 800cdba:	2b09      	cmp	r3, #9
 800cdbc:	d94e      	bls.n	800ce5c <_vfiprintf_r+0x1c4>
 800cdbe:	b1b0      	cbz	r0, 800cdee <_vfiprintf_r+0x156>
 800cdc0:	9207      	str	r2, [sp, #28]
 800cdc2:	e014      	b.n	800cdee <_vfiprintf_r+0x156>
 800cdc4:	eba0 0308 	sub.w	r3, r0, r8
 800cdc8:	fa09 f303 	lsl.w	r3, r9, r3
 800cdcc:	4313      	orrs	r3, r2
 800cdce:	9304      	str	r3, [sp, #16]
 800cdd0:	46a2      	mov	sl, r4
 800cdd2:	e7d2      	b.n	800cd7a <_vfiprintf_r+0xe2>
 800cdd4:	9b03      	ldr	r3, [sp, #12]
 800cdd6:	1d19      	adds	r1, r3, #4
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	9103      	str	r1, [sp, #12]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	bfbb      	ittet	lt
 800cde0:	425b      	neglt	r3, r3
 800cde2:	f042 0202 	orrlt.w	r2, r2, #2
 800cde6:	9307      	strge	r3, [sp, #28]
 800cde8:	9307      	strlt	r3, [sp, #28]
 800cdea:	bfb8      	it	lt
 800cdec:	9204      	strlt	r2, [sp, #16]
 800cdee:	7823      	ldrb	r3, [r4, #0]
 800cdf0:	2b2e      	cmp	r3, #46	; 0x2e
 800cdf2:	d10c      	bne.n	800ce0e <_vfiprintf_r+0x176>
 800cdf4:	7863      	ldrb	r3, [r4, #1]
 800cdf6:	2b2a      	cmp	r3, #42	; 0x2a
 800cdf8:	d135      	bne.n	800ce66 <_vfiprintf_r+0x1ce>
 800cdfa:	9b03      	ldr	r3, [sp, #12]
 800cdfc:	1d1a      	adds	r2, r3, #4
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	9203      	str	r2, [sp, #12]
 800ce02:	2b00      	cmp	r3, #0
 800ce04:	bfb8      	it	lt
 800ce06:	f04f 33ff 	movlt.w	r3, #4294967295
 800ce0a:	3402      	adds	r4, #2
 800ce0c:	9305      	str	r3, [sp, #20]
 800ce0e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cef4 <_vfiprintf_r+0x25c>
 800ce12:	7821      	ldrb	r1, [r4, #0]
 800ce14:	2203      	movs	r2, #3
 800ce16:	4650      	mov	r0, sl
 800ce18:	f7f3 f9fa 	bl	8000210 <memchr>
 800ce1c:	b140      	cbz	r0, 800ce30 <_vfiprintf_r+0x198>
 800ce1e:	2340      	movs	r3, #64	; 0x40
 800ce20:	eba0 000a 	sub.w	r0, r0, sl
 800ce24:	fa03 f000 	lsl.w	r0, r3, r0
 800ce28:	9b04      	ldr	r3, [sp, #16]
 800ce2a:	4303      	orrs	r3, r0
 800ce2c:	3401      	adds	r4, #1
 800ce2e:	9304      	str	r3, [sp, #16]
 800ce30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ce34:	482c      	ldr	r0, [pc, #176]	; (800cee8 <_vfiprintf_r+0x250>)
 800ce36:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ce3a:	2206      	movs	r2, #6
 800ce3c:	f7f3 f9e8 	bl	8000210 <memchr>
 800ce40:	2800      	cmp	r0, #0
 800ce42:	d03f      	beq.n	800cec4 <_vfiprintf_r+0x22c>
 800ce44:	4b29      	ldr	r3, [pc, #164]	; (800ceec <_vfiprintf_r+0x254>)
 800ce46:	bb1b      	cbnz	r3, 800ce90 <_vfiprintf_r+0x1f8>
 800ce48:	9b03      	ldr	r3, [sp, #12]
 800ce4a:	3307      	adds	r3, #7
 800ce4c:	f023 0307 	bic.w	r3, r3, #7
 800ce50:	3308      	adds	r3, #8
 800ce52:	9303      	str	r3, [sp, #12]
 800ce54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ce56:	443b      	add	r3, r7
 800ce58:	9309      	str	r3, [sp, #36]	; 0x24
 800ce5a:	e767      	b.n	800cd2c <_vfiprintf_r+0x94>
 800ce5c:	fb0c 3202 	mla	r2, ip, r2, r3
 800ce60:	460c      	mov	r4, r1
 800ce62:	2001      	movs	r0, #1
 800ce64:	e7a5      	b.n	800cdb2 <_vfiprintf_r+0x11a>
 800ce66:	2300      	movs	r3, #0
 800ce68:	3401      	adds	r4, #1
 800ce6a:	9305      	str	r3, [sp, #20]
 800ce6c:	4619      	mov	r1, r3
 800ce6e:	f04f 0c0a 	mov.w	ip, #10
 800ce72:	4620      	mov	r0, r4
 800ce74:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ce78:	3a30      	subs	r2, #48	; 0x30
 800ce7a:	2a09      	cmp	r2, #9
 800ce7c:	d903      	bls.n	800ce86 <_vfiprintf_r+0x1ee>
 800ce7e:	2b00      	cmp	r3, #0
 800ce80:	d0c5      	beq.n	800ce0e <_vfiprintf_r+0x176>
 800ce82:	9105      	str	r1, [sp, #20]
 800ce84:	e7c3      	b.n	800ce0e <_vfiprintf_r+0x176>
 800ce86:	fb0c 2101 	mla	r1, ip, r1, r2
 800ce8a:	4604      	mov	r4, r0
 800ce8c:	2301      	movs	r3, #1
 800ce8e:	e7f0      	b.n	800ce72 <_vfiprintf_r+0x1da>
 800ce90:	ab03      	add	r3, sp, #12
 800ce92:	9300      	str	r3, [sp, #0]
 800ce94:	462a      	mov	r2, r5
 800ce96:	4b16      	ldr	r3, [pc, #88]	; (800cef0 <_vfiprintf_r+0x258>)
 800ce98:	a904      	add	r1, sp, #16
 800ce9a:	4630      	mov	r0, r6
 800ce9c:	f7fb f9aa 	bl	80081f4 <_printf_float>
 800cea0:	4607      	mov	r7, r0
 800cea2:	1c78      	adds	r0, r7, #1
 800cea4:	d1d6      	bne.n	800ce54 <_vfiprintf_r+0x1bc>
 800cea6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cea8:	07d9      	lsls	r1, r3, #31
 800ceaa:	d405      	bmi.n	800ceb8 <_vfiprintf_r+0x220>
 800ceac:	89ab      	ldrh	r3, [r5, #12]
 800ceae:	059a      	lsls	r2, r3, #22
 800ceb0:	d402      	bmi.n	800ceb8 <_vfiprintf_r+0x220>
 800ceb2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800ceb4:	f7ff fe71 	bl	800cb9a <__retarget_lock_release_recursive>
 800ceb8:	89ab      	ldrh	r3, [r5, #12]
 800ceba:	065b      	lsls	r3, r3, #25
 800cebc:	f53f af12 	bmi.w	800cce4 <_vfiprintf_r+0x4c>
 800cec0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cec2:	e711      	b.n	800cce8 <_vfiprintf_r+0x50>
 800cec4:	ab03      	add	r3, sp, #12
 800cec6:	9300      	str	r3, [sp, #0]
 800cec8:	462a      	mov	r2, r5
 800ceca:	4b09      	ldr	r3, [pc, #36]	; (800cef0 <_vfiprintf_r+0x258>)
 800cecc:	a904      	add	r1, sp, #16
 800cece:	4630      	mov	r0, r6
 800ced0:	f7fb fc34 	bl	800873c <_printf_i>
 800ced4:	e7e4      	b.n	800cea0 <_vfiprintf_r+0x208>
 800ced6:	bf00      	nop
 800ced8:	080103b4 	.word	0x080103b4
 800cedc:	080103d4 	.word	0x080103d4
 800cee0:	08010394 	.word	0x08010394
 800cee4:	0801032c 	.word	0x0801032c
 800cee8:	08010336 	.word	0x08010336
 800ceec:	080081f5 	.word	0x080081f5
 800cef0:	0800cc75 	.word	0x0800cc75
 800cef4:	08010332 	.word	0x08010332

0800cef8 <__swbuf_r>:
 800cef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cefa:	460e      	mov	r6, r1
 800cefc:	4614      	mov	r4, r2
 800cefe:	4605      	mov	r5, r0
 800cf00:	b118      	cbz	r0, 800cf0a <__swbuf_r+0x12>
 800cf02:	6983      	ldr	r3, [r0, #24]
 800cf04:	b90b      	cbnz	r3, 800cf0a <__swbuf_r+0x12>
 800cf06:	f7ff fd97 	bl	800ca38 <__sinit>
 800cf0a:	4b21      	ldr	r3, [pc, #132]	; (800cf90 <__swbuf_r+0x98>)
 800cf0c:	429c      	cmp	r4, r3
 800cf0e:	d12b      	bne.n	800cf68 <__swbuf_r+0x70>
 800cf10:	686c      	ldr	r4, [r5, #4]
 800cf12:	69a3      	ldr	r3, [r4, #24]
 800cf14:	60a3      	str	r3, [r4, #8]
 800cf16:	89a3      	ldrh	r3, [r4, #12]
 800cf18:	071a      	lsls	r2, r3, #28
 800cf1a:	d52f      	bpl.n	800cf7c <__swbuf_r+0x84>
 800cf1c:	6923      	ldr	r3, [r4, #16]
 800cf1e:	b36b      	cbz	r3, 800cf7c <__swbuf_r+0x84>
 800cf20:	6923      	ldr	r3, [r4, #16]
 800cf22:	6820      	ldr	r0, [r4, #0]
 800cf24:	1ac0      	subs	r0, r0, r3
 800cf26:	6963      	ldr	r3, [r4, #20]
 800cf28:	b2f6      	uxtb	r6, r6
 800cf2a:	4283      	cmp	r3, r0
 800cf2c:	4637      	mov	r7, r6
 800cf2e:	dc04      	bgt.n	800cf3a <__swbuf_r+0x42>
 800cf30:	4621      	mov	r1, r4
 800cf32:	4628      	mov	r0, r5
 800cf34:	f7ff fcec 	bl	800c910 <_fflush_r>
 800cf38:	bb30      	cbnz	r0, 800cf88 <__swbuf_r+0x90>
 800cf3a:	68a3      	ldr	r3, [r4, #8]
 800cf3c:	3b01      	subs	r3, #1
 800cf3e:	60a3      	str	r3, [r4, #8]
 800cf40:	6823      	ldr	r3, [r4, #0]
 800cf42:	1c5a      	adds	r2, r3, #1
 800cf44:	6022      	str	r2, [r4, #0]
 800cf46:	701e      	strb	r6, [r3, #0]
 800cf48:	6963      	ldr	r3, [r4, #20]
 800cf4a:	3001      	adds	r0, #1
 800cf4c:	4283      	cmp	r3, r0
 800cf4e:	d004      	beq.n	800cf5a <__swbuf_r+0x62>
 800cf50:	89a3      	ldrh	r3, [r4, #12]
 800cf52:	07db      	lsls	r3, r3, #31
 800cf54:	d506      	bpl.n	800cf64 <__swbuf_r+0x6c>
 800cf56:	2e0a      	cmp	r6, #10
 800cf58:	d104      	bne.n	800cf64 <__swbuf_r+0x6c>
 800cf5a:	4621      	mov	r1, r4
 800cf5c:	4628      	mov	r0, r5
 800cf5e:	f7ff fcd7 	bl	800c910 <_fflush_r>
 800cf62:	b988      	cbnz	r0, 800cf88 <__swbuf_r+0x90>
 800cf64:	4638      	mov	r0, r7
 800cf66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf68:	4b0a      	ldr	r3, [pc, #40]	; (800cf94 <__swbuf_r+0x9c>)
 800cf6a:	429c      	cmp	r4, r3
 800cf6c:	d101      	bne.n	800cf72 <__swbuf_r+0x7a>
 800cf6e:	68ac      	ldr	r4, [r5, #8]
 800cf70:	e7cf      	b.n	800cf12 <__swbuf_r+0x1a>
 800cf72:	4b09      	ldr	r3, [pc, #36]	; (800cf98 <__swbuf_r+0xa0>)
 800cf74:	429c      	cmp	r4, r3
 800cf76:	bf08      	it	eq
 800cf78:	68ec      	ldreq	r4, [r5, #12]
 800cf7a:	e7ca      	b.n	800cf12 <__swbuf_r+0x1a>
 800cf7c:	4621      	mov	r1, r4
 800cf7e:	4628      	mov	r0, r5
 800cf80:	f000 f80c 	bl	800cf9c <__swsetup_r>
 800cf84:	2800      	cmp	r0, #0
 800cf86:	d0cb      	beq.n	800cf20 <__swbuf_r+0x28>
 800cf88:	f04f 37ff 	mov.w	r7, #4294967295
 800cf8c:	e7ea      	b.n	800cf64 <__swbuf_r+0x6c>
 800cf8e:	bf00      	nop
 800cf90:	080103b4 	.word	0x080103b4
 800cf94:	080103d4 	.word	0x080103d4
 800cf98:	08010394 	.word	0x08010394

0800cf9c <__swsetup_r>:
 800cf9c:	4b32      	ldr	r3, [pc, #200]	; (800d068 <__swsetup_r+0xcc>)
 800cf9e:	b570      	push	{r4, r5, r6, lr}
 800cfa0:	681d      	ldr	r5, [r3, #0]
 800cfa2:	4606      	mov	r6, r0
 800cfa4:	460c      	mov	r4, r1
 800cfa6:	b125      	cbz	r5, 800cfb2 <__swsetup_r+0x16>
 800cfa8:	69ab      	ldr	r3, [r5, #24]
 800cfaa:	b913      	cbnz	r3, 800cfb2 <__swsetup_r+0x16>
 800cfac:	4628      	mov	r0, r5
 800cfae:	f7ff fd43 	bl	800ca38 <__sinit>
 800cfb2:	4b2e      	ldr	r3, [pc, #184]	; (800d06c <__swsetup_r+0xd0>)
 800cfb4:	429c      	cmp	r4, r3
 800cfb6:	d10f      	bne.n	800cfd8 <__swsetup_r+0x3c>
 800cfb8:	686c      	ldr	r4, [r5, #4]
 800cfba:	89a3      	ldrh	r3, [r4, #12]
 800cfbc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800cfc0:	0719      	lsls	r1, r3, #28
 800cfc2:	d42c      	bmi.n	800d01e <__swsetup_r+0x82>
 800cfc4:	06dd      	lsls	r5, r3, #27
 800cfc6:	d411      	bmi.n	800cfec <__swsetup_r+0x50>
 800cfc8:	2309      	movs	r3, #9
 800cfca:	6033      	str	r3, [r6, #0]
 800cfcc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800cfd0:	81a3      	strh	r3, [r4, #12]
 800cfd2:	f04f 30ff 	mov.w	r0, #4294967295
 800cfd6:	e03e      	b.n	800d056 <__swsetup_r+0xba>
 800cfd8:	4b25      	ldr	r3, [pc, #148]	; (800d070 <__swsetup_r+0xd4>)
 800cfda:	429c      	cmp	r4, r3
 800cfdc:	d101      	bne.n	800cfe2 <__swsetup_r+0x46>
 800cfde:	68ac      	ldr	r4, [r5, #8]
 800cfe0:	e7eb      	b.n	800cfba <__swsetup_r+0x1e>
 800cfe2:	4b24      	ldr	r3, [pc, #144]	; (800d074 <__swsetup_r+0xd8>)
 800cfe4:	429c      	cmp	r4, r3
 800cfe6:	bf08      	it	eq
 800cfe8:	68ec      	ldreq	r4, [r5, #12]
 800cfea:	e7e6      	b.n	800cfba <__swsetup_r+0x1e>
 800cfec:	0758      	lsls	r0, r3, #29
 800cfee:	d512      	bpl.n	800d016 <__swsetup_r+0x7a>
 800cff0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cff2:	b141      	cbz	r1, 800d006 <__swsetup_r+0x6a>
 800cff4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cff8:	4299      	cmp	r1, r3
 800cffa:	d002      	beq.n	800d002 <__swsetup_r+0x66>
 800cffc:	4630      	mov	r0, r6
 800cffe:	f7fe fd4f 	bl	800baa0 <_free_r>
 800d002:	2300      	movs	r3, #0
 800d004:	6363      	str	r3, [r4, #52]	; 0x34
 800d006:	89a3      	ldrh	r3, [r4, #12]
 800d008:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d00c:	81a3      	strh	r3, [r4, #12]
 800d00e:	2300      	movs	r3, #0
 800d010:	6063      	str	r3, [r4, #4]
 800d012:	6923      	ldr	r3, [r4, #16]
 800d014:	6023      	str	r3, [r4, #0]
 800d016:	89a3      	ldrh	r3, [r4, #12]
 800d018:	f043 0308 	orr.w	r3, r3, #8
 800d01c:	81a3      	strh	r3, [r4, #12]
 800d01e:	6923      	ldr	r3, [r4, #16]
 800d020:	b94b      	cbnz	r3, 800d036 <__swsetup_r+0x9a>
 800d022:	89a3      	ldrh	r3, [r4, #12]
 800d024:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d028:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d02c:	d003      	beq.n	800d036 <__swsetup_r+0x9a>
 800d02e:	4621      	mov	r1, r4
 800d030:	4630      	mov	r0, r6
 800d032:	f000 f84d 	bl	800d0d0 <__smakebuf_r>
 800d036:	89a0      	ldrh	r0, [r4, #12]
 800d038:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d03c:	f010 0301 	ands.w	r3, r0, #1
 800d040:	d00a      	beq.n	800d058 <__swsetup_r+0xbc>
 800d042:	2300      	movs	r3, #0
 800d044:	60a3      	str	r3, [r4, #8]
 800d046:	6963      	ldr	r3, [r4, #20]
 800d048:	425b      	negs	r3, r3
 800d04a:	61a3      	str	r3, [r4, #24]
 800d04c:	6923      	ldr	r3, [r4, #16]
 800d04e:	b943      	cbnz	r3, 800d062 <__swsetup_r+0xc6>
 800d050:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d054:	d1ba      	bne.n	800cfcc <__swsetup_r+0x30>
 800d056:	bd70      	pop	{r4, r5, r6, pc}
 800d058:	0781      	lsls	r1, r0, #30
 800d05a:	bf58      	it	pl
 800d05c:	6963      	ldrpl	r3, [r4, #20]
 800d05e:	60a3      	str	r3, [r4, #8]
 800d060:	e7f4      	b.n	800d04c <__swsetup_r+0xb0>
 800d062:	2000      	movs	r0, #0
 800d064:	e7f7      	b.n	800d056 <__swsetup_r+0xba>
 800d066:	bf00      	nop
 800d068:	2000001c 	.word	0x2000001c
 800d06c:	080103b4 	.word	0x080103b4
 800d070:	080103d4 	.word	0x080103d4
 800d074:	08010394 	.word	0x08010394

0800d078 <abort>:
 800d078:	b508      	push	{r3, lr}
 800d07a:	2006      	movs	r0, #6
 800d07c:	f000 f898 	bl	800d1b0 <raise>
 800d080:	2001      	movs	r0, #1
 800d082:	f7f8 f802 	bl	800508a <_exit>

0800d086 <__swhatbuf_r>:
 800d086:	b570      	push	{r4, r5, r6, lr}
 800d088:	460e      	mov	r6, r1
 800d08a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d08e:	2900      	cmp	r1, #0
 800d090:	b096      	sub	sp, #88	; 0x58
 800d092:	4614      	mov	r4, r2
 800d094:	461d      	mov	r5, r3
 800d096:	da08      	bge.n	800d0aa <__swhatbuf_r+0x24>
 800d098:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800d09c:	2200      	movs	r2, #0
 800d09e:	602a      	str	r2, [r5, #0]
 800d0a0:	061a      	lsls	r2, r3, #24
 800d0a2:	d410      	bmi.n	800d0c6 <__swhatbuf_r+0x40>
 800d0a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d0a8:	e00e      	b.n	800d0c8 <__swhatbuf_r+0x42>
 800d0aa:	466a      	mov	r2, sp
 800d0ac:	f000 f89c 	bl	800d1e8 <_fstat_r>
 800d0b0:	2800      	cmp	r0, #0
 800d0b2:	dbf1      	blt.n	800d098 <__swhatbuf_r+0x12>
 800d0b4:	9a01      	ldr	r2, [sp, #4]
 800d0b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d0ba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d0be:	425a      	negs	r2, r3
 800d0c0:	415a      	adcs	r2, r3
 800d0c2:	602a      	str	r2, [r5, #0]
 800d0c4:	e7ee      	b.n	800d0a4 <__swhatbuf_r+0x1e>
 800d0c6:	2340      	movs	r3, #64	; 0x40
 800d0c8:	2000      	movs	r0, #0
 800d0ca:	6023      	str	r3, [r4, #0]
 800d0cc:	b016      	add	sp, #88	; 0x58
 800d0ce:	bd70      	pop	{r4, r5, r6, pc}

0800d0d0 <__smakebuf_r>:
 800d0d0:	898b      	ldrh	r3, [r1, #12]
 800d0d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d0d4:	079d      	lsls	r5, r3, #30
 800d0d6:	4606      	mov	r6, r0
 800d0d8:	460c      	mov	r4, r1
 800d0da:	d507      	bpl.n	800d0ec <__smakebuf_r+0x1c>
 800d0dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d0e0:	6023      	str	r3, [r4, #0]
 800d0e2:	6123      	str	r3, [r4, #16]
 800d0e4:	2301      	movs	r3, #1
 800d0e6:	6163      	str	r3, [r4, #20]
 800d0e8:	b002      	add	sp, #8
 800d0ea:	bd70      	pop	{r4, r5, r6, pc}
 800d0ec:	ab01      	add	r3, sp, #4
 800d0ee:	466a      	mov	r2, sp
 800d0f0:	f7ff ffc9 	bl	800d086 <__swhatbuf_r>
 800d0f4:	9900      	ldr	r1, [sp, #0]
 800d0f6:	4605      	mov	r5, r0
 800d0f8:	4630      	mov	r0, r6
 800d0fa:	f7fe fd3d 	bl	800bb78 <_malloc_r>
 800d0fe:	b948      	cbnz	r0, 800d114 <__smakebuf_r+0x44>
 800d100:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d104:	059a      	lsls	r2, r3, #22
 800d106:	d4ef      	bmi.n	800d0e8 <__smakebuf_r+0x18>
 800d108:	f023 0303 	bic.w	r3, r3, #3
 800d10c:	f043 0302 	orr.w	r3, r3, #2
 800d110:	81a3      	strh	r3, [r4, #12]
 800d112:	e7e3      	b.n	800d0dc <__smakebuf_r+0xc>
 800d114:	4b0d      	ldr	r3, [pc, #52]	; (800d14c <__smakebuf_r+0x7c>)
 800d116:	62b3      	str	r3, [r6, #40]	; 0x28
 800d118:	89a3      	ldrh	r3, [r4, #12]
 800d11a:	6020      	str	r0, [r4, #0]
 800d11c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d120:	81a3      	strh	r3, [r4, #12]
 800d122:	9b00      	ldr	r3, [sp, #0]
 800d124:	6163      	str	r3, [r4, #20]
 800d126:	9b01      	ldr	r3, [sp, #4]
 800d128:	6120      	str	r0, [r4, #16]
 800d12a:	b15b      	cbz	r3, 800d144 <__smakebuf_r+0x74>
 800d12c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d130:	4630      	mov	r0, r6
 800d132:	f000 f86b 	bl	800d20c <_isatty_r>
 800d136:	b128      	cbz	r0, 800d144 <__smakebuf_r+0x74>
 800d138:	89a3      	ldrh	r3, [r4, #12]
 800d13a:	f023 0303 	bic.w	r3, r3, #3
 800d13e:	f043 0301 	orr.w	r3, r3, #1
 800d142:	81a3      	strh	r3, [r4, #12]
 800d144:	89a0      	ldrh	r0, [r4, #12]
 800d146:	4305      	orrs	r5, r0
 800d148:	81a5      	strh	r5, [r4, #12]
 800d14a:	e7cd      	b.n	800d0e8 <__smakebuf_r+0x18>
 800d14c:	0800c9d1 	.word	0x0800c9d1

0800d150 <_malloc_usable_size_r>:
 800d150:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d154:	1f18      	subs	r0, r3, #4
 800d156:	2b00      	cmp	r3, #0
 800d158:	bfbc      	itt	lt
 800d15a:	580b      	ldrlt	r3, [r1, r0]
 800d15c:	18c0      	addlt	r0, r0, r3
 800d15e:	4770      	bx	lr

0800d160 <_raise_r>:
 800d160:	291f      	cmp	r1, #31
 800d162:	b538      	push	{r3, r4, r5, lr}
 800d164:	4604      	mov	r4, r0
 800d166:	460d      	mov	r5, r1
 800d168:	d904      	bls.n	800d174 <_raise_r+0x14>
 800d16a:	2316      	movs	r3, #22
 800d16c:	6003      	str	r3, [r0, #0]
 800d16e:	f04f 30ff 	mov.w	r0, #4294967295
 800d172:	bd38      	pop	{r3, r4, r5, pc}
 800d174:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d176:	b112      	cbz	r2, 800d17e <_raise_r+0x1e>
 800d178:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d17c:	b94b      	cbnz	r3, 800d192 <_raise_r+0x32>
 800d17e:	4620      	mov	r0, r4
 800d180:	f000 f830 	bl	800d1e4 <_getpid_r>
 800d184:	462a      	mov	r2, r5
 800d186:	4601      	mov	r1, r0
 800d188:	4620      	mov	r0, r4
 800d18a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d18e:	f000 b817 	b.w	800d1c0 <_kill_r>
 800d192:	2b01      	cmp	r3, #1
 800d194:	d00a      	beq.n	800d1ac <_raise_r+0x4c>
 800d196:	1c59      	adds	r1, r3, #1
 800d198:	d103      	bne.n	800d1a2 <_raise_r+0x42>
 800d19a:	2316      	movs	r3, #22
 800d19c:	6003      	str	r3, [r0, #0]
 800d19e:	2001      	movs	r0, #1
 800d1a0:	e7e7      	b.n	800d172 <_raise_r+0x12>
 800d1a2:	2400      	movs	r4, #0
 800d1a4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d1a8:	4628      	mov	r0, r5
 800d1aa:	4798      	blx	r3
 800d1ac:	2000      	movs	r0, #0
 800d1ae:	e7e0      	b.n	800d172 <_raise_r+0x12>

0800d1b0 <raise>:
 800d1b0:	4b02      	ldr	r3, [pc, #8]	; (800d1bc <raise+0xc>)
 800d1b2:	4601      	mov	r1, r0
 800d1b4:	6818      	ldr	r0, [r3, #0]
 800d1b6:	f7ff bfd3 	b.w	800d160 <_raise_r>
 800d1ba:	bf00      	nop
 800d1bc:	2000001c 	.word	0x2000001c

0800d1c0 <_kill_r>:
 800d1c0:	b538      	push	{r3, r4, r5, lr}
 800d1c2:	4d07      	ldr	r5, [pc, #28]	; (800d1e0 <_kill_r+0x20>)
 800d1c4:	2300      	movs	r3, #0
 800d1c6:	4604      	mov	r4, r0
 800d1c8:	4608      	mov	r0, r1
 800d1ca:	4611      	mov	r1, r2
 800d1cc:	602b      	str	r3, [r5, #0]
 800d1ce:	f7f7 ff4c 	bl	800506a <_kill>
 800d1d2:	1c43      	adds	r3, r0, #1
 800d1d4:	d102      	bne.n	800d1dc <_kill_r+0x1c>
 800d1d6:	682b      	ldr	r3, [r5, #0]
 800d1d8:	b103      	cbz	r3, 800d1dc <_kill_r+0x1c>
 800d1da:	6023      	str	r3, [r4, #0]
 800d1dc:	bd38      	pop	{r3, r4, r5, pc}
 800d1de:	bf00      	nop
 800d1e0:	20009d08 	.word	0x20009d08

0800d1e4 <_getpid_r>:
 800d1e4:	f7f7 bf39 	b.w	800505a <_getpid>

0800d1e8 <_fstat_r>:
 800d1e8:	b538      	push	{r3, r4, r5, lr}
 800d1ea:	4d07      	ldr	r5, [pc, #28]	; (800d208 <_fstat_r+0x20>)
 800d1ec:	2300      	movs	r3, #0
 800d1ee:	4604      	mov	r4, r0
 800d1f0:	4608      	mov	r0, r1
 800d1f2:	4611      	mov	r1, r2
 800d1f4:	602b      	str	r3, [r5, #0]
 800d1f6:	f7f7 ff97 	bl	8005128 <_fstat>
 800d1fa:	1c43      	adds	r3, r0, #1
 800d1fc:	d102      	bne.n	800d204 <_fstat_r+0x1c>
 800d1fe:	682b      	ldr	r3, [r5, #0]
 800d200:	b103      	cbz	r3, 800d204 <_fstat_r+0x1c>
 800d202:	6023      	str	r3, [r4, #0]
 800d204:	bd38      	pop	{r3, r4, r5, pc}
 800d206:	bf00      	nop
 800d208:	20009d08 	.word	0x20009d08

0800d20c <_isatty_r>:
 800d20c:	b538      	push	{r3, r4, r5, lr}
 800d20e:	4d06      	ldr	r5, [pc, #24]	; (800d228 <_isatty_r+0x1c>)
 800d210:	2300      	movs	r3, #0
 800d212:	4604      	mov	r4, r0
 800d214:	4608      	mov	r0, r1
 800d216:	602b      	str	r3, [r5, #0]
 800d218:	f7f7 ff96 	bl	8005148 <_isatty>
 800d21c:	1c43      	adds	r3, r0, #1
 800d21e:	d102      	bne.n	800d226 <_isatty_r+0x1a>
 800d220:	682b      	ldr	r3, [r5, #0]
 800d222:	b103      	cbz	r3, 800d226 <_isatty_r+0x1a>
 800d224:	6023      	str	r3, [r4, #0]
 800d226:	bd38      	pop	{r3, r4, r5, pc}
 800d228:	20009d08 	.word	0x20009d08
 800d22c:	00000000 	.word	0x00000000

0800d230 <cos>:
 800d230:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d232:	ec53 2b10 	vmov	r2, r3, d0
 800d236:	4826      	ldr	r0, [pc, #152]	; (800d2d0 <cos+0xa0>)
 800d238:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d23c:	4281      	cmp	r1, r0
 800d23e:	dc06      	bgt.n	800d24e <cos+0x1e>
 800d240:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800d2c8 <cos+0x98>
 800d244:	b005      	add	sp, #20
 800d246:	f85d eb04 	ldr.w	lr, [sp], #4
 800d24a:	f001 bcf5 	b.w	800ec38 <__kernel_cos>
 800d24e:	4821      	ldr	r0, [pc, #132]	; (800d2d4 <cos+0xa4>)
 800d250:	4281      	cmp	r1, r0
 800d252:	dd09      	ble.n	800d268 <cos+0x38>
 800d254:	ee10 0a10 	vmov	r0, s0
 800d258:	4619      	mov	r1, r3
 800d25a:	f7f3 f82d 	bl	80002b8 <__aeabi_dsub>
 800d25e:	ec41 0b10 	vmov	d0, r0, r1
 800d262:	b005      	add	sp, #20
 800d264:	f85d fb04 	ldr.w	pc, [sp], #4
 800d268:	4668      	mov	r0, sp
 800d26a:	f001 fa21 	bl	800e6b0 <__ieee754_rem_pio2>
 800d26e:	f000 0003 	and.w	r0, r0, #3
 800d272:	2801      	cmp	r0, #1
 800d274:	d00b      	beq.n	800d28e <cos+0x5e>
 800d276:	2802      	cmp	r0, #2
 800d278:	d016      	beq.n	800d2a8 <cos+0x78>
 800d27a:	b9e0      	cbnz	r0, 800d2b6 <cos+0x86>
 800d27c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d280:	ed9d 0b00 	vldr	d0, [sp]
 800d284:	f001 fcd8 	bl	800ec38 <__kernel_cos>
 800d288:	ec51 0b10 	vmov	r0, r1, d0
 800d28c:	e7e7      	b.n	800d25e <cos+0x2e>
 800d28e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d292:	ed9d 0b00 	vldr	d0, [sp]
 800d296:	f002 f8e7 	bl	800f468 <__kernel_sin>
 800d29a:	ec53 2b10 	vmov	r2, r3, d0
 800d29e:	ee10 0a10 	vmov	r0, s0
 800d2a2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d2a6:	e7da      	b.n	800d25e <cos+0x2e>
 800d2a8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d2ac:	ed9d 0b00 	vldr	d0, [sp]
 800d2b0:	f001 fcc2 	bl	800ec38 <__kernel_cos>
 800d2b4:	e7f1      	b.n	800d29a <cos+0x6a>
 800d2b6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d2ba:	ed9d 0b00 	vldr	d0, [sp]
 800d2be:	2001      	movs	r0, #1
 800d2c0:	f002 f8d2 	bl	800f468 <__kernel_sin>
 800d2c4:	e7e0      	b.n	800d288 <cos+0x58>
 800d2c6:	bf00      	nop
	...
 800d2d0:	3fe921fb 	.word	0x3fe921fb
 800d2d4:	7fefffff 	.word	0x7fefffff

0800d2d8 <round>:
 800d2d8:	ec51 0b10 	vmov	r0, r1, d0
 800d2dc:	b570      	push	{r4, r5, r6, lr}
 800d2de:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800d2e2:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800d2e6:	2c13      	cmp	r4, #19
 800d2e8:	ee10 2a10 	vmov	r2, s0
 800d2ec:	460b      	mov	r3, r1
 800d2ee:	dc19      	bgt.n	800d324 <round+0x4c>
 800d2f0:	2c00      	cmp	r4, #0
 800d2f2:	da09      	bge.n	800d308 <round+0x30>
 800d2f4:	3401      	adds	r4, #1
 800d2f6:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800d2fa:	d103      	bne.n	800d304 <round+0x2c>
 800d2fc:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800d300:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d304:	2200      	movs	r2, #0
 800d306:	e028      	b.n	800d35a <round+0x82>
 800d308:	4d15      	ldr	r5, [pc, #84]	; (800d360 <round+0x88>)
 800d30a:	4125      	asrs	r5, r4
 800d30c:	ea01 0605 	and.w	r6, r1, r5
 800d310:	4332      	orrs	r2, r6
 800d312:	d00e      	beq.n	800d332 <round+0x5a>
 800d314:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800d318:	fa42 f404 	asr.w	r4, r2, r4
 800d31c:	4423      	add	r3, r4
 800d31e:	ea23 0305 	bic.w	r3, r3, r5
 800d322:	e7ef      	b.n	800d304 <round+0x2c>
 800d324:	2c33      	cmp	r4, #51	; 0x33
 800d326:	dd07      	ble.n	800d338 <round+0x60>
 800d328:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800d32c:	d101      	bne.n	800d332 <round+0x5a>
 800d32e:	f7f2 ffc5 	bl	80002bc <__adddf3>
 800d332:	ec41 0b10 	vmov	d0, r0, r1
 800d336:	bd70      	pop	{r4, r5, r6, pc}
 800d338:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800d33c:	f04f 35ff 	mov.w	r5, #4294967295
 800d340:	40f5      	lsrs	r5, r6
 800d342:	4228      	tst	r0, r5
 800d344:	d0f5      	beq.n	800d332 <round+0x5a>
 800d346:	2101      	movs	r1, #1
 800d348:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800d34c:	fa01 f404 	lsl.w	r4, r1, r4
 800d350:	1912      	adds	r2, r2, r4
 800d352:	bf28      	it	cs
 800d354:	185b      	addcs	r3, r3, r1
 800d356:	ea22 0205 	bic.w	r2, r2, r5
 800d35a:	4619      	mov	r1, r3
 800d35c:	4610      	mov	r0, r2
 800d35e:	e7e8      	b.n	800d332 <round+0x5a>
 800d360:	000fffff 	.word	0x000fffff
 800d364:	00000000 	.word	0x00000000

0800d368 <sin>:
 800d368:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d36a:	ec53 2b10 	vmov	r2, r3, d0
 800d36e:	4828      	ldr	r0, [pc, #160]	; (800d410 <sin+0xa8>)
 800d370:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d374:	4281      	cmp	r1, r0
 800d376:	dc07      	bgt.n	800d388 <sin+0x20>
 800d378:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800d408 <sin+0xa0>
 800d37c:	2000      	movs	r0, #0
 800d37e:	b005      	add	sp, #20
 800d380:	f85d eb04 	ldr.w	lr, [sp], #4
 800d384:	f002 b870 	b.w	800f468 <__kernel_sin>
 800d388:	4822      	ldr	r0, [pc, #136]	; (800d414 <sin+0xac>)
 800d38a:	4281      	cmp	r1, r0
 800d38c:	dd09      	ble.n	800d3a2 <sin+0x3a>
 800d38e:	ee10 0a10 	vmov	r0, s0
 800d392:	4619      	mov	r1, r3
 800d394:	f7f2 ff90 	bl	80002b8 <__aeabi_dsub>
 800d398:	ec41 0b10 	vmov	d0, r0, r1
 800d39c:	b005      	add	sp, #20
 800d39e:	f85d fb04 	ldr.w	pc, [sp], #4
 800d3a2:	4668      	mov	r0, sp
 800d3a4:	f001 f984 	bl	800e6b0 <__ieee754_rem_pio2>
 800d3a8:	f000 0003 	and.w	r0, r0, #3
 800d3ac:	2801      	cmp	r0, #1
 800d3ae:	d00c      	beq.n	800d3ca <sin+0x62>
 800d3b0:	2802      	cmp	r0, #2
 800d3b2:	d011      	beq.n	800d3d8 <sin+0x70>
 800d3b4:	b9f0      	cbnz	r0, 800d3f4 <sin+0x8c>
 800d3b6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d3ba:	ed9d 0b00 	vldr	d0, [sp]
 800d3be:	2001      	movs	r0, #1
 800d3c0:	f002 f852 	bl	800f468 <__kernel_sin>
 800d3c4:	ec51 0b10 	vmov	r0, r1, d0
 800d3c8:	e7e6      	b.n	800d398 <sin+0x30>
 800d3ca:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d3ce:	ed9d 0b00 	vldr	d0, [sp]
 800d3d2:	f001 fc31 	bl	800ec38 <__kernel_cos>
 800d3d6:	e7f5      	b.n	800d3c4 <sin+0x5c>
 800d3d8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d3dc:	ed9d 0b00 	vldr	d0, [sp]
 800d3e0:	2001      	movs	r0, #1
 800d3e2:	f002 f841 	bl	800f468 <__kernel_sin>
 800d3e6:	ec53 2b10 	vmov	r2, r3, d0
 800d3ea:	ee10 0a10 	vmov	r0, s0
 800d3ee:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800d3f2:	e7d1      	b.n	800d398 <sin+0x30>
 800d3f4:	ed9d 1b02 	vldr	d1, [sp, #8]
 800d3f8:	ed9d 0b00 	vldr	d0, [sp]
 800d3fc:	f001 fc1c 	bl	800ec38 <__kernel_cos>
 800d400:	e7f1      	b.n	800d3e6 <sin+0x7e>
 800d402:	bf00      	nop
 800d404:	f3af 8000 	nop.w
	...
 800d410:	3fe921fb 	.word	0x3fe921fb
 800d414:	7fefffff 	.word	0x7fefffff

0800d418 <acos>:
 800d418:	b538      	push	{r3, r4, r5, lr}
 800d41a:	ed2d 8b02 	vpush	{d8}
 800d41e:	ec55 4b10 	vmov	r4, r5, d0
 800d422:	f000 f8e9 	bl	800d5f8 <__ieee754_acos>
 800d426:	4622      	mov	r2, r4
 800d428:	462b      	mov	r3, r5
 800d42a:	4620      	mov	r0, r4
 800d42c:	4629      	mov	r1, r5
 800d42e:	eeb0 8a40 	vmov.f32	s16, s0
 800d432:	eef0 8a60 	vmov.f32	s17, s1
 800d436:	f7f3 fb91 	bl	8000b5c <__aeabi_dcmpun>
 800d43a:	b9a8      	cbnz	r0, 800d468 <acos+0x50>
 800d43c:	ec45 4b10 	vmov	d0, r4, r5
 800d440:	f002 faa2 	bl	800f988 <fabs>
 800d444:	4b0c      	ldr	r3, [pc, #48]	; (800d478 <acos+0x60>)
 800d446:	ec51 0b10 	vmov	r0, r1, d0
 800d44a:	2200      	movs	r2, #0
 800d44c:	f7f3 fb7c 	bl	8000b48 <__aeabi_dcmpgt>
 800d450:	b150      	cbz	r0, 800d468 <acos+0x50>
 800d452:	f7fa fdfd 	bl	8008050 <__errno>
 800d456:	ecbd 8b02 	vpop	{d8}
 800d45a:	2321      	movs	r3, #33	; 0x21
 800d45c:	6003      	str	r3, [r0, #0]
 800d45e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d462:	4806      	ldr	r0, [pc, #24]	; (800d47c <acos+0x64>)
 800d464:	f7ff b890 	b.w	800c588 <nan>
 800d468:	eeb0 0a48 	vmov.f32	s0, s16
 800d46c:	eef0 0a68 	vmov.f32	s1, s17
 800d470:	ecbd 8b02 	vpop	{d8}
 800d474:	bd38      	pop	{r3, r4, r5, pc}
 800d476:	bf00      	nop
 800d478:	3ff00000 	.word	0x3ff00000
 800d47c:	08010393 	.word	0x08010393

0800d480 <atan2>:
 800d480:	f000 bb1a 	b.w	800dab8 <__ieee754_atan2>

0800d484 <pow>:
 800d484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d486:	ed2d 8b02 	vpush	{d8}
 800d48a:	eeb0 8a40 	vmov.f32	s16, s0
 800d48e:	eef0 8a60 	vmov.f32	s17, s1
 800d492:	ec55 4b11 	vmov	r4, r5, d1
 800d496:	f000 fbdb 	bl	800dc50 <__ieee754_pow>
 800d49a:	4622      	mov	r2, r4
 800d49c:	462b      	mov	r3, r5
 800d49e:	4620      	mov	r0, r4
 800d4a0:	4629      	mov	r1, r5
 800d4a2:	ec57 6b10 	vmov	r6, r7, d0
 800d4a6:	f7f3 fb59 	bl	8000b5c <__aeabi_dcmpun>
 800d4aa:	2800      	cmp	r0, #0
 800d4ac:	d13b      	bne.n	800d526 <pow+0xa2>
 800d4ae:	ec51 0b18 	vmov	r0, r1, d8
 800d4b2:	2200      	movs	r2, #0
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	f7f3 fb1f 	bl	8000af8 <__aeabi_dcmpeq>
 800d4ba:	b1b8      	cbz	r0, 800d4ec <pow+0x68>
 800d4bc:	2200      	movs	r2, #0
 800d4be:	2300      	movs	r3, #0
 800d4c0:	4620      	mov	r0, r4
 800d4c2:	4629      	mov	r1, r5
 800d4c4:	f7f3 fb18 	bl	8000af8 <__aeabi_dcmpeq>
 800d4c8:	2800      	cmp	r0, #0
 800d4ca:	d146      	bne.n	800d55a <pow+0xd6>
 800d4cc:	ec45 4b10 	vmov	d0, r4, r5
 800d4d0:	f002 fa63 	bl	800f99a <finite>
 800d4d4:	b338      	cbz	r0, 800d526 <pow+0xa2>
 800d4d6:	2200      	movs	r2, #0
 800d4d8:	2300      	movs	r3, #0
 800d4da:	4620      	mov	r0, r4
 800d4dc:	4629      	mov	r1, r5
 800d4de:	f7f3 fb15 	bl	8000b0c <__aeabi_dcmplt>
 800d4e2:	b300      	cbz	r0, 800d526 <pow+0xa2>
 800d4e4:	f7fa fdb4 	bl	8008050 <__errno>
 800d4e8:	2322      	movs	r3, #34	; 0x22
 800d4ea:	e01b      	b.n	800d524 <pow+0xa0>
 800d4ec:	ec47 6b10 	vmov	d0, r6, r7
 800d4f0:	f002 fa53 	bl	800f99a <finite>
 800d4f4:	b9e0      	cbnz	r0, 800d530 <pow+0xac>
 800d4f6:	eeb0 0a48 	vmov.f32	s0, s16
 800d4fa:	eef0 0a68 	vmov.f32	s1, s17
 800d4fe:	f002 fa4c 	bl	800f99a <finite>
 800d502:	b1a8      	cbz	r0, 800d530 <pow+0xac>
 800d504:	ec45 4b10 	vmov	d0, r4, r5
 800d508:	f002 fa47 	bl	800f99a <finite>
 800d50c:	b180      	cbz	r0, 800d530 <pow+0xac>
 800d50e:	4632      	mov	r2, r6
 800d510:	463b      	mov	r3, r7
 800d512:	4630      	mov	r0, r6
 800d514:	4639      	mov	r1, r7
 800d516:	f7f3 fb21 	bl	8000b5c <__aeabi_dcmpun>
 800d51a:	2800      	cmp	r0, #0
 800d51c:	d0e2      	beq.n	800d4e4 <pow+0x60>
 800d51e:	f7fa fd97 	bl	8008050 <__errno>
 800d522:	2321      	movs	r3, #33	; 0x21
 800d524:	6003      	str	r3, [r0, #0]
 800d526:	ecbd 8b02 	vpop	{d8}
 800d52a:	ec47 6b10 	vmov	d0, r6, r7
 800d52e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d530:	2200      	movs	r2, #0
 800d532:	2300      	movs	r3, #0
 800d534:	4630      	mov	r0, r6
 800d536:	4639      	mov	r1, r7
 800d538:	f7f3 fade 	bl	8000af8 <__aeabi_dcmpeq>
 800d53c:	2800      	cmp	r0, #0
 800d53e:	d0f2      	beq.n	800d526 <pow+0xa2>
 800d540:	eeb0 0a48 	vmov.f32	s0, s16
 800d544:	eef0 0a68 	vmov.f32	s1, s17
 800d548:	f002 fa27 	bl	800f99a <finite>
 800d54c:	2800      	cmp	r0, #0
 800d54e:	d0ea      	beq.n	800d526 <pow+0xa2>
 800d550:	ec45 4b10 	vmov	d0, r4, r5
 800d554:	f002 fa21 	bl	800f99a <finite>
 800d558:	e7c3      	b.n	800d4e2 <pow+0x5e>
 800d55a:	4f01      	ldr	r7, [pc, #4]	; (800d560 <pow+0xdc>)
 800d55c:	2600      	movs	r6, #0
 800d55e:	e7e2      	b.n	800d526 <pow+0xa2>
 800d560:	3ff00000 	.word	0x3ff00000

0800d564 <sqrt>:
 800d564:	b538      	push	{r3, r4, r5, lr}
 800d566:	ed2d 8b02 	vpush	{d8}
 800d56a:	ec55 4b10 	vmov	r4, r5, d0
 800d56e:	f001 faab 	bl	800eac8 <__ieee754_sqrt>
 800d572:	4622      	mov	r2, r4
 800d574:	462b      	mov	r3, r5
 800d576:	4620      	mov	r0, r4
 800d578:	4629      	mov	r1, r5
 800d57a:	eeb0 8a40 	vmov.f32	s16, s0
 800d57e:	eef0 8a60 	vmov.f32	s17, s1
 800d582:	f7f3 faeb 	bl	8000b5c <__aeabi_dcmpun>
 800d586:	b990      	cbnz	r0, 800d5ae <sqrt+0x4a>
 800d588:	2200      	movs	r2, #0
 800d58a:	2300      	movs	r3, #0
 800d58c:	4620      	mov	r0, r4
 800d58e:	4629      	mov	r1, r5
 800d590:	f7f3 fabc 	bl	8000b0c <__aeabi_dcmplt>
 800d594:	b158      	cbz	r0, 800d5ae <sqrt+0x4a>
 800d596:	f7fa fd5b 	bl	8008050 <__errno>
 800d59a:	2321      	movs	r3, #33	; 0x21
 800d59c:	6003      	str	r3, [r0, #0]
 800d59e:	2200      	movs	r2, #0
 800d5a0:	2300      	movs	r3, #0
 800d5a2:	4610      	mov	r0, r2
 800d5a4:	4619      	mov	r1, r3
 800d5a6:	f7f3 f969 	bl	800087c <__aeabi_ddiv>
 800d5aa:	ec41 0b18 	vmov	d8, r0, r1
 800d5ae:	eeb0 0a48 	vmov.f32	s0, s16
 800d5b2:	eef0 0a68 	vmov.f32	s1, s17
 800d5b6:	ecbd 8b02 	vpop	{d8}
 800d5ba:	bd38      	pop	{r3, r4, r5, pc}

0800d5bc <sqrtf>:
 800d5bc:	b508      	push	{r3, lr}
 800d5be:	ed2d 8b02 	vpush	{d8}
 800d5c2:	eeb0 8a40 	vmov.f32	s16, s0
 800d5c6:	f001 fb31 	bl	800ec2c <__ieee754_sqrtf>
 800d5ca:	eeb4 8a48 	vcmp.f32	s16, s16
 800d5ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5d2:	d60c      	bvs.n	800d5ee <sqrtf+0x32>
 800d5d4:	eddf 8a07 	vldr	s17, [pc, #28]	; 800d5f4 <sqrtf+0x38>
 800d5d8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800d5dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d5e0:	d505      	bpl.n	800d5ee <sqrtf+0x32>
 800d5e2:	f7fa fd35 	bl	8008050 <__errno>
 800d5e6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800d5ea:	2321      	movs	r3, #33	; 0x21
 800d5ec:	6003      	str	r3, [r0, #0]
 800d5ee:	ecbd 8b02 	vpop	{d8}
 800d5f2:	bd08      	pop	{r3, pc}
 800d5f4:	00000000 	.word	0x00000000

0800d5f8 <__ieee754_acos>:
 800d5f8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5fc:	ec55 4b10 	vmov	r4, r5, d0
 800d600:	49b7      	ldr	r1, [pc, #732]	; (800d8e0 <__ieee754_acos+0x2e8>)
 800d602:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800d606:	428b      	cmp	r3, r1
 800d608:	dd1b      	ble.n	800d642 <__ieee754_acos+0x4a>
 800d60a:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800d60e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800d612:	4323      	orrs	r3, r4
 800d614:	d106      	bne.n	800d624 <__ieee754_acos+0x2c>
 800d616:	2d00      	cmp	r5, #0
 800d618:	f300 8211 	bgt.w	800da3e <__ieee754_acos+0x446>
 800d61c:	ed9f 0b96 	vldr	d0, [pc, #600]	; 800d878 <__ieee754_acos+0x280>
 800d620:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d624:	ee10 2a10 	vmov	r2, s0
 800d628:	462b      	mov	r3, r5
 800d62a:	ee10 0a10 	vmov	r0, s0
 800d62e:	4629      	mov	r1, r5
 800d630:	f7f2 fe42 	bl	80002b8 <__aeabi_dsub>
 800d634:	4602      	mov	r2, r0
 800d636:	460b      	mov	r3, r1
 800d638:	f7f3 f920 	bl	800087c <__aeabi_ddiv>
 800d63c:	ec41 0b10 	vmov	d0, r0, r1
 800d640:	e7ee      	b.n	800d620 <__ieee754_acos+0x28>
 800d642:	49a8      	ldr	r1, [pc, #672]	; (800d8e4 <__ieee754_acos+0x2ec>)
 800d644:	428b      	cmp	r3, r1
 800d646:	f300 8087 	bgt.w	800d758 <__ieee754_acos+0x160>
 800d64a:	4aa7      	ldr	r2, [pc, #668]	; (800d8e8 <__ieee754_acos+0x2f0>)
 800d64c:	4293      	cmp	r3, r2
 800d64e:	f340 81f9 	ble.w	800da44 <__ieee754_acos+0x44c>
 800d652:	ee10 2a10 	vmov	r2, s0
 800d656:	ee10 0a10 	vmov	r0, s0
 800d65a:	462b      	mov	r3, r5
 800d65c:	4629      	mov	r1, r5
 800d65e:	f7f2 ffe3 	bl	8000628 <__aeabi_dmul>
 800d662:	a387      	add	r3, pc, #540	; (adr r3, 800d880 <__ieee754_acos+0x288>)
 800d664:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d668:	4606      	mov	r6, r0
 800d66a:	460f      	mov	r7, r1
 800d66c:	f7f2 ffdc 	bl	8000628 <__aeabi_dmul>
 800d670:	a385      	add	r3, pc, #532	; (adr r3, 800d888 <__ieee754_acos+0x290>)
 800d672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d676:	f7f2 fe21 	bl	80002bc <__adddf3>
 800d67a:	4632      	mov	r2, r6
 800d67c:	463b      	mov	r3, r7
 800d67e:	f7f2 ffd3 	bl	8000628 <__aeabi_dmul>
 800d682:	a383      	add	r3, pc, #524	; (adr r3, 800d890 <__ieee754_acos+0x298>)
 800d684:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d688:	f7f2 fe16 	bl	80002b8 <__aeabi_dsub>
 800d68c:	4632      	mov	r2, r6
 800d68e:	463b      	mov	r3, r7
 800d690:	f7f2 ffca 	bl	8000628 <__aeabi_dmul>
 800d694:	a380      	add	r3, pc, #512	; (adr r3, 800d898 <__ieee754_acos+0x2a0>)
 800d696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d69a:	f7f2 fe0f 	bl	80002bc <__adddf3>
 800d69e:	4632      	mov	r2, r6
 800d6a0:	463b      	mov	r3, r7
 800d6a2:	f7f2 ffc1 	bl	8000628 <__aeabi_dmul>
 800d6a6:	a37e      	add	r3, pc, #504	; (adr r3, 800d8a0 <__ieee754_acos+0x2a8>)
 800d6a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6ac:	f7f2 fe04 	bl	80002b8 <__aeabi_dsub>
 800d6b0:	4632      	mov	r2, r6
 800d6b2:	463b      	mov	r3, r7
 800d6b4:	f7f2 ffb8 	bl	8000628 <__aeabi_dmul>
 800d6b8:	a37b      	add	r3, pc, #492	; (adr r3, 800d8a8 <__ieee754_acos+0x2b0>)
 800d6ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6be:	f7f2 fdfd 	bl	80002bc <__adddf3>
 800d6c2:	4632      	mov	r2, r6
 800d6c4:	463b      	mov	r3, r7
 800d6c6:	f7f2 ffaf 	bl	8000628 <__aeabi_dmul>
 800d6ca:	a379      	add	r3, pc, #484	; (adr r3, 800d8b0 <__ieee754_acos+0x2b8>)
 800d6cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6d0:	4680      	mov	r8, r0
 800d6d2:	4689      	mov	r9, r1
 800d6d4:	4630      	mov	r0, r6
 800d6d6:	4639      	mov	r1, r7
 800d6d8:	f7f2 ffa6 	bl	8000628 <__aeabi_dmul>
 800d6dc:	a376      	add	r3, pc, #472	; (adr r3, 800d8b8 <__ieee754_acos+0x2c0>)
 800d6de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e2:	f7f2 fde9 	bl	80002b8 <__aeabi_dsub>
 800d6e6:	4632      	mov	r2, r6
 800d6e8:	463b      	mov	r3, r7
 800d6ea:	f7f2 ff9d 	bl	8000628 <__aeabi_dmul>
 800d6ee:	a374      	add	r3, pc, #464	; (adr r3, 800d8c0 <__ieee754_acos+0x2c8>)
 800d6f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6f4:	f7f2 fde2 	bl	80002bc <__adddf3>
 800d6f8:	4632      	mov	r2, r6
 800d6fa:	463b      	mov	r3, r7
 800d6fc:	f7f2 ff94 	bl	8000628 <__aeabi_dmul>
 800d700:	a371      	add	r3, pc, #452	; (adr r3, 800d8c8 <__ieee754_acos+0x2d0>)
 800d702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d706:	f7f2 fdd7 	bl	80002b8 <__aeabi_dsub>
 800d70a:	4632      	mov	r2, r6
 800d70c:	463b      	mov	r3, r7
 800d70e:	f7f2 ff8b 	bl	8000628 <__aeabi_dmul>
 800d712:	4b76      	ldr	r3, [pc, #472]	; (800d8ec <__ieee754_acos+0x2f4>)
 800d714:	2200      	movs	r2, #0
 800d716:	f7f2 fdd1 	bl	80002bc <__adddf3>
 800d71a:	4602      	mov	r2, r0
 800d71c:	460b      	mov	r3, r1
 800d71e:	4640      	mov	r0, r8
 800d720:	4649      	mov	r1, r9
 800d722:	f7f3 f8ab 	bl	800087c <__aeabi_ddiv>
 800d726:	4622      	mov	r2, r4
 800d728:	462b      	mov	r3, r5
 800d72a:	f7f2 ff7d 	bl	8000628 <__aeabi_dmul>
 800d72e:	4602      	mov	r2, r0
 800d730:	460b      	mov	r3, r1
 800d732:	a167      	add	r1, pc, #412	; (adr r1, 800d8d0 <__ieee754_acos+0x2d8>)
 800d734:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d738:	f7f2 fdbe 	bl	80002b8 <__aeabi_dsub>
 800d73c:	4602      	mov	r2, r0
 800d73e:	460b      	mov	r3, r1
 800d740:	4620      	mov	r0, r4
 800d742:	4629      	mov	r1, r5
 800d744:	f7f2 fdb8 	bl	80002b8 <__aeabi_dsub>
 800d748:	4602      	mov	r2, r0
 800d74a:	460b      	mov	r3, r1
 800d74c:	a162      	add	r1, pc, #392	; (adr r1, 800d8d8 <__ieee754_acos+0x2e0>)
 800d74e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d752:	f7f2 fdb1 	bl	80002b8 <__aeabi_dsub>
 800d756:	e771      	b.n	800d63c <__ieee754_acos+0x44>
 800d758:	2d00      	cmp	r5, #0
 800d75a:	f280 80cb 	bge.w	800d8f4 <__ieee754_acos+0x2fc>
 800d75e:	ee10 0a10 	vmov	r0, s0
 800d762:	4b62      	ldr	r3, [pc, #392]	; (800d8ec <__ieee754_acos+0x2f4>)
 800d764:	2200      	movs	r2, #0
 800d766:	4629      	mov	r1, r5
 800d768:	f7f2 fda8 	bl	80002bc <__adddf3>
 800d76c:	4b60      	ldr	r3, [pc, #384]	; (800d8f0 <__ieee754_acos+0x2f8>)
 800d76e:	2200      	movs	r2, #0
 800d770:	f7f2 ff5a 	bl	8000628 <__aeabi_dmul>
 800d774:	a342      	add	r3, pc, #264	; (adr r3, 800d880 <__ieee754_acos+0x288>)
 800d776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d77a:	4604      	mov	r4, r0
 800d77c:	460d      	mov	r5, r1
 800d77e:	f7f2 ff53 	bl	8000628 <__aeabi_dmul>
 800d782:	a341      	add	r3, pc, #260	; (adr r3, 800d888 <__ieee754_acos+0x290>)
 800d784:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d788:	f7f2 fd98 	bl	80002bc <__adddf3>
 800d78c:	4622      	mov	r2, r4
 800d78e:	462b      	mov	r3, r5
 800d790:	f7f2 ff4a 	bl	8000628 <__aeabi_dmul>
 800d794:	a33e      	add	r3, pc, #248	; (adr r3, 800d890 <__ieee754_acos+0x298>)
 800d796:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d79a:	f7f2 fd8d 	bl	80002b8 <__aeabi_dsub>
 800d79e:	4622      	mov	r2, r4
 800d7a0:	462b      	mov	r3, r5
 800d7a2:	f7f2 ff41 	bl	8000628 <__aeabi_dmul>
 800d7a6:	a33c      	add	r3, pc, #240	; (adr r3, 800d898 <__ieee754_acos+0x2a0>)
 800d7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7ac:	f7f2 fd86 	bl	80002bc <__adddf3>
 800d7b0:	4622      	mov	r2, r4
 800d7b2:	462b      	mov	r3, r5
 800d7b4:	f7f2 ff38 	bl	8000628 <__aeabi_dmul>
 800d7b8:	a339      	add	r3, pc, #228	; (adr r3, 800d8a0 <__ieee754_acos+0x2a8>)
 800d7ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7be:	f7f2 fd7b 	bl	80002b8 <__aeabi_dsub>
 800d7c2:	4622      	mov	r2, r4
 800d7c4:	462b      	mov	r3, r5
 800d7c6:	f7f2 ff2f 	bl	8000628 <__aeabi_dmul>
 800d7ca:	a337      	add	r3, pc, #220	; (adr r3, 800d8a8 <__ieee754_acos+0x2b0>)
 800d7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7d0:	f7f2 fd74 	bl	80002bc <__adddf3>
 800d7d4:	4622      	mov	r2, r4
 800d7d6:	462b      	mov	r3, r5
 800d7d8:	f7f2 ff26 	bl	8000628 <__aeabi_dmul>
 800d7dc:	ec45 4b10 	vmov	d0, r4, r5
 800d7e0:	4680      	mov	r8, r0
 800d7e2:	4689      	mov	r9, r1
 800d7e4:	f001 f970 	bl	800eac8 <__ieee754_sqrt>
 800d7e8:	a331      	add	r3, pc, #196	; (adr r3, 800d8b0 <__ieee754_acos+0x2b8>)
 800d7ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d7ee:	4620      	mov	r0, r4
 800d7f0:	4629      	mov	r1, r5
 800d7f2:	ec57 6b10 	vmov	r6, r7, d0
 800d7f6:	f7f2 ff17 	bl	8000628 <__aeabi_dmul>
 800d7fa:	a32f      	add	r3, pc, #188	; (adr r3, 800d8b8 <__ieee754_acos+0x2c0>)
 800d7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d800:	f7f2 fd5a 	bl	80002b8 <__aeabi_dsub>
 800d804:	4622      	mov	r2, r4
 800d806:	462b      	mov	r3, r5
 800d808:	f7f2 ff0e 	bl	8000628 <__aeabi_dmul>
 800d80c:	a32c      	add	r3, pc, #176	; (adr r3, 800d8c0 <__ieee754_acos+0x2c8>)
 800d80e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d812:	f7f2 fd53 	bl	80002bc <__adddf3>
 800d816:	4622      	mov	r2, r4
 800d818:	462b      	mov	r3, r5
 800d81a:	f7f2 ff05 	bl	8000628 <__aeabi_dmul>
 800d81e:	a32a      	add	r3, pc, #168	; (adr r3, 800d8c8 <__ieee754_acos+0x2d0>)
 800d820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d824:	f7f2 fd48 	bl	80002b8 <__aeabi_dsub>
 800d828:	4622      	mov	r2, r4
 800d82a:	462b      	mov	r3, r5
 800d82c:	f7f2 fefc 	bl	8000628 <__aeabi_dmul>
 800d830:	4b2e      	ldr	r3, [pc, #184]	; (800d8ec <__ieee754_acos+0x2f4>)
 800d832:	2200      	movs	r2, #0
 800d834:	f7f2 fd42 	bl	80002bc <__adddf3>
 800d838:	4602      	mov	r2, r0
 800d83a:	460b      	mov	r3, r1
 800d83c:	4640      	mov	r0, r8
 800d83e:	4649      	mov	r1, r9
 800d840:	f7f3 f81c 	bl	800087c <__aeabi_ddiv>
 800d844:	4632      	mov	r2, r6
 800d846:	463b      	mov	r3, r7
 800d848:	f7f2 feee 	bl	8000628 <__aeabi_dmul>
 800d84c:	a320      	add	r3, pc, #128	; (adr r3, 800d8d0 <__ieee754_acos+0x2d8>)
 800d84e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d852:	f7f2 fd31 	bl	80002b8 <__aeabi_dsub>
 800d856:	4632      	mov	r2, r6
 800d858:	463b      	mov	r3, r7
 800d85a:	f7f2 fd2f 	bl	80002bc <__adddf3>
 800d85e:	4602      	mov	r2, r0
 800d860:	460b      	mov	r3, r1
 800d862:	f7f2 fd2b 	bl	80002bc <__adddf3>
 800d866:	4602      	mov	r2, r0
 800d868:	460b      	mov	r3, r1
 800d86a:	a103      	add	r1, pc, #12	; (adr r1, 800d878 <__ieee754_acos+0x280>)
 800d86c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d870:	e76f      	b.n	800d752 <__ieee754_acos+0x15a>
 800d872:	bf00      	nop
 800d874:	f3af 8000 	nop.w
 800d878:	54442d18 	.word	0x54442d18
 800d87c:	400921fb 	.word	0x400921fb
 800d880:	0dfdf709 	.word	0x0dfdf709
 800d884:	3f023de1 	.word	0x3f023de1
 800d888:	7501b288 	.word	0x7501b288
 800d88c:	3f49efe0 	.word	0x3f49efe0
 800d890:	b5688f3b 	.word	0xb5688f3b
 800d894:	3fa48228 	.word	0x3fa48228
 800d898:	0e884455 	.word	0x0e884455
 800d89c:	3fc9c155 	.word	0x3fc9c155
 800d8a0:	03eb6f7d 	.word	0x03eb6f7d
 800d8a4:	3fd4d612 	.word	0x3fd4d612
 800d8a8:	55555555 	.word	0x55555555
 800d8ac:	3fc55555 	.word	0x3fc55555
 800d8b0:	b12e9282 	.word	0xb12e9282
 800d8b4:	3fb3b8c5 	.word	0x3fb3b8c5
 800d8b8:	1b8d0159 	.word	0x1b8d0159
 800d8bc:	3fe6066c 	.word	0x3fe6066c
 800d8c0:	9c598ac8 	.word	0x9c598ac8
 800d8c4:	40002ae5 	.word	0x40002ae5
 800d8c8:	1c8a2d4b 	.word	0x1c8a2d4b
 800d8cc:	40033a27 	.word	0x40033a27
 800d8d0:	33145c07 	.word	0x33145c07
 800d8d4:	3c91a626 	.word	0x3c91a626
 800d8d8:	54442d18 	.word	0x54442d18
 800d8dc:	3ff921fb 	.word	0x3ff921fb
 800d8e0:	3fefffff 	.word	0x3fefffff
 800d8e4:	3fdfffff 	.word	0x3fdfffff
 800d8e8:	3c600000 	.word	0x3c600000
 800d8ec:	3ff00000 	.word	0x3ff00000
 800d8f0:	3fe00000 	.word	0x3fe00000
 800d8f4:	ee10 2a10 	vmov	r2, s0
 800d8f8:	462b      	mov	r3, r5
 800d8fa:	496d      	ldr	r1, [pc, #436]	; (800dab0 <__ieee754_acos+0x4b8>)
 800d8fc:	2000      	movs	r0, #0
 800d8fe:	f7f2 fcdb 	bl	80002b8 <__aeabi_dsub>
 800d902:	4b6c      	ldr	r3, [pc, #432]	; (800dab4 <__ieee754_acos+0x4bc>)
 800d904:	2200      	movs	r2, #0
 800d906:	f7f2 fe8f 	bl	8000628 <__aeabi_dmul>
 800d90a:	4604      	mov	r4, r0
 800d90c:	460d      	mov	r5, r1
 800d90e:	ec45 4b10 	vmov	d0, r4, r5
 800d912:	f001 f8d9 	bl	800eac8 <__ieee754_sqrt>
 800d916:	a34e      	add	r3, pc, #312	; (adr r3, 800da50 <__ieee754_acos+0x458>)
 800d918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d91c:	4620      	mov	r0, r4
 800d91e:	4629      	mov	r1, r5
 800d920:	ec59 8b10 	vmov	r8, r9, d0
 800d924:	f7f2 fe80 	bl	8000628 <__aeabi_dmul>
 800d928:	a34b      	add	r3, pc, #300	; (adr r3, 800da58 <__ieee754_acos+0x460>)
 800d92a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d92e:	f7f2 fcc5 	bl	80002bc <__adddf3>
 800d932:	4622      	mov	r2, r4
 800d934:	462b      	mov	r3, r5
 800d936:	f7f2 fe77 	bl	8000628 <__aeabi_dmul>
 800d93a:	a349      	add	r3, pc, #292	; (adr r3, 800da60 <__ieee754_acos+0x468>)
 800d93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d940:	f7f2 fcba 	bl	80002b8 <__aeabi_dsub>
 800d944:	4622      	mov	r2, r4
 800d946:	462b      	mov	r3, r5
 800d948:	f7f2 fe6e 	bl	8000628 <__aeabi_dmul>
 800d94c:	a346      	add	r3, pc, #280	; (adr r3, 800da68 <__ieee754_acos+0x470>)
 800d94e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d952:	f7f2 fcb3 	bl	80002bc <__adddf3>
 800d956:	4622      	mov	r2, r4
 800d958:	462b      	mov	r3, r5
 800d95a:	f7f2 fe65 	bl	8000628 <__aeabi_dmul>
 800d95e:	a344      	add	r3, pc, #272	; (adr r3, 800da70 <__ieee754_acos+0x478>)
 800d960:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d964:	f7f2 fca8 	bl	80002b8 <__aeabi_dsub>
 800d968:	4622      	mov	r2, r4
 800d96a:	462b      	mov	r3, r5
 800d96c:	f7f2 fe5c 	bl	8000628 <__aeabi_dmul>
 800d970:	a341      	add	r3, pc, #260	; (adr r3, 800da78 <__ieee754_acos+0x480>)
 800d972:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d976:	f7f2 fca1 	bl	80002bc <__adddf3>
 800d97a:	4622      	mov	r2, r4
 800d97c:	462b      	mov	r3, r5
 800d97e:	f7f2 fe53 	bl	8000628 <__aeabi_dmul>
 800d982:	a33f      	add	r3, pc, #252	; (adr r3, 800da80 <__ieee754_acos+0x488>)
 800d984:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d988:	4682      	mov	sl, r0
 800d98a:	468b      	mov	fp, r1
 800d98c:	4620      	mov	r0, r4
 800d98e:	4629      	mov	r1, r5
 800d990:	f7f2 fe4a 	bl	8000628 <__aeabi_dmul>
 800d994:	a33c      	add	r3, pc, #240	; (adr r3, 800da88 <__ieee754_acos+0x490>)
 800d996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d99a:	f7f2 fc8d 	bl	80002b8 <__aeabi_dsub>
 800d99e:	4622      	mov	r2, r4
 800d9a0:	462b      	mov	r3, r5
 800d9a2:	f7f2 fe41 	bl	8000628 <__aeabi_dmul>
 800d9a6:	a33a      	add	r3, pc, #232	; (adr r3, 800da90 <__ieee754_acos+0x498>)
 800d9a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9ac:	f7f2 fc86 	bl	80002bc <__adddf3>
 800d9b0:	4622      	mov	r2, r4
 800d9b2:	462b      	mov	r3, r5
 800d9b4:	f7f2 fe38 	bl	8000628 <__aeabi_dmul>
 800d9b8:	a337      	add	r3, pc, #220	; (adr r3, 800da98 <__ieee754_acos+0x4a0>)
 800d9ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d9be:	f7f2 fc7b 	bl	80002b8 <__aeabi_dsub>
 800d9c2:	4622      	mov	r2, r4
 800d9c4:	462b      	mov	r3, r5
 800d9c6:	f7f2 fe2f 	bl	8000628 <__aeabi_dmul>
 800d9ca:	4b39      	ldr	r3, [pc, #228]	; (800dab0 <__ieee754_acos+0x4b8>)
 800d9cc:	2200      	movs	r2, #0
 800d9ce:	f7f2 fc75 	bl	80002bc <__adddf3>
 800d9d2:	4602      	mov	r2, r0
 800d9d4:	460b      	mov	r3, r1
 800d9d6:	4650      	mov	r0, sl
 800d9d8:	4659      	mov	r1, fp
 800d9da:	f7f2 ff4f 	bl	800087c <__aeabi_ddiv>
 800d9de:	4642      	mov	r2, r8
 800d9e0:	464b      	mov	r3, r9
 800d9e2:	f7f2 fe21 	bl	8000628 <__aeabi_dmul>
 800d9e6:	2600      	movs	r6, #0
 800d9e8:	4682      	mov	sl, r0
 800d9ea:	468b      	mov	fp, r1
 800d9ec:	4632      	mov	r2, r6
 800d9ee:	464b      	mov	r3, r9
 800d9f0:	4630      	mov	r0, r6
 800d9f2:	4649      	mov	r1, r9
 800d9f4:	f7f2 fe18 	bl	8000628 <__aeabi_dmul>
 800d9f8:	4602      	mov	r2, r0
 800d9fa:	460b      	mov	r3, r1
 800d9fc:	4620      	mov	r0, r4
 800d9fe:	4629      	mov	r1, r5
 800da00:	f7f2 fc5a 	bl	80002b8 <__aeabi_dsub>
 800da04:	4632      	mov	r2, r6
 800da06:	4604      	mov	r4, r0
 800da08:	460d      	mov	r5, r1
 800da0a:	464b      	mov	r3, r9
 800da0c:	4640      	mov	r0, r8
 800da0e:	4649      	mov	r1, r9
 800da10:	f7f2 fc54 	bl	80002bc <__adddf3>
 800da14:	4602      	mov	r2, r0
 800da16:	460b      	mov	r3, r1
 800da18:	4620      	mov	r0, r4
 800da1a:	4629      	mov	r1, r5
 800da1c:	f7f2 ff2e 	bl	800087c <__aeabi_ddiv>
 800da20:	4602      	mov	r2, r0
 800da22:	460b      	mov	r3, r1
 800da24:	4650      	mov	r0, sl
 800da26:	4659      	mov	r1, fp
 800da28:	f7f2 fc48 	bl	80002bc <__adddf3>
 800da2c:	4632      	mov	r2, r6
 800da2e:	464b      	mov	r3, r9
 800da30:	f7f2 fc44 	bl	80002bc <__adddf3>
 800da34:	4602      	mov	r2, r0
 800da36:	460b      	mov	r3, r1
 800da38:	f7f2 fc40 	bl	80002bc <__adddf3>
 800da3c:	e5fe      	b.n	800d63c <__ieee754_acos+0x44>
 800da3e:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800daa0 <__ieee754_acos+0x4a8>
 800da42:	e5ed      	b.n	800d620 <__ieee754_acos+0x28>
 800da44:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800daa8 <__ieee754_acos+0x4b0>
 800da48:	e5ea      	b.n	800d620 <__ieee754_acos+0x28>
 800da4a:	bf00      	nop
 800da4c:	f3af 8000 	nop.w
 800da50:	0dfdf709 	.word	0x0dfdf709
 800da54:	3f023de1 	.word	0x3f023de1
 800da58:	7501b288 	.word	0x7501b288
 800da5c:	3f49efe0 	.word	0x3f49efe0
 800da60:	b5688f3b 	.word	0xb5688f3b
 800da64:	3fa48228 	.word	0x3fa48228
 800da68:	0e884455 	.word	0x0e884455
 800da6c:	3fc9c155 	.word	0x3fc9c155
 800da70:	03eb6f7d 	.word	0x03eb6f7d
 800da74:	3fd4d612 	.word	0x3fd4d612
 800da78:	55555555 	.word	0x55555555
 800da7c:	3fc55555 	.word	0x3fc55555
 800da80:	b12e9282 	.word	0xb12e9282
 800da84:	3fb3b8c5 	.word	0x3fb3b8c5
 800da88:	1b8d0159 	.word	0x1b8d0159
 800da8c:	3fe6066c 	.word	0x3fe6066c
 800da90:	9c598ac8 	.word	0x9c598ac8
 800da94:	40002ae5 	.word	0x40002ae5
 800da98:	1c8a2d4b 	.word	0x1c8a2d4b
 800da9c:	40033a27 	.word	0x40033a27
	...
 800daa8:	54442d18 	.word	0x54442d18
 800daac:	3ff921fb 	.word	0x3ff921fb
 800dab0:	3ff00000 	.word	0x3ff00000
 800dab4:	3fe00000 	.word	0x3fe00000

0800dab8 <__ieee754_atan2>:
 800dab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dabc:	ec57 6b11 	vmov	r6, r7, d1
 800dac0:	4273      	negs	r3, r6
 800dac2:	f8df e184 	ldr.w	lr, [pc, #388]	; 800dc48 <__ieee754_atan2+0x190>
 800dac6:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800daca:	4333      	orrs	r3, r6
 800dacc:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800dad0:	4573      	cmp	r3, lr
 800dad2:	ec51 0b10 	vmov	r0, r1, d0
 800dad6:	ee11 8a10 	vmov	r8, s2
 800dada:	d80a      	bhi.n	800daf2 <__ieee754_atan2+0x3a>
 800dadc:	4244      	negs	r4, r0
 800dade:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800dae2:	4304      	orrs	r4, r0
 800dae4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800dae8:	4574      	cmp	r4, lr
 800daea:	ee10 9a10 	vmov	r9, s0
 800daee:	468c      	mov	ip, r1
 800daf0:	d907      	bls.n	800db02 <__ieee754_atan2+0x4a>
 800daf2:	4632      	mov	r2, r6
 800daf4:	463b      	mov	r3, r7
 800daf6:	f7f2 fbe1 	bl	80002bc <__adddf3>
 800dafa:	ec41 0b10 	vmov	d0, r0, r1
 800dafe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800db02:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800db06:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800db0a:	4334      	orrs	r4, r6
 800db0c:	d103      	bne.n	800db16 <__ieee754_atan2+0x5e>
 800db0e:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800db12:	f001 bd99 	b.w	800f648 <atan>
 800db16:	17bc      	asrs	r4, r7, #30
 800db18:	f004 0402 	and.w	r4, r4, #2
 800db1c:	ea53 0909 	orrs.w	r9, r3, r9
 800db20:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800db24:	d107      	bne.n	800db36 <__ieee754_atan2+0x7e>
 800db26:	2c02      	cmp	r4, #2
 800db28:	d060      	beq.n	800dbec <__ieee754_atan2+0x134>
 800db2a:	2c03      	cmp	r4, #3
 800db2c:	d1e5      	bne.n	800dafa <__ieee754_atan2+0x42>
 800db2e:	a142      	add	r1, pc, #264	; (adr r1, 800dc38 <__ieee754_atan2+0x180>)
 800db30:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db34:	e7e1      	b.n	800dafa <__ieee754_atan2+0x42>
 800db36:	ea52 0808 	orrs.w	r8, r2, r8
 800db3a:	d106      	bne.n	800db4a <__ieee754_atan2+0x92>
 800db3c:	f1bc 0f00 	cmp.w	ip, #0
 800db40:	da5f      	bge.n	800dc02 <__ieee754_atan2+0x14a>
 800db42:	a13f      	add	r1, pc, #252	; (adr r1, 800dc40 <__ieee754_atan2+0x188>)
 800db44:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db48:	e7d7      	b.n	800dafa <__ieee754_atan2+0x42>
 800db4a:	4572      	cmp	r2, lr
 800db4c:	d10f      	bne.n	800db6e <__ieee754_atan2+0xb6>
 800db4e:	4293      	cmp	r3, r2
 800db50:	f104 34ff 	add.w	r4, r4, #4294967295
 800db54:	d107      	bne.n	800db66 <__ieee754_atan2+0xae>
 800db56:	2c02      	cmp	r4, #2
 800db58:	d84c      	bhi.n	800dbf4 <__ieee754_atan2+0x13c>
 800db5a:	4b35      	ldr	r3, [pc, #212]	; (800dc30 <__ieee754_atan2+0x178>)
 800db5c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800db60:	e9d4 0100 	ldrd	r0, r1, [r4]
 800db64:	e7c9      	b.n	800dafa <__ieee754_atan2+0x42>
 800db66:	2c02      	cmp	r4, #2
 800db68:	d848      	bhi.n	800dbfc <__ieee754_atan2+0x144>
 800db6a:	4b32      	ldr	r3, [pc, #200]	; (800dc34 <__ieee754_atan2+0x17c>)
 800db6c:	e7f6      	b.n	800db5c <__ieee754_atan2+0xa4>
 800db6e:	4573      	cmp	r3, lr
 800db70:	d0e4      	beq.n	800db3c <__ieee754_atan2+0x84>
 800db72:	1a9b      	subs	r3, r3, r2
 800db74:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800db78:	ea4f 5223 	mov.w	r2, r3, asr #20
 800db7c:	da1e      	bge.n	800dbbc <__ieee754_atan2+0x104>
 800db7e:	2f00      	cmp	r7, #0
 800db80:	da01      	bge.n	800db86 <__ieee754_atan2+0xce>
 800db82:	323c      	adds	r2, #60	; 0x3c
 800db84:	db1e      	blt.n	800dbc4 <__ieee754_atan2+0x10c>
 800db86:	4632      	mov	r2, r6
 800db88:	463b      	mov	r3, r7
 800db8a:	f7f2 fe77 	bl	800087c <__aeabi_ddiv>
 800db8e:	ec41 0b10 	vmov	d0, r0, r1
 800db92:	f001 fef9 	bl	800f988 <fabs>
 800db96:	f001 fd57 	bl	800f648 <atan>
 800db9a:	ec51 0b10 	vmov	r0, r1, d0
 800db9e:	2c01      	cmp	r4, #1
 800dba0:	d013      	beq.n	800dbca <__ieee754_atan2+0x112>
 800dba2:	2c02      	cmp	r4, #2
 800dba4:	d015      	beq.n	800dbd2 <__ieee754_atan2+0x11a>
 800dba6:	2c00      	cmp	r4, #0
 800dba8:	d0a7      	beq.n	800dafa <__ieee754_atan2+0x42>
 800dbaa:	a319      	add	r3, pc, #100	; (adr r3, 800dc10 <__ieee754_atan2+0x158>)
 800dbac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbb0:	f7f2 fb82 	bl	80002b8 <__aeabi_dsub>
 800dbb4:	a318      	add	r3, pc, #96	; (adr r3, 800dc18 <__ieee754_atan2+0x160>)
 800dbb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbba:	e014      	b.n	800dbe6 <__ieee754_atan2+0x12e>
 800dbbc:	a118      	add	r1, pc, #96	; (adr r1, 800dc20 <__ieee754_atan2+0x168>)
 800dbbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbc2:	e7ec      	b.n	800db9e <__ieee754_atan2+0xe6>
 800dbc4:	2000      	movs	r0, #0
 800dbc6:	2100      	movs	r1, #0
 800dbc8:	e7e9      	b.n	800db9e <__ieee754_atan2+0xe6>
 800dbca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800dbce:	4619      	mov	r1, r3
 800dbd0:	e793      	b.n	800dafa <__ieee754_atan2+0x42>
 800dbd2:	a30f      	add	r3, pc, #60	; (adr r3, 800dc10 <__ieee754_atan2+0x158>)
 800dbd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbd8:	f7f2 fb6e 	bl	80002b8 <__aeabi_dsub>
 800dbdc:	4602      	mov	r2, r0
 800dbde:	460b      	mov	r3, r1
 800dbe0:	a10d      	add	r1, pc, #52	; (adr r1, 800dc18 <__ieee754_atan2+0x160>)
 800dbe2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbe6:	f7f2 fb67 	bl	80002b8 <__aeabi_dsub>
 800dbea:	e786      	b.n	800dafa <__ieee754_atan2+0x42>
 800dbec:	a10a      	add	r1, pc, #40	; (adr r1, 800dc18 <__ieee754_atan2+0x160>)
 800dbee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbf2:	e782      	b.n	800dafa <__ieee754_atan2+0x42>
 800dbf4:	a10c      	add	r1, pc, #48	; (adr r1, 800dc28 <__ieee754_atan2+0x170>)
 800dbf6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dbfa:	e77e      	b.n	800dafa <__ieee754_atan2+0x42>
 800dbfc:	2000      	movs	r0, #0
 800dbfe:	2100      	movs	r1, #0
 800dc00:	e77b      	b.n	800dafa <__ieee754_atan2+0x42>
 800dc02:	a107      	add	r1, pc, #28	; (adr r1, 800dc20 <__ieee754_atan2+0x168>)
 800dc04:	e9d1 0100 	ldrd	r0, r1, [r1]
 800dc08:	e777      	b.n	800dafa <__ieee754_atan2+0x42>
 800dc0a:	bf00      	nop
 800dc0c:	f3af 8000 	nop.w
 800dc10:	33145c07 	.word	0x33145c07
 800dc14:	3ca1a626 	.word	0x3ca1a626
 800dc18:	54442d18 	.word	0x54442d18
 800dc1c:	400921fb 	.word	0x400921fb
 800dc20:	54442d18 	.word	0x54442d18
 800dc24:	3ff921fb 	.word	0x3ff921fb
 800dc28:	54442d18 	.word	0x54442d18
 800dc2c:	3fe921fb 	.word	0x3fe921fb
 800dc30:	080103f8 	.word	0x080103f8
 800dc34:	08010410 	.word	0x08010410
 800dc38:	54442d18 	.word	0x54442d18
 800dc3c:	c00921fb 	.word	0xc00921fb
 800dc40:	54442d18 	.word	0x54442d18
 800dc44:	bff921fb 	.word	0xbff921fb
 800dc48:	7ff00000 	.word	0x7ff00000
 800dc4c:	00000000 	.word	0x00000000

0800dc50 <__ieee754_pow>:
 800dc50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc54:	ed2d 8b06 	vpush	{d8-d10}
 800dc58:	b089      	sub	sp, #36	; 0x24
 800dc5a:	ed8d 1b00 	vstr	d1, [sp]
 800dc5e:	e9dd 2900 	ldrd	r2, r9, [sp]
 800dc62:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800dc66:	ea58 0102 	orrs.w	r1, r8, r2
 800dc6a:	ec57 6b10 	vmov	r6, r7, d0
 800dc6e:	d115      	bne.n	800dc9c <__ieee754_pow+0x4c>
 800dc70:	19b3      	adds	r3, r6, r6
 800dc72:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800dc76:	4152      	adcs	r2, r2
 800dc78:	4299      	cmp	r1, r3
 800dc7a:	4b89      	ldr	r3, [pc, #548]	; (800dea0 <__ieee754_pow+0x250>)
 800dc7c:	4193      	sbcs	r3, r2
 800dc7e:	f080 84d2 	bcs.w	800e626 <__ieee754_pow+0x9d6>
 800dc82:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dc86:	4630      	mov	r0, r6
 800dc88:	4639      	mov	r1, r7
 800dc8a:	f7f2 fb17 	bl	80002bc <__adddf3>
 800dc8e:	ec41 0b10 	vmov	d0, r0, r1
 800dc92:	b009      	add	sp, #36	; 0x24
 800dc94:	ecbd 8b06 	vpop	{d8-d10}
 800dc98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc9c:	4b81      	ldr	r3, [pc, #516]	; (800dea4 <__ieee754_pow+0x254>)
 800dc9e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800dca2:	429c      	cmp	r4, r3
 800dca4:	ee10 aa10 	vmov	sl, s0
 800dca8:	463d      	mov	r5, r7
 800dcaa:	dc06      	bgt.n	800dcba <__ieee754_pow+0x6a>
 800dcac:	d101      	bne.n	800dcb2 <__ieee754_pow+0x62>
 800dcae:	2e00      	cmp	r6, #0
 800dcb0:	d1e7      	bne.n	800dc82 <__ieee754_pow+0x32>
 800dcb2:	4598      	cmp	r8, r3
 800dcb4:	dc01      	bgt.n	800dcba <__ieee754_pow+0x6a>
 800dcb6:	d10f      	bne.n	800dcd8 <__ieee754_pow+0x88>
 800dcb8:	b172      	cbz	r2, 800dcd8 <__ieee754_pow+0x88>
 800dcba:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800dcbe:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800dcc2:	ea55 050a 	orrs.w	r5, r5, sl
 800dcc6:	d1dc      	bne.n	800dc82 <__ieee754_pow+0x32>
 800dcc8:	e9dd 3200 	ldrd	r3, r2, [sp]
 800dccc:	18db      	adds	r3, r3, r3
 800dcce:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800dcd2:	4152      	adcs	r2, r2
 800dcd4:	429d      	cmp	r5, r3
 800dcd6:	e7d0      	b.n	800dc7a <__ieee754_pow+0x2a>
 800dcd8:	2d00      	cmp	r5, #0
 800dcda:	da3b      	bge.n	800dd54 <__ieee754_pow+0x104>
 800dcdc:	4b72      	ldr	r3, [pc, #456]	; (800dea8 <__ieee754_pow+0x258>)
 800dcde:	4598      	cmp	r8, r3
 800dce0:	dc51      	bgt.n	800dd86 <__ieee754_pow+0x136>
 800dce2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800dce6:	4598      	cmp	r8, r3
 800dce8:	f340 84ac 	ble.w	800e644 <__ieee754_pow+0x9f4>
 800dcec:	ea4f 5328 	mov.w	r3, r8, asr #20
 800dcf0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800dcf4:	2b14      	cmp	r3, #20
 800dcf6:	dd0f      	ble.n	800dd18 <__ieee754_pow+0xc8>
 800dcf8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800dcfc:	fa22 f103 	lsr.w	r1, r2, r3
 800dd00:	fa01 f303 	lsl.w	r3, r1, r3
 800dd04:	4293      	cmp	r3, r2
 800dd06:	f040 849d 	bne.w	800e644 <__ieee754_pow+0x9f4>
 800dd0a:	f001 0101 	and.w	r1, r1, #1
 800dd0e:	f1c1 0302 	rsb	r3, r1, #2
 800dd12:	9304      	str	r3, [sp, #16]
 800dd14:	b182      	cbz	r2, 800dd38 <__ieee754_pow+0xe8>
 800dd16:	e05f      	b.n	800ddd8 <__ieee754_pow+0x188>
 800dd18:	2a00      	cmp	r2, #0
 800dd1a:	d15b      	bne.n	800ddd4 <__ieee754_pow+0x184>
 800dd1c:	f1c3 0314 	rsb	r3, r3, #20
 800dd20:	fa48 f103 	asr.w	r1, r8, r3
 800dd24:	fa01 f303 	lsl.w	r3, r1, r3
 800dd28:	4543      	cmp	r3, r8
 800dd2a:	f040 8488 	bne.w	800e63e <__ieee754_pow+0x9ee>
 800dd2e:	f001 0101 	and.w	r1, r1, #1
 800dd32:	f1c1 0302 	rsb	r3, r1, #2
 800dd36:	9304      	str	r3, [sp, #16]
 800dd38:	4b5c      	ldr	r3, [pc, #368]	; (800deac <__ieee754_pow+0x25c>)
 800dd3a:	4598      	cmp	r8, r3
 800dd3c:	d132      	bne.n	800dda4 <__ieee754_pow+0x154>
 800dd3e:	f1b9 0f00 	cmp.w	r9, #0
 800dd42:	f280 8478 	bge.w	800e636 <__ieee754_pow+0x9e6>
 800dd46:	4959      	ldr	r1, [pc, #356]	; (800deac <__ieee754_pow+0x25c>)
 800dd48:	4632      	mov	r2, r6
 800dd4a:	463b      	mov	r3, r7
 800dd4c:	2000      	movs	r0, #0
 800dd4e:	f7f2 fd95 	bl	800087c <__aeabi_ddiv>
 800dd52:	e79c      	b.n	800dc8e <__ieee754_pow+0x3e>
 800dd54:	2300      	movs	r3, #0
 800dd56:	9304      	str	r3, [sp, #16]
 800dd58:	2a00      	cmp	r2, #0
 800dd5a:	d13d      	bne.n	800ddd8 <__ieee754_pow+0x188>
 800dd5c:	4b51      	ldr	r3, [pc, #324]	; (800dea4 <__ieee754_pow+0x254>)
 800dd5e:	4598      	cmp	r8, r3
 800dd60:	d1ea      	bne.n	800dd38 <__ieee754_pow+0xe8>
 800dd62:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800dd66:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800dd6a:	ea53 030a 	orrs.w	r3, r3, sl
 800dd6e:	f000 845a 	beq.w	800e626 <__ieee754_pow+0x9d6>
 800dd72:	4b4f      	ldr	r3, [pc, #316]	; (800deb0 <__ieee754_pow+0x260>)
 800dd74:	429c      	cmp	r4, r3
 800dd76:	dd08      	ble.n	800dd8a <__ieee754_pow+0x13a>
 800dd78:	f1b9 0f00 	cmp.w	r9, #0
 800dd7c:	f2c0 8457 	blt.w	800e62e <__ieee754_pow+0x9de>
 800dd80:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd84:	e783      	b.n	800dc8e <__ieee754_pow+0x3e>
 800dd86:	2302      	movs	r3, #2
 800dd88:	e7e5      	b.n	800dd56 <__ieee754_pow+0x106>
 800dd8a:	f1b9 0f00 	cmp.w	r9, #0
 800dd8e:	f04f 0000 	mov.w	r0, #0
 800dd92:	f04f 0100 	mov.w	r1, #0
 800dd96:	f6bf af7a 	bge.w	800dc8e <__ieee754_pow+0x3e>
 800dd9a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800dd9e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800dda2:	e774      	b.n	800dc8e <__ieee754_pow+0x3e>
 800dda4:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800dda8:	d106      	bne.n	800ddb8 <__ieee754_pow+0x168>
 800ddaa:	4632      	mov	r2, r6
 800ddac:	463b      	mov	r3, r7
 800ddae:	4630      	mov	r0, r6
 800ddb0:	4639      	mov	r1, r7
 800ddb2:	f7f2 fc39 	bl	8000628 <__aeabi_dmul>
 800ddb6:	e76a      	b.n	800dc8e <__ieee754_pow+0x3e>
 800ddb8:	4b3e      	ldr	r3, [pc, #248]	; (800deb4 <__ieee754_pow+0x264>)
 800ddba:	4599      	cmp	r9, r3
 800ddbc:	d10c      	bne.n	800ddd8 <__ieee754_pow+0x188>
 800ddbe:	2d00      	cmp	r5, #0
 800ddc0:	db0a      	blt.n	800ddd8 <__ieee754_pow+0x188>
 800ddc2:	ec47 6b10 	vmov	d0, r6, r7
 800ddc6:	b009      	add	sp, #36	; 0x24
 800ddc8:	ecbd 8b06 	vpop	{d8-d10}
 800ddcc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ddd0:	f000 be7a 	b.w	800eac8 <__ieee754_sqrt>
 800ddd4:	2300      	movs	r3, #0
 800ddd6:	9304      	str	r3, [sp, #16]
 800ddd8:	ec47 6b10 	vmov	d0, r6, r7
 800dddc:	f001 fdd4 	bl	800f988 <fabs>
 800dde0:	ec51 0b10 	vmov	r0, r1, d0
 800dde4:	f1ba 0f00 	cmp.w	sl, #0
 800dde8:	d129      	bne.n	800de3e <__ieee754_pow+0x1ee>
 800ddea:	b124      	cbz	r4, 800ddf6 <__ieee754_pow+0x1a6>
 800ddec:	4b2f      	ldr	r3, [pc, #188]	; (800deac <__ieee754_pow+0x25c>)
 800ddee:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800ddf2:	429a      	cmp	r2, r3
 800ddf4:	d123      	bne.n	800de3e <__ieee754_pow+0x1ee>
 800ddf6:	f1b9 0f00 	cmp.w	r9, #0
 800ddfa:	da05      	bge.n	800de08 <__ieee754_pow+0x1b8>
 800ddfc:	4602      	mov	r2, r0
 800ddfe:	460b      	mov	r3, r1
 800de00:	2000      	movs	r0, #0
 800de02:	492a      	ldr	r1, [pc, #168]	; (800deac <__ieee754_pow+0x25c>)
 800de04:	f7f2 fd3a 	bl	800087c <__aeabi_ddiv>
 800de08:	2d00      	cmp	r5, #0
 800de0a:	f6bf af40 	bge.w	800dc8e <__ieee754_pow+0x3e>
 800de0e:	9b04      	ldr	r3, [sp, #16]
 800de10:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800de14:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800de18:	4323      	orrs	r3, r4
 800de1a:	d108      	bne.n	800de2e <__ieee754_pow+0x1de>
 800de1c:	4602      	mov	r2, r0
 800de1e:	460b      	mov	r3, r1
 800de20:	4610      	mov	r0, r2
 800de22:	4619      	mov	r1, r3
 800de24:	f7f2 fa48 	bl	80002b8 <__aeabi_dsub>
 800de28:	4602      	mov	r2, r0
 800de2a:	460b      	mov	r3, r1
 800de2c:	e78f      	b.n	800dd4e <__ieee754_pow+0xfe>
 800de2e:	9b04      	ldr	r3, [sp, #16]
 800de30:	2b01      	cmp	r3, #1
 800de32:	f47f af2c 	bne.w	800dc8e <__ieee754_pow+0x3e>
 800de36:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800de3a:	4619      	mov	r1, r3
 800de3c:	e727      	b.n	800dc8e <__ieee754_pow+0x3e>
 800de3e:	0feb      	lsrs	r3, r5, #31
 800de40:	3b01      	subs	r3, #1
 800de42:	9306      	str	r3, [sp, #24]
 800de44:	9a06      	ldr	r2, [sp, #24]
 800de46:	9b04      	ldr	r3, [sp, #16]
 800de48:	4313      	orrs	r3, r2
 800de4a:	d102      	bne.n	800de52 <__ieee754_pow+0x202>
 800de4c:	4632      	mov	r2, r6
 800de4e:	463b      	mov	r3, r7
 800de50:	e7e6      	b.n	800de20 <__ieee754_pow+0x1d0>
 800de52:	4b19      	ldr	r3, [pc, #100]	; (800deb8 <__ieee754_pow+0x268>)
 800de54:	4598      	cmp	r8, r3
 800de56:	f340 80fb 	ble.w	800e050 <__ieee754_pow+0x400>
 800de5a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800de5e:	4598      	cmp	r8, r3
 800de60:	4b13      	ldr	r3, [pc, #76]	; (800deb0 <__ieee754_pow+0x260>)
 800de62:	dd0c      	ble.n	800de7e <__ieee754_pow+0x22e>
 800de64:	429c      	cmp	r4, r3
 800de66:	dc0f      	bgt.n	800de88 <__ieee754_pow+0x238>
 800de68:	f1b9 0f00 	cmp.w	r9, #0
 800de6c:	da0f      	bge.n	800de8e <__ieee754_pow+0x23e>
 800de6e:	2000      	movs	r0, #0
 800de70:	b009      	add	sp, #36	; 0x24
 800de72:	ecbd 8b06 	vpop	{d8-d10}
 800de76:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de7a:	f001 bbda 	b.w	800f632 <__math_oflow>
 800de7e:	429c      	cmp	r4, r3
 800de80:	dbf2      	blt.n	800de68 <__ieee754_pow+0x218>
 800de82:	4b0a      	ldr	r3, [pc, #40]	; (800deac <__ieee754_pow+0x25c>)
 800de84:	429c      	cmp	r4, r3
 800de86:	dd19      	ble.n	800debc <__ieee754_pow+0x26c>
 800de88:	f1b9 0f00 	cmp.w	r9, #0
 800de8c:	dcef      	bgt.n	800de6e <__ieee754_pow+0x21e>
 800de8e:	2000      	movs	r0, #0
 800de90:	b009      	add	sp, #36	; 0x24
 800de92:	ecbd 8b06 	vpop	{d8-d10}
 800de96:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de9a:	f001 bbc1 	b.w	800f620 <__math_uflow>
 800de9e:	bf00      	nop
 800dea0:	fff00000 	.word	0xfff00000
 800dea4:	7ff00000 	.word	0x7ff00000
 800dea8:	433fffff 	.word	0x433fffff
 800deac:	3ff00000 	.word	0x3ff00000
 800deb0:	3fefffff 	.word	0x3fefffff
 800deb4:	3fe00000 	.word	0x3fe00000
 800deb8:	41e00000 	.word	0x41e00000
 800debc:	4b60      	ldr	r3, [pc, #384]	; (800e040 <__ieee754_pow+0x3f0>)
 800debe:	2200      	movs	r2, #0
 800dec0:	f7f2 f9fa 	bl	80002b8 <__aeabi_dsub>
 800dec4:	a354      	add	r3, pc, #336	; (adr r3, 800e018 <__ieee754_pow+0x3c8>)
 800dec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800deca:	4604      	mov	r4, r0
 800decc:	460d      	mov	r5, r1
 800dece:	f7f2 fbab 	bl	8000628 <__aeabi_dmul>
 800ded2:	a353      	add	r3, pc, #332	; (adr r3, 800e020 <__ieee754_pow+0x3d0>)
 800ded4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ded8:	4606      	mov	r6, r0
 800deda:	460f      	mov	r7, r1
 800dedc:	4620      	mov	r0, r4
 800dede:	4629      	mov	r1, r5
 800dee0:	f7f2 fba2 	bl	8000628 <__aeabi_dmul>
 800dee4:	4b57      	ldr	r3, [pc, #348]	; (800e044 <__ieee754_pow+0x3f4>)
 800dee6:	4682      	mov	sl, r0
 800dee8:	468b      	mov	fp, r1
 800deea:	2200      	movs	r2, #0
 800deec:	4620      	mov	r0, r4
 800deee:	4629      	mov	r1, r5
 800def0:	f7f2 fb9a 	bl	8000628 <__aeabi_dmul>
 800def4:	4602      	mov	r2, r0
 800def6:	460b      	mov	r3, r1
 800def8:	a14b      	add	r1, pc, #300	; (adr r1, 800e028 <__ieee754_pow+0x3d8>)
 800defa:	e9d1 0100 	ldrd	r0, r1, [r1]
 800defe:	f7f2 f9db 	bl	80002b8 <__aeabi_dsub>
 800df02:	4622      	mov	r2, r4
 800df04:	462b      	mov	r3, r5
 800df06:	f7f2 fb8f 	bl	8000628 <__aeabi_dmul>
 800df0a:	4602      	mov	r2, r0
 800df0c:	460b      	mov	r3, r1
 800df0e:	2000      	movs	r0, #0
 800df10:	494d      	ldr	r1, [pc, #308]	; (800e048 <__ieee754_pow+0x3f8>)
 800df12:	f7f2 f9d1 	bl	80002b8 <__aeabi_dsub>
 800df16:	4622      	mov	r2, r4
 800df18:	4680      	mov	r8, r0
 800df1a:	4689      	mov	r9, r1
 800df1c:	462b      	mov	r3, r5
 800df1e:	4620      	mov	r0, r4
 800df20:	4629      	mov	r1, r5
 800df22:	f7f2 fb81 	bl	8000628 <__aeabi_dmul>
 800df26:	4602      	mov	r2, r0
 800df28:	460b      	mov	r3, r1
 800df2a:	4640      	mov	r0, r8
 800df2c:	4649      	mov	r1, r9
 800df2e:	f7f2 fb7b 	bl	8000628 <__aeabi_dmul>
 800df32:	a33f      	add	r3, pc, #252	; (adr r3, 800e030 <__ieee754_pow+0x3e0>)
 800df34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df38:	f7f2 fb76 	bl	8000628 <__aeabi_dmul>
 800df3c:	4602      	mov	r2, r0
 800df3e:	460b      	mov	r3, r1
 800df40:	4650      	mov	r0, sl
 800df42:	4659      	mov	r1, fp
 800df44:	f7f2 f9b8 	bl	80002b8 <__aeabi_dsub>
 800df48:	4602      	mov	r2, r0
 800df4a:	460b      	mov	r3, r1
 800df4c:	4680      	mov	r8, r0
 800df4e:	4689      	mov	r9, r1
 800df50:	4630      	mov	r0, r6
 800df52:	4639      	mov	r1, r7
 800df54:	f7f2 f9b2 	bl	80002bc <__adddf3>
 800df58:	2000      	movs	r0, #0
 800df5a:	4632      	mov	r2, r6
 800df5c:	463b      	mov	r3, r7
 800df5e:	4604      	mov	r4, r0
 800df60:	460d      	mov	r5, r1
 800df62:	f7f2 f9a9 	bl	80002b8 <__aeabi_dsub>
 800df66:	4602      	mov	r2, r0
 800df68:	460b      	mov	r3, r1
 800df6a:	4640      	mov	r0, r8
 800df6c:	4649      	mov	r1, r9
 800df6e:	f7f2 f9a3 	bl	80002b8 <__aeabi_dsub>
 800df72:	9b04      	ldr	r3, [sp, #16]
 800df74:	9a06      	ldr	r2, [sp, #24]
 800df76:	3b01      	subs	r3, #1
 800df78:	4313      	orrs	r3, r2
 800df7a:	4682      	mov	sl, r0
 800df7c:	468b      	mov	fp, r1
 800df7e:	f040 81e7 	bne.w	800e350 <__ieee754_pow+0x700>
 800df82:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800e038 <__ieee754_pow+0x3e8>
 800df86:	eeb0 8a47 	vmov.f32	s16, s14
 800df8a:	eef0 8a67 	vmov.f32	s17, s15
 800df8e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800df92:	2600      	movs	r6, #0
 800df94:	4632      	mov	r2, r6
 800df96:	463b      	mov	r3, r7
 800df98:	e9dd 0100 	ldrd	r0, r1, [sp]
 800df9c:	f7f2 f98c 	bl	80002b8 <__aeabi_dsub>
 800dfa0:	4622      	mov	r2, r4
 800dfa2:	462b      	mov	r3, r5
 800dfa4:	f7f2 fb40 	bl	8000628 <__aeabi_dmul>
 800dfa8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dfac:	4680      	mov	r8, r0
 800dfae:	4689      	mov	r9, r1
 800dfb0:	4650      	mov	r0, sl
 800dfb2:	4659      	mov	r1, fp
 800dfb4:	f7f2 fb38 	bl	8000628 <__aeabi_dmul>
 800dfb8:	4602      	mov	r2, r0
 800dfba:	460b      	mov	r3, r1
 800dfbc:	4640      	mov	r0, r8
 800dfbe:	4649      	mov	r1, r9
 800dfc0:	f7f2 f97c 	bl	80002bc <__adddf3>
 800dfc4:	4632      	mov	r2, r6
 800dfc6:	463b      	mov	r3, r7
 800dfc8:	4680      	mov	r8, r0
 800dfca:	4689      	mov	r9, r1
 800dfcc:	4620      	mov	r0, r4
 800dfce:	4629      	mov	r1, r5
 800dfd0:	f7f2 fb2a 	bl	8000628 <__aeabi_dmul>
 800dfd4:	460b      	mov	r3, r1
 800dfd6:	4604      	mov	r4, r0
 800dfd8:	460d      	mov	r5, r1
 800dfda:	4602      	mov	r2, r0
 800dfdc:	4649      	mov	r1, r9
 800dfde:	4640      	mov	r0, r8
 800dfe0:	f7f2 f96c 	bl	80002bc <__adddf3>
 800dfe4:	4b19      	ldr	r3, [pc, #100]	; (800e04c <__ieee754_pow+0x3fc>)
 800dfe6:	4299      	cmp	r1, r3
 800dfe8:	ec45 4b19 	vmov	d9, r4, r5
 800dfec:	4606      	mov	r6, r0
 800dfee:	460f      	mov	r7, r1
 800dff0:	468b      	mov	fp, r1
 800dff2:	f340 82f1 	ble.w	800e5d8 <__ieee754_pow+0x988>
 800dff6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800dffa:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800dffe:	4303      	orrs	r3, r0
 800e000:	f000 81e4 	beq.w	800e3cc <__ieee754_pow+0x77c>
 800e004:	ec51 0b18 	vmov	r0, r1, d8
 800e008:	2200      	movs	r2, #0
 800e00a:	2300      	movs	r3, #0
 800e00c:	f7f2 fd7e 	bl	8000b0c <__aeabi_dcmplt>
 800e010:	3800      	subs	r0, #0
 800e012:	bf18      	it	ne
 800e014:	2001      	movne	r0, #1
 800e016:	e72b      	b.n	800de70 <__ieee754_pow+0x220>
 800e018:	60000000 	.word	0x60000000
 800e01c:	3ff71547 	.word	0x3ff71547
 800e020:	f85ddf44 	.word	0xf85ddf44
 800e024:	3e54ae0b 	.word	0x3e54ae0b
 800e028:	55555555 	.word	0x55555555
 800e02c:	3fd55555 	.word	0x3fd55555
 800e030:	652b82fe 	.word	0x652b82fe
 800e034:	3ff71547 	.word	0x3ff71547
 800e038:	00000000 	.word	0x00000000
 800e03c:	bff00000 	.word	0xbff00000
 800e040:	3ff00000 	.word	0x3ff00000
 800e044:	3fd00000 	.word	0x3fd00000
 800e048:	3fe00000 	.word	0x3fe00000
 800e04c:	408fffff 	.word	0x408fffff
 800e050:	4bd5      	ldr	r3, [pc, #852]	; (800e3a8 <__ieee754_pow+0x758>)
 800e052:	402b      	ands	r3, r5
 800e054:	2200      	movs	r2, #0
 800e056:	b92b      	cbnz	r3, 800e064 <__ieee754_pow+0x414>
 800e058:	4bd4      	ldr	r3, [pc, #848]	; (800e3ac <__ieee754_pow+0x75c>)
 800e05a:	f7f2 fae5 	bl	8000628 <__aeabi_dmul>
 800e05e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800e062:	460c      	mov	r4, r1
 800e064:	1523      	asrs	r3, r4, #20
 800e066:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800e06a:	4413      	add	r3, r2
 800e06c:	9305      	str	r3, [sp, #20]
 800e06e:	4bd0      	ldr	r3, [pc, #832]	; (800e3b0 <__ieee754_pow+0x760>)
 800e070:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800e074:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800e078:	429c      	cmp	r4, r3
 800e07a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800e07e:	dd08      	ble.n	800e092 <__ieee754_pow+0x442>
 800e080:	4bcc      	ldr	r3, [pc, #816]	; (800e3b4 <__ieee754_pow+0x764>)
 800e082:	429c      	cmp	r4, r3
 800e084:	f340 8162 	ble.w	800e34c <__ieee754_pow+0x6fc>
 800e088:	9b05      	ldr	r3, [sp, #20]
 800e08a:	3301      	adds	r3, #1
 800e08c:	9305      	str	r3, [sp, #20]
 800e08e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800e092:	2400      	movs	r4, #0
 800e094:	00e3      	lsls	r3, r4, #3
 800e096:	9307      	str	r3, [sp, #28]
 800e098:	4bc7      	ldr	r3, [pc, #796]	; (800e3b8 <__ieee754_pow+0x768>)
 800e09a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e09e:	ed93 7b00 	vldr	d7, [r3]
 800e0a2:	4629      	mov	r1, r5
 800e0a4:	ec53 2b17 	vmov	r2, r3, d7
 800e0a8:	eeb0 9a47 	vmov.f32	s18, s14
 800e0ac:	eef0 9a67 	vmov.f32	s19, s15
 800e0b0:	4682      	mov	sl, r0
 800e0b2:	f7f2 f901 	bl	80002b8 <__aeabi_dsub>
 800e0b6:	4652      	mov	r2, sl
 800e0b8:	4606      	mov	r6, r0
 800e0ba:	460f      	mov	r7, r1
 800e0bc:	462b      	mov	r3, r5
 800e0be:	ec51 0b19 	vmov	r0, r1, d9
 800e0c2:	f7f2 f8fb 	bl	80002bc <__adddf3>
 800e0c6:	4602      	mov	r2, r0
 800e0c8:	460b      	mov	r3, r1
 800e0ca:	2000      	movs	r0, #0
 800e0cc:	49bb      	ldr	r1, [pc, #748]	; (800e3bc <__ieee754_pow+0x76c>)
 800e0ce:	f7f2 fbd5 	bl	800087c <__aeabi_ddiv>
 800e0d2:	ec41 0b1a 	vmov	d10, r0, r1
 800e0d6:	4602      	mov	r2, r0
 800e0d8:	460b      	mov	r3, r1
 800e0da:	4630      	mov	r0, r6
 800e0dc:	4639      	mov	r1, r7
 800e0de:	f7f2 faa3 	bl	8000628 <__aeabi_dmul>
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e0e8:	9302      	str	r3, [sp, #8]
 800e0ea:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800e0ee:	46ab      	mov	fp, r5
 800e0f0:	106d      	asrs	r5, r5, #1
 800e0f2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800e0f6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800e0fa:	ec41 0b18 	vmov	d8, r0, r1
 800e0fe:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800e102:	2200      	movs	r2, #0
 800e104:	4640      	mov	r0, r8
 800e106:	4649      	mov	r1, r9
 800e108:	4614      	mov	r4, r2
 800e10a:	461d      	mov	r5, r3
 800e10c:	f7f2 fa8c 	bl	8000628 <__aeabi_dmul>
 800e110:	4602      	mov	r2, r0
 800e112:	460b      	mov	r3, r1
 800e114:	4630      	mov	r0, r6
 800e116:	4639      	mov	r1, r7
 800e118:	f7f2 f8ce 	bl	80002b8 <__aeabi_dsub>
 800e11c:	ec53 2b19 	vmov	r2, r3, d9
 800e120:	4606      	mov	r6, r0
 800e122:	460f      	mov	r7, r1
 800e124:	4620      	mov	r0, r4
 800e126:	4629      	mov	r1, r5
 800e128:	f7f2 f8c6 	bl	80002b8 <__aeabi_dsub>
 800e12c:	4602      	mov	r2, r0
 800e12e:	460b      	mov	r3, r1
 800e130:	4650      	mov	r0, sl
 800e132:	4659      	mov	r1, fp
 800e134:	f7f2 f8c0 	bl	80002b8 <__aeabi_dsub>
 800e138:	4642      	mov	r2, r8
 800e13a:	464b      	mov	r3, r9
 800e13c:	f7f2 fa74 	bl	8000628 <__aeabi_dmul>
 800e140:	4602      	mov	r2, r0
 800e142:	460b      	mov	r3, r1
 800e144:	4630      	mov	r0, r6
 800e146:	4639      	mov	r1, r7
 800e148:	f7f2 f8b6 	bl	80002b8 <__aeabi_dsub>
 800e14c:	ec53 2b1a 	vmov	r2, r3, d10
 800e150:	f7f2 fa6a 	bl	8000628 <__aeabi_dmul>
 800e154:	ec53 2b18 	vmov	r2, r3, d8
 800e158:	ec41 0b19 	vmov	d9, r0, r1
 800e15c:	ec51 0b18 	vmov	r0, r1, d8
 800e160:	f7f2 fa62 	bl	8000628 <__aeabi_dmul>
 800e164:	a37c      	add	r3, pc, #496	; (adr r3, 800e358 <__ieee754_pow+0x708>)
 800e166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e16a:	4604      	mov	r4, r0
 800e16c:	460d      	mov	r5, r1
 800e16e:	f7f2 fa5b 	bl	8000628 <__aeabi_dmul>
 800e172:	a37b      	add	r3, pc, #492	; (adr r3, 800e360 <__ieee754_pow+0x710>)
 800e174:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e178:	f7f2 f8a0 	bl	80002bc <__adddf3>
 800e17c:	4622      	mov	r2, r4
 800e17e:	462b      	mov	r3, r5
 800e180:	f7f2 fa52 	bl	8000628 <__aeabi_dmul>
 800e184:	a378      	add	r3, pc, #480	; (adr r3, 800e368 <__ieee754_pow+0x718>)
 800e186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e18a:	f7f2 f897 	bl	80002bc <__adddf3>
 800e18e:	4622      	mov	r2, r4
 800e190:	462b      	mov	r3, r5
 800e192:	f7f2 fa49 	bl	8000628 <__aeabi_dmul>
 800e196:	a376      	add	r3, pc, #472	; (adr r3, 800e370 <__ieee754_pow+0x720>)
 800e198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e19c:	f7f2 f88e 	bl	80002bc <__adddf3>
 800e1a0:	4622      	mov	r2, r4
 800e1a2:	462b      	mov	r3, r5
 800e1a4:	f7f2 fa40 	bl	8000628 <__aeabi_dmul>
 800e1a8:	a373      	add	r3, pc, #460	; (adr r3, 800e378 <__ieee754_pow+0x728>)
 800e1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1ae:	f7f2 f885 	bl	80002bc <__adddf3>
 800e1b2:	4622      	mov	r2, r4
 800e1b4:	462b      	mov	r3, r5
 800e1b6:	f7f2 fa37 	bl	8000628 <__aeabi_dmul>
 800e1ba:	a371      	add	r3, pc, #452	; (adr r3, 800e380 <__ieee754_pow+0x730>)
 800e1bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1c0:	f7f2 f87c 	bl	80002bc <__adddf3>
 800e1c4:	4622      	mov	r2, r4
 800e1c6:	4606      	mov	r6, r0
 800e1c8:	460f      	mov	r7, r1
 800e1ca:	462b      	mov	r3, r5
 800e1cc:	4620      	mov	r0, r4
 800e1ce:	4629      	mov	r1, r5
 800e1d0:	f7f2 fa2a 	bl	8000628 <__aeabi_dmul>
 800e1d4:	4602      	mov	r2, r0
 800e1d6:	460b      	mov	r3, r1
 800e1d8:	4630      	mov	r0, r6
 800e1da:	4639      	mov	r1, r7
 800e1dc:	f7f2 fa24 	bl	8000628 <__aeabi_dmul>
 800e1e0:	4642      	mov	r2, r8
 800e1e2:	4604      	mov	r4, r0
 800e1e4:	460d      	mov	r5, r1
 800e1e6:	464b      	mov	r3, r9
 800e1e8:	ec51 0b18 	vmov	r0, r1, d8
 800e1ec:	f7f2 f866 	bl	80002bc <__adddf3>
 800e1f0:	ec53 2b19 	vmov	r2, r3, d9
 800e1f4:	f7f2 fa18 	bl	8000628 <__aeabi_dmul>
 800e1f8:	4622      	mov	r2, r4
 800e1fa:	462b      	mov	r3, r5
 800e1fc:	f7f2 f85e 	bl	80002bc <__adddf3>
 800e200:	4642      	mov	r2, r8
 800e202:	4682      	mov	sl, r0
 800e204:	468b      	mov	fp, r1
 800e206:	464b      	mov	r3, r9
 800e208:	4640      	mov	r0, r8
 800e20a:	4649      	mov	r1, r9
 800e20c:	f7f2 fa0c 	bl	8000628 <__aeabi_dmul>
 800e210:	4b6b      	ldr	r3, [pc, #428]	; (800e3c0 <__ieee754_pow+0x770>)
 800e212:	2200      	movs	r2, #0
 800e214:	4606      	mov	r6, r0
 800e216:	460f      	mov	r7, r1
 800e218:	f7f2 f850 	bl	80002bc <__adddf3>
 800e21c:	4652      	mov	r2, sl
 800e21e:	465b      	mov	r3, fp
 800e220:	f7f2 f84c 	bl	80002bc <__adddf3>
 800e224:	2000      	movs	r0, #0
 800e226:	4604      	mov	r4, r0
 800e228:	460d      	mov	r5, r1
 800e22a:	4602      	mov	r2, r0
 800e22c:	460b      	mov	r3, r1
 800e22e:	4640      	mov	r0, r8
 800e230:	4649      	mov	r1, r9
 800e232:	f7f2 f9f9 	bl	8000628 <__aeabi_dmul>
 800e236:	4b62      	ldr	r3, [pc, #392]	; (800e3c0 <__ieee754_pow+0x770>)
 800e238:	4680      	mov	r8, r0
 800e23a:	4689      	mov	r9, r1
 800e23c:	2200      	movs	r2, #0
 800e23e:	4620      	mov	r0, r4
 800e240:	4629      	mov	r1, r5
 800e242:	f7f2 f839 	bl	80002b8 <__aeabi_dsub>
 800e246:	4632      	mov	r2, r6
 800e248:	463b      	mov	r3, r7
 800e24a:	f7f2 f835 	bl	80002b8 <__aeabi_dsub>
 800e24e:	4602      	mov	r2, r0
 800e250:	460b      	mov	r3, r1
 800e252:	4650      	mov	r0, sl
 800e254:	4659      	mov	r1, fp
 800e256:	f7f2 f82f 	bl	80002b8 <__aeabi_dsub>
 800e25a:	ec53 2b18 	vmov	r2, r3, d8
 800e25e:	f7f2 f9e3 	bl	8000628 <__aeabi_dmul>
 800e262:	4622      	mov	r2, r4
 800e264:	4606      	mov	r6, r0
 800e266:	460f      	mov	r7, r1
 800e268:	462b      	mov	r3, r5
 800e26a:	ec51 0b19 	vmov	r0, r1, d9
 800e26e:	f7f2 f9db 	bl	8000628 <__aeabi_dmul>
 800e272:	4602      	mov	r2, r0
 800e274:	460b      	mov	r3, r1
 800e276:	4630      	mov	r0, r6
 800e278:	4639      	mov	r1, r7
 800e27a:	f7f2 f81f 	bl	80002bc <__adddf3>
 800e27e:	4606      	mov	r6, r0
 800e280:	460f      	mov	r7, r1
 800e282:	4602      	mov	r2, r0
 800e284:	460b      	mov	r3, r1
 800e286:	4640      	mov	r0, r8
 800e288:	4649      	mov	r1, r9
 800e28a:	f7f2 f817 	bl	80002bc <__adddf3>
 800e28e:	a33e      	add	r3, pc, #248	; (adr r3, 800e388 <__ieee754_pow+0x738>)
 800e290:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e294:	2000      	movs	r0, #0
 800e296:	4604      	mov	r4, r0
 800e298:	460d      	mov	r5, r1
 800e29a:	f7f2 f9c5 	bl	8000628 <__aeabi_dmul>
 800e29e:	4642      	mov	r2, r8
 800e2a0:	ec41 0b18 	vmov	d8, r0, r1
 800e2a4:	464b      	mov	r3, r9
 800e2a6:	4620      	mov	r0, r4
 800e2a8:	4629      	mov	r1, r5
 800e2aa:	f7f2 f805 	bl	80002b8 <__aeabi_dsub>
 800e2ae:	4602      	mov	r2, r0
 800e2b0:	460b      	mov	r3, r1
 800e2b2:	4630      	mov	r0, r6
 800e2b4:	4639      	mov	r1, r7
 800e2b6:	f7f1 ffff 	bl	80002b8 <__aeabi_dsub>
 800e2ba:	a335      	add	r3, pc, #212	; (adr r3, 800e390 <__ieee754_pow+0x740>)
 800e2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c0:	f7f2 f9b2 	bl	8000628 <__aeabi_dmul>
 800e2c4:	a334      	add	r3, pc, #208	; (adr r3, 800e398 <__ieee754_pow+0x748>)
 800e2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2ca:	4606      	mov	r6, r0
 800e2cc:	460f      	mov	r7, r1
 800e2ce:	4620      	mov	r0, r4
 800e2d0:	4629      	mov	r1, r5
 800e2d2:	f7f2 f9a9 	bl	8000628 <__aeabi_dmul>
 800e2d6:	4602      	mov	r2, r0
 800e2d8:	460b      	mov	r3, r1
 800e2da:	4630      	mov	r0, r6
 800e2dc:	4639      	mov	r1, r7
 800e2de:	f7f1 ffed 	bl	80002bc <__adddf3>
 800e2e2:	9a07      	ldr	r2, [sp, #28]
 800e2e4:	4b37      	ldr	r3, [pc, #220]	; (800e3c4 <__ieee754_pow+0x774>)
 800e2e6:	4413      	add	r3, r2
 800e2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2ec:	f7f1 ffe6 	bl	80002bc <__adddf3>
 800e2f0:	4682      	mov	sl, r0
 800e2f2:	9805      	ldr	r0, [sp, #20]
 800e2f4:	468b      	mov	fp, r1
 800e2f6:	f7f2 f92d 	bl	8000554 <__aeabi_i2d>
 800e2fa:	9a07      	ldr	r2, [sp, #28]
 800e2fc:	4b32      	ldr	r3, [pc, #200]	; (800e3c8 <__ieee754_pow+0x778>)
 800e2fe:	4413      	add	r3, r2
 800e300:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e304:	4606      	mov	r6, r0
 800e306:	460f      	mov	r7, r1
 800e308:	4652      	mov	r2, sl
 800e30a:	465b      	mov	r3, fp
 800e30c:	ec51 0b18 	vmov	r0, r1, d8
 800e310:	f7f1 ffd4 	bl	80002bc <__adddf3>
 800e314:	4642      	mov	r2, r8
 800e316:	464b      	mov	r3, r9
 800e318:	f7f1 ffd0 	bl	80002bc <__adddf3>
 800e31c:	4632      	mov	r2, r6
 800e31e:	463b      	mov	r3, r7
 800e320:	f7f1 ffcc 	bl	80002bc <__adddf3>
 800e324:	2000      	movs	r0, #0
 800e326:	4632      	mov	r2, r6
 800e328:	463b      	mov	r3, r7
 800e32a:	4604      	mov	r4, r0
 800e32c:	460d      	mov	r5, r1
 800e32e:	f7f1 ffc3 	bl	80002b8 <__aeabi_dsub>
 800e332:	4642      	mov	r2, r8
 800e334:	464b      	mov	r3, r9
 800e336:	f7f1 ffbf 	bl	80002b8 <__aeabi_dsub>
 800e33a:	ec53 2b18 	vmov	r2, r3, d8
 800e33e:	f7f1 ffbb 	bl	80002b8 <__aeabi_dsub>
 800e342:	4602      	mov	r2, r0
 800e344:	460b      	mov	r3, r1
 800e346:	4650      	mov	r0, sl
 800e348:	4659      	mov	r1, fp
 800e34a:	e610      	b.n	800df6e <__ieee754_pow+0x31e>
 800e34c:	2401      	movs	r4, #1
 800e34e:	e6a1      	b.n	800e094 <__ieee754_pow+0x444>
 800e350:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800e3a0 <__ieee754_pow+0x750>
 800e354:	e617      	b.n	800df86 <__ieee754_pow+0x336>
 800e356:	bf00      	nop
 800e358:	4a454eef 	.word	0x4a454eef
 800e35c:	3fca7e28 	.word	0x3fca7e28
 800e360:	93c9db65 	.word	0x93c9db65
 800e364:	3fcd864a 	.word	0x3fcd864a
 800e368:	a91d4101 	.word	0xa91d4101
 800e36c:	3fd17460 	.word	0x3fd17460
 800e370:	518f264d 	.word	0x518f264d
 800e374:	3fd55555 	.word	0x3fd55555
 800e378:	db6fabff 	.word	0xdb6fabff
 800e37c:	3fdb6db6 	.word	0x3fdb6db6
 800e380:	33333303 	.word	0x33333303
 800e384:	3fe33333 	.word	0x3fe33333
 800e388:	e0000000 	.word	0xe0000000
 800e38c:	3feec709 	.word	0x3feec709
 800e390:	dc3a03fd 	.word	0xdc3a03fd
 800e394:	3feec709 	.word	0x3feec709
 800e398:	145b01f5 	.word	0x145b01f5
 800e39c:	be3e2fe0 	.word	0xbe3e2fe0
 800e3a0:	00000000 	.word	0x00000000
 800e3a4:	3ff00000 	.word	0x3ff00000
 800e3a8:	7ff00000 	.word	0x7ff00000
 800e3ac:	43400000 	.word	0x43400000
 800e3b0:	0003988e 	.word	0x0003988e
 800e3b4:	000bb679 	.word	0x000bb679
 800e3b8:	08010428 	.word	0x08010428
 800e3bc:	3ff00000 	.word	0x3ff00000
 800e3c0:	40080000 	.word	0x40080000
 800e3c4:	08010448 	.word	0x08010448
 800e3c8:	08010438 	.word	0x08010438
 800e3cc:	a3b5      	add	r3, pc, #724	; (adr r3, 800e6a4 <__ieee754_pow+0xa54>)
 800e3ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3d2:	4640      	mov	r0, r8
 800e3d4:	4649      	mov	r1, r9
 800e3d6:	f7f1 ff71 	bl	80002bc <__adddf3>
 800e3da:	4622      	mov	r2, r4
 800e3dc:	ec41 0b1a 	vmov	d10, r0, r1
 800e3e0:	462b      	mov	r3, r5
 800e3e2:	4630      	mov	r0, r6
 800e3e4:	4639      	mov	r1, r7
 800e3e6:	f7f1 ff67 	bl	80002b8 <__aeabi_dsub>
 800e3ea:	4602      	mov	r2, r0
 800e3ec:	460b      	mov	r3, r1
 800e3ee:	ec51 0b1a 	vmov	r0, r1, d10
 800e3f2:	f7f2 fba9 	bl	8000b48 <__aeabi_dcmpgt>
 800e3f6:	2800      	cmp	r0, #0
 800e3f8:	f47f ae04 	bne.w	800e004 <__ieee754_pow+0x3b4>
 800e3fc:	4aa4      	ldr	r2, [pc, #656]	; (800e690 <__ieee754_pow+0xa40>)
 800e3fe:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e402:	4293      	cmp	r3, r2
 800e404:	f340 8108 	ble.w	800e618 <__ieee754_pow+0x9c8>
 800e408:	151b      	asrs	r3, r3, #20
 800e40a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800e40e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800e412:	fa4a f303 	asr.w	r3, sl, r3
 800e416:	445b      	add	r3, fp
 800e418:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800e41c:	4e9d      	ldr	r6, [pc, #628]	; (800e694 <__ieee754_pow+0xa44>)
 800e41e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800e422:	4116      	asrs	r6, r2
 800e424:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800e428:	2000      	movs	r0, #0
 800e42a:	ea23 0106 	bic.w	r1, r3, r6
 800e42e:	f1c2 0214 	rsb	r2, r2, #20
 800e432:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800e436:	fa4a fa02 	asr.w	sl, sl, r2
 800e43a:	f1bb 0f00 	cmp.w	fp, #0
 800e43e:	4602      	mov	r2, r0
 800e440:	460b      	mov	r3, r1
 800e442:	4620      	mov	r0, r4
 800e444:	4629      	mov	r1, r5
 800e446:	bfb8      	it	lt
 800e448:	f1ca 0a00 	rsblt	sl, sl, #0
 800e44c:	f7f1 ff34 	bl	80002b8 <__aeabi_dsub>
 800e450:	ec41 0b19 	vmov	d9, r0, r1
 800e454:	4642      	mov	r2, r8
 800e456:	464b      	mov	r3, r9
 800e458:	ec51 0b19 	vmov	r0, r1, d9
 800e45c:	f7f1 ff2e 	bl	80002bc <__adddf3>
 800e460:	a37b      	add	r3, pc, #492	; (adr r3, 800e650 <__ieee754_pow+0xa00>)
 800e462:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e466:	2000      	movs	r0, #0
 800e468:	4604      	mov	r4, r0
 800e46a:	460d      	mov	r5, r1
 800e46c:	f7f2 f8dc 	bl	8000628 <__aeabi_dmul>
 800e470:	ec53 2b19 	vmov	r2, r3, d9
 800e474:	4606      	mov	r6, r0
 800e476:	460f      	mov	r7, r1
 800e478:	4620      	mov	r0, r4
 800e47a:	4629      	mov	r1, r5
 800e47c:	f7f1 ff1c 	bl	80002b8 <__aeabi_dsub>
 800e480:	4602      	mov	r2, r0
 800e482:	460b      	mov	r3, r1
 800e484:	4640      	mov	r0, r8
 800e486:	4649      	mov	r1, r9
 800e488:	f7f1 ff16 	bl	80002b8 <__aeabi_dsub>
 800e48c:	a372      	add	r3, pc, #456	; (adr r3, 800e658 <__ieee754_pow+0xa08>)
 800e48e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e492:	f7f2 f8c9 	bl	8000628 <__aeabi_dmul>
 800e496:	a372      	add	r3, pc, #456	; (adr r3, 800e660 <__ieee754_pow+0xa10>)
 800e498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e49c:	4680      	mov	r8, r0
 800e49e:	4689      	mov	r9, r1
 800e4a0:	4620      	mov	r0, r4
 800e4a2:	4629      	mov	r1, r5
 800e4a4:	f7f2 f8c0 	bl	8000628 <__aeabi_dmul>
 800e4a8:	4602      	mov	r2, r0
 800e4aa:	460b      	mov	r3, r1
 800e4ac:	4640      	mov	r0, r8
 800e4ae:	4649      	mov	r1, r9
 800e4b0:	f7f1 ff04 	bl	80002bc <__adddf3>
 800e4b4:	4604      	mov	r4, r0
 800e4b6:	460d      	mov	r5, r1
 800e4b8:	4602      	mov	r2, r0
 800e4ba:	460b      	mov	r3, r1
 800e4bc:	4630      	mov	r0, r6
 800e4be:	4639      	mov	r1, r7
 800e4c0:	f7f1 fefc 	bl	80002bc <__adddf3>
 800e4c4:	4632      	mov	r2, r6
 800e4c6:	463b      	mov	r3, r7
 800e4c8:	4680      	mov	r8, r0
 800e4ca:	4689      	mov	r9, r1
 800e4cc:	f7f1 fef4 	bl	80002b8 <__aeabi_dsub>
 800e4d0:	4602      	mov	r2, r0
 800e4d2:	460b      	mov	r3, r1
 800e4d4:	4620      	mov	r0, r4
 800e4d6:	4629      	mov	r1, r5
 800e4d8:	f7f1 feee 	bl	80002b8 <__aeabi_dsub>
 800e4dc:	4642      	mov	r2, r8
 800e4de:	4606      	mov	r6, r0
 800e4e0:	460f      	mov	r7, r1
 800e4e2:	464b      	mov	r3, r9
 800e4e4:	4640      	mov	r0, r8
 800e4e6:	4649      	mov	r1, r9
 800e4e8:	f7f2 f89e 	bl	8000628 <__aeabi_dmul>
 800e4ec:	a35e      	add	r3, pc, #376	; (adr r3, 800e668 <__ieee754_pow+0xa18>)
 800e4ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4f2:	4604      	mov	r4, r0
 800e4f4:	460d      	mov	r5, r1
 800e4f6:	f7f2 f897 	bl	8000628 <__aeabi_dmul>
 800e4fa:	a35d      	add	r3, pc, #372	; (adr r3, 800e670 <__ieee754_pow+0xa20>)
 800e4fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e500:	f7f1 feda 	bl	80002b8 <__aeabi_dsub>
 800e504:	4622      	mov	r2, r4
 800e506:	462b      	mov	r3, r5
 800e508:	f7f2 f88e 	bl	8000628 <__aeabi_dmul>
 800e50c:	a35a      	add	r3, pc, #360	; (adr r3, 800e678 <__ieee754_pow+0xa28>)
 800e50e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e512:	f7f1 fed3 	bl	80002bc <__adddf3>
 800e516:	4622      	mov	r2, r4
 800e518:	462b      	mov	r3, r5
 800e51a:	f7f2 f885 	bl	8000628 <__aeabi_dmul>
 800e51e:	a358      	add	r3, pc, #352	; (adr r3, 800e680 <__ieee754_pow+0xa30>)
 800e520:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e524:	f7f1 fec8 	bl	80002b8 <__aeabi_dsub>
 800e528:	4622      	mov	r2, r4
 800e52a:	462b      	mov	r3, r5
 800e52c:	f7f2 f87c 	bl	8000628 <__aeabi_dmul>
 800e530:	a355      	add	r3, pc, #340	; (adr r3, 800e688 <__ieee754_pow+0xa38>)
 800e532:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e536:	f7f1 fec1 	bl	80002bc <__adddf3>
 800e53a:	4622      	mov	r2, r4
 800e53c:	462b      	mov	r3, r5
 800e53e:	f7f2 f873 	bl	8000628 <__aeabi_dmul>
 800e542:	4602      	mov	r2, r0
 800e544:	460b      	mov	r3, r1
 800e546:	4640      	mov	r0, r8
 800e548:	4649      	mov	r1, r9
 800e54a:	f7f1 feb5 	bl	80002b8 <__aeabi_dsub>
 800e54e:	4604      	mov	r4, r0
 800e550:	460d      	mov	r5, r1
 800e552:	4602      	mov	r2, r0
 800e554:	460b      	mov	r3, r1
 800e556:	4640      	mov	r0, r8
 800e558:	4649      	mov	r1, r9
 800e55a:	f7f2 f865 	bl	8000628 <__aeabi_dmul>
 800e55e:	2200      	movs	r2, #0
 800e560:	ec41 0b19 	vmov	d9, r0, r1
 800e564:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e568:	4620      	mov	r0, r4
 800e56a:	4629      	mov	r1, r5
 800e56c:	f7f1 fea4 	bl	80002b8 <__aeabi_dsub>
 800e570:	4602      	mov	r2, r0
 800e572:	460b      	mov	r3, r1
 800e574:	ec51 0b19 	vmov	r0, r1, d9
 800e578:	f7f2 f980 	bl	800087c <__aeabi_ddiv>
 800e57c:	4632      	mov	r2, r6
 800e57e:	4604      	mov	r4, r0
 800e580:	460d      	mov	r5, r1
 800e582:	463b      	mov	r3, r7
 800e584:	4640      	mov	r0, r8
 800e586:	4649      	mov	r1, r9
 800e588:	f7f2 f84e 	bl	8000628 <__aeabi_dmul>
 800e58c:	4632      	mov	r2, r6
 800e58e:	463b      	mov	r3, r7
 800e590:	f7f1 fe94 	bl	80002bc <__adddf3>
 800e594:	4602      	mov	r2, r0
 800e596:	460b      	mov	r3, r1
 800e598:	4620      	mov	r0, r4
 800e59a:	4629      	mov	r1, r5
 800e59c:	f7f1 fe8c 	bl	80002b8 <__aeabi_dsub>
 800e5a0:	4642      	mov	r2, r8
 800e5a2:	464b      	mov	r3, r9
 800e5a4:	f7f1 fe88 	bl	80002b8 <__aeabi_dsub>
 800e5a8:	460b      	mov	r3, r1
 800e5aa:	4602      	mov	r2, r0
 800e5ac:	493a      	ldr	r1, [pc, #232]	; (800e698 <__ieee754_pow+0xa48>)
 800e5ae:	2000      	movs	r0, #0
 800e5b0:	f7f1 fe82 	bl	80002b8 <__aeabi_dsub>
 800e5b4:	ec41 0b10 	vmov	d0, r0, r1
 800e5b8:	ee10 3a90 	vmov	r3, s1
 800e5bc:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800e5c0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e5c4:	da2b      	bge.n	800e61e <__ieee754_pow+0x9ce>
 800e5c6:	4650      	mov	r0, sl
 800e5c8:	f001 fa72 	bl	800fab0 <scalbn>
 800e5cc:	ec51 0b10 	vmov	r0, r1, d0
 800e5d0:	ec53 2b18 	vmov	r2, r3, d8
 800e5d4:	f7ff bbed 	b.w	800ddb2 <__ieee754_pow+0x162>
 800e5d8:	4b30      	ldr	r3, [pc, #192]	; (800e69c <__ieee754_pow+0xa4c>)
 800e5da:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800e5de:	429e      	cmp	r6, r3
 800e5e0:	f77f af0c 	ble.w	800e3fc <__ieee754_pow+0x7ac>
 800e5e4:	4b2e      	ldr	r3, [pc, #184]	; (800e6a0 <__ieee754_pow+0xa50>)
 800e5e6:	440b      	add	r3, r1
 800e5e8:	4303      	orrs	r3, r0
 800e5ea:	d009      	beq.n	800e600 <__ieee754_pow+0x9b0>
 800e5ec:	ec51 0b18 	vmov	r0, r1, d8
 800e5f0:	2200      	movs	r2, #0
 800e5f2:	2300      	movs	r3, #0
 800e5f4:	f7f2 fa8a 	bl	8000b0c <__aeabi_dcmplt>
 800e5f8:	3800      	subs	r0, #0
 800e5fa:	bf18      	it	ne
 800e5fc:	2001      	movne	r0, #1
 800e5fe:	e447      	b.n	800de90 <__ieee754_pow+0x240>
 800e600:	4622      	mov	r2, r4
 800e602:	462b      	mov	r3, r5
 800e604:	f7f1 fe58 	bl	80002b8 <__aeabi_dsub>
 800e608:	4642      	mov	r2, r8
 800e60a:	464b      	mov	r3, r9
 800e60c:	f7f2 fa92 	bl	8000b34 <__aeabi_dcmpge>
 800e610:	2800      	cmp	r0, #0
 800e612:	f43f aef3 	beq.w	800e3fc <__ieee754_pow+0x7ac>
 800e616:	e7e9      	b.n	800e5ec <__ieee754_pow+0x99c>
 800e618:	f04f 0a00 	mov.w	sl, #0
 800e61c:	e71a      	b.n	800e454 <__ieee754_pow+0x804>
 800e61e:	ec51 0b10 	vmov	r0, r1, d0
 800e622:	4619      	mov	r1, r3
 800e624:	e7d4      	b.n	800e5d0 <__ieee754_pow+0x980>
 800e626:	491c      	ldr	r1, [pc, #112]	; (800e698 <__ieee754_pow+0xa48>)
 800e628:	2000      	movs	r0, #0
 800e62a:	f7ff bb30 	b.w	800dc8e <__ieee754_pow+0x3e>
 800e62e:	2000      	movs	r0, #0
 800e630:	2100      	movs	r1, #0
 800e632:	f7ff bb2c 	b.w	800dc8e <__ieee754_pow+0x3e>
 800e636:	4630      	mov	r0, r6
 800e638:	4639      	mov	r1, r7
 800e63a:	f7ff bb28 	b.w	800dc8e <__ieee754_pow+0x3e>
 800e63e:	9204      	str	r2, [sp, #16]
 800e640:	f7ff bb7a 	b.w	800dd38 <__ieee754_pow+0xe8>
 800e644:	2300      	movs	r3, #0
 800e646:	f7ff bb64 	b.w	800dd12 <__ieee754_pow+0xc2>
 800e64a:	bf00      	nop
 800e64c:	f3af 8000 	nop.w
 800e650:	00000000 	.word	0x00000000
 800e654:	3fe62e43 	.word	0x3fe62e43
 800e658:	fefa39ef 	.word	0xfefa39ef
 800e65c:	3fe62e42 	.word	0x3fe62e42
 800e660:	0ca86c39 	.word	0x0ca86c39
 800e664:	be205c61 	.word	0xbe205c61
 800e668:	72bea4d0 	.word	0x72bea4d0
 800e66c:	3e663769 	.word	0x3e663769
 800e670:	c5d26bf1 	.word	0xc5d26bf1
 800e674:	3ebbbd41 	.word	0x3ebbbd41
 800e678:	af25de2c 	.word	0xaf25de2c
 800e67c:	3f11566a 	.word	0x3f11566a
 800e680:	16bebd93 	.word	0x16bebd93
 800e684:	3f66c16c 	.word	0x3f66c16c
 800e688:	5555553e 	.word	0x5555553e
 800e68c:	3fc55555 	.word	0x3fc55555
 800e690:	3fe00000 	.word	0x3fe00000
 800e694:	000fffff 	.word	0x000fffff
 800e698:	3ff00000 	.word	0x3ff00000
 800e69c:	4090cbff 	.word	0x4090cbff
 800e6a0:	3f6f3400 	.word	0x3f6f3400
 800e6a4:	652b82fe 	.word	0x652b82fe
 800e6a8:	3c971547 	.word	0x3c971547
 800e6ac:	00000000 	.word	0x00000000

0800e6b0 <__ieee754_rem_pio2>:
 800e6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6b4:	ed2d 8b02 	vpush	{d8}
 800e6b8:	ec55 4b10 	vmov	r4, r5, d0
 800e6bc:	4bca      	ldr	r3, [pc, #808]	; (800e9e8 <__ieee754_rem_pio2+0x338>)
 800e6be:	b08b      	sub	sp, #44	; 0x2c
 800e6c0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800e6c4:	4598      	cmp	r8, r3
 800e6c6:	4682      	mov	sl, r0
 800e6c8:	9502      	str	r5, [sp, #8]
 800e6ca:	dc08      	bgt.n	800e6de <__ieee754_rem_pio2+0x2e>
 800e6cc:	2200      	movs	r2, #0
 800e6ce:	2300      	movs	r3, #0
 800e6d0:	ed80 0b00 	vstr	d0, [r0]
 800e6d4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800e6d8:	f04f 0b00 	mov.w	fp, #0
 800e6dc:	e028      	b.n	800e730 <__ieee754_rem_pio2+0x80>
 800e6de:	4bc3      	ldr	r3, [pc, #780]	; (800e9ec <__ieee754_rem_pio2+0x33c>)
 800e6e0:	4598      	cmp	r8, r3
 800e6e2:	dc78      	bgt.n	800e7d6 <__ieee754_rem_pio2+0x126>
 800e6e4:	9b02      	ldr	r3, [sp, #8]
 800e6e6:	4ec2      	ldr	r6, [pc, #776]	; (800e9f0 <__ieee754_rem_pio2+0x340>)
 800e6e8:	2b00      	cmp	r3, #0
 800e6ea:	ee10 0a10 	vmov	r0, s0
 800e6ee:	a3b0      	add	r3, pc, #704	; (adr r3, 800e9b0 <__ieee754_rem_pio2+0x300>)
 800e6f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6f4:	4629      	mov	r1, r5
 800e6f6:	dd39      	ble.n	800e76c <__ieee754_rem_pio2+0xbc>
 800e6f8:	f7f1 fdde 	bl	80002b8 <__aeabi_dsub>
 800e6fc:	45b0      	cmp	r8, r6
 800e6fe:	4604      	mov	r4, r0
 800e700:	460d      	mov	r5, r1
 800e702:	d01b      	beq.n	800e73c <__ieee754_rem_pio2+0x8c>
 800e704:	a3ac      	add	r3, pc, #688	; (adr r3, 800e9b8 <__ieee754_rem_pio2+0x308>)
 800e706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e70a:	f7f1 fdd5 	bl	80002b8 <__aeabi_dsub>
 800e70e:	4602      	mov	r2, r0
 800e710:	460b      	mov	r3, r1
 800e712:	e9ca 2300 	strd	r2, r3, [sl]
 800e716:	4620      	mov	r0, r4
 800e718:	4629      	mov	r1, r5
 800e71a:	f7f1 fdcd 	bl	80002b8 <__aeabi_dsub>
 800e71e:	a3a6      	add	r3, pc, #664	; (adr r3, 800e9b8 <__ieee754_rem_pio2+0x308>)
 800e720:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e724:	f7f1 fdc8 	bl	80002b8 <__aeabi_dsub>
 800e728:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e72c:	f04f 0b01 	mov.w	fp, #1
 800e730:	4658      	mov	r0, fp
 800e732:	b00b      	add	sp, #44	; 0x2c
 800e734:	ecbd 8b02 	vpop	{d8}
 800e738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e73c:	a3a0      	add	r3, pc, #640	; (adr r3, 800e9c0 <__ieee754_rem_pio2+0x310>)
 800e73e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e742:	f7f1 fdb9 	bl	80002b8 <__aeabi_dsub>
 800e746:	a3a0      	add	r3, pc, #640	; (adr r3, 800e9c8 <__ieee754_rem_pio2+0x318>)
 800e748:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e74c:	4604      	mov	r4, r0
 800e74e:	460d      	mov	r5, r1
 800e750:	f7f1 fdb2 	bl	80002b8 <__aeabi_dsub>
 800e754:	4602      	mov	r2, r0
 800e756:	460b      	mov	r3, r1
 800e758:	e9ca 2300 	strd	r2, r3, [sl]
 800e75c:	4620      	mov	r0, r4
 800e75e:	4629      	mov	r1, r5
 800e760:	f7f1 fdaa 	bl	80002b8 <__aeabi_dsub>
 800e764:	a398      	add	r3, pc, #608	; (adr r3, 800e9c8 <__ieee754_rem_pio2+0x318>)
 800e766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e76a:	e7db      	b.n	800e724 <__ieee754_rem_pio2+0x74>
 800e76c:	f7f1 fda6 	bl	80002bc <__adddf3>
 800e770:	45b0      	cmp	r8, r6
 800e772:	4604      	mov	r4, r0
 800e774:	460d      	mov	r5, r1
 800e776:	d016      	beq.n	800e7a6 <__ieee754_rem_pio2+0xf6>
 800e778:	a38f      	add	r3, pc, #572	; (adr r3, 800e9b8 <__ieee754_rem_pio2+0x308>)
 800e77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e77e:	f7f1 fd9d 	bl	80002bc <__adddf3>
 800e782:	4602      	mov	r2, r0
 800e784:	460b      	mov	r3, r1
 800e786:	e9ca 2300 	strd	r2, r3, [sl]
 800e78a:	4620      	mov	r0, r4
 800e78c:	4629      	mov	r1, r5
 800e78e:	f7f1 fd93 	bl	80002b8 <__aeabi_dsub>
 800e792:	a389      	add	r3, pc, #548	; (adr r3, 800e9b8 <__ieee754_rem_pio2+0x308>)
 800e794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e798:	f7f1 fd90 	bl	80002bc <__adddf3>
 800e79c:	f04f 3bff 	mov.w	fp, #4294967295
 800e7a0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e7a4:	e7c4      	b.n	800e730 <__ieee754_rem_pio2+0x80>
 800e7a6:	a386      	add	r3, pc, #536	; (adr r3, 800e9c0 <__ieee754_rem_pio2+0x310>)
 800e7a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7ac:	f7f1 fd86 	bl	80002bc <__adddf3>
 800e7b0:	a385      	add	r3, pc, #532	; (adr r3, 800e9c8 <__ieee754_rem_pio2+0x318>)
 800e7b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7b6:	4604      	mov	r4, r0
 800e7b8:	460d      	mov	r5, r1
 800e7ba:	f7f1 fd7f 	bl	80002bc <__adddf3>
 800e7be:	4602      	mov	r2, r0
 800e7c0:	460b      	mov	r3, r1
 800e7c2:	e9ca 2300 	strd	r2, r3, [sl]
 800e7c6:	4620      	mov	r0, r4
 800e7c8:	4629      	mov	r1, r5
 800e7ca:	f7f1 fd75 	bl	80002b8 <__aeabi_dsub>
 800e7ce:	a37e      	add	r3, pc, #504	; (adr r3, 800e9c8 <__ieee754_rem_pio2+0x318>)
 800e7d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7d4:	e7e0      	b.n	800e798 <__ieee754_rem_pio2+0xe8>
 800e7d6:	4b87      	ldr	r3, [pc, #540]	; (800e9f4 <__ieee754_rem_pio2+0x344>)
 800e7d8:	4598      	cmp	r8, r3
 800e7da:	f300 80d9 	bgt.w	800e990 <__ieee754_rem_pio2+0x2e0>
 800e7de:	f001 f8d3 	bl	800f988 <fabs>
 800e7e2:	ec55 4b10 	vmov	r4, r5, d0
 800e7e6:	ee10 0a10 	vmov	r0, s0
 800e7ea:	a379      	add	r3, pc, #484	; (adr r3, 800e9d0 <__ieee754_rem_pio2+0x320>)
 800e7ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7f0:	4629      	mov	r1, r5
 800e7f2:	f7f1 ff19 	bl	8000628 <__aeabi_dmul>
 800e7f6:	4b80      	ldr	r3, [pc, #512]	; (800e9f8 <__ieee754_rem_pio2+0x348>)
 800e7f8:	2200      	movs	r2, #0
 800e7fa:	f7f1 fd5f 	bl	80002bc <__adddf3>
 800e7fe:	f7f2 f9c3 	bl	8000b88 <__aeabi_d2iz>
 800e802:	4683      	mov	fp, r0
 800e804:	f7f1 fea6 	bl	8000554 <__aeabi_i2d>
 800e808:	4602      	mov	r2, r0
 800e80a:	460b      	mov	r3, r1
 800e80c:	ec43 2b18 	vmov	d8, r2, r3
 800e810:	a367      	add	r3, pc, #412	; (adr r3, 800e9b0 <__ieee754_rem_pio2+0x300>)
 800e812:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e816:	f7f1 ff07 	bl	8000628 <__aeabi_dmul>
 800e81a:	4602      	mov	r2, r0
 800e81c:	460b      	mov	r3, r1
 800e81e:	4620      	mov	r0, r4
 800e820:	4629      	mov	r1, r5
 800e822:	f7f1 fd49 	bl	80002b8 <__aeabi_dsub>
 800e826:	a364      	add	r3, pc, #400	; (adr r3, 800e9b8 <__ieee754_rem_pio2+0x308>)
 800e828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e82c:	4606      	mov	r6, r0
 800e82e:	460f      	mov	r7, r1
 800e830:	ec51 0b18 	vmov	r0, r1, d8
 800e834:	f7f1 fef8 	bl	8000628 <__aeabi_dmul>
 800e838:	f1bb 0f1f 	cmp.w	fp, #31
 800e83c:	4604      	mov	r4, r0
 800e83e:	460d      	mov	r5, r1
 800e840:	dc0d      	bgt.n	800e85e <__ieee754_rem_pio2+0x1ae>
 800e842:	4b6e      	ldr	r3, [pc, #440]	; (800e9fc <__ieee754_rem_pio2+0x34c>)
 800e844:	f10b 32ff 	add.w	r2, fp, #4294967295
 800e848:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e84c:	4543      	cmp	r3, r8
 800e84e:	d006      	beq.n	800e85e <__ieee754_rem_pio2+0x1ae>
 800e850:	4622      	mov	r2, r4
 800e852:	462b      	mov	r3, r5
 800e854:	4630      	mov	r0, r6
 800e856:	4639      	mov	r1, r7
 800e858:	f7f1 fd2e 	bl	80002b8 <__aeabi_dsub>
 800e85c:	e00f      	b.n	800e87e <__ieee754_rem_pio2+0x1ce>
 800e85e:	462b      	mov	r3, r5
 800e860:	4622      	mov	r2, r4
 800e862:	4630      	mov	r0, r6
 800e864:	4639      	mov	r1, r7
 800e866:	f7f1 fd27 	bl	80002b8 <__aeabi_dsub>
 800e86a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800e86e:	9303      	str	r3, [sp, #12]
 800e870:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e874:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800e878:	f1b8 0f10 	cmp.w	r8, #16
 800e87c:	dc02      	bgt.n	800e884 <__ieee754_rem_pio2+0x1d4>
 800e87e:	e9ca 0100 	strd	r0, r1, [sl]
 800e882:	e039      	b.n	800e8f8 <__ieee754_rem_pio2+0x248>
 800e884:	a34e      	add	r3, pc, #312	; (adr r3, 800e9c0 <__ieee754_rem_pio2+0x310>)
 800e886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e88a:	ec51 0b18 	vmov	r0, r1, d8
 800e88e:	f7f1 fecb 	bl	8000628 <__aeabi_dmul>
 800e892:	4604      	mov	r4, r0
 800e894:	460d      	mov	r5, r1
 800e896:	4602      	mov	r2, r0
 800e898:	460b      	mov	r3, r1
 800e89a:	4630      	mov	r0, r6
 800e89c:	4639      	mov	r1, r7
 800e89e:	f7f1 fd0b 	bl	80002b8 <__aeabi_dsub>
 800e8a2:	4602      	mov	r2, r0
 800e8a4:	460b      	mov	r3, r1
 800e8a6:	4680      	mov	r8, r0
 800e8a8:	4689      	mov	r9, r1
 800e8aa:	4630      	mov	r0, r6
 800e8ac:	4639      	mov	r1, r7
 800e8ae:	f7f1 fd03 	bl	80002b8 <__aeabi_dsub>
 800e8b2:	4622      	mov	r2, r4
 800e8b4:	462b      	mov	r3, r5
 800e8b6:	f7f1 fcff 	bl	80002b8 <__aeabi_dsub>
 800e8ba:	a343      	add	r3, pc, #268	; (adr r3, 800e9c8 <__ieee754_rem_pio2+0x318>)
 800e8bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8c0:	4604      	mov	r4, r0
 800e8c2:	460d      	mov	r5, r1
 800e8c4:	ec51 0b18 	vmov	r0, r1, d8
 800e8c8:	f7f1 feae 	bl	8000628 <__aeabi_dmul>
 800e8cc:	4622      	mov	r2, r4
 800e8ce:	462b      	mov	r3, r5
 800e8d0:	f7f1 fcf2 	bl	80002b8 <__aeabi_dsub>
 800e8d4:	4602      	mov	r2, r0
 800e8d6:	460b      	mov	r3, r1
 800e8d8:	4604      	mov	r4, r0
 800e8da:	460d      	mov	r5, r1
 800e8dc:	4640      	mov	r0, r8
 800e8de:	4649      	mov	r1, r9
 800e8e0:	f7f1 fcea 	bl	80002b8 <__aeabi_dsub>
 800e8e4:	9a03      	ldr	r2, [sp, #12]
 800e8e6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800e8ea:	1ad3      	subs	r3, r2, r3
 800e8ec:	2b31      	cmp	r3, #49	; 0x31
 800e8ee:	dc24      	bgt.n	800e93a <__ieee754_rem_pio2+0x28a>
 800e8f0:	e9ca 0100 	strd	r0, r1, [sl]
 800e8f4:	4646      	mov	r6, r8
 800e8f6:	464f      	mov	r7, r9
 800e8f8:	e9da 8900 	ldrd	r8, r9, [sl]
 800e8fc:	4630      	mov	r0, r6
 800e8fe:	4642      	mov	r2, r8
 800e900:	464b      	mov	r3, r9
 800e902:	4639      	mov	r1, r7
 800e904:	f7f1 fcd8 	bl	80002b8 <__aeabi_dsub>
 800e908:	462b      	mov	r3, r5
 800e90a:	4622      	mov	r2, r4
 800e90c:	f7f1 fcd4 	bl	80002b8 <__aeabi_dsub>
 800e910:	9b02      	ldr	r3, [sp, #8]
 800e912:	2b00      	cmp	r3, #0
 800e914:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e918:	f6bf af0a 	bge.w	800e730 <__ieee754_rem_pio2+0x80>
 800e91c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e920:	f8ca 3004 	str.w	r3, [sl, #4]
 800e924:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e928:	f8ca 8000 	str.w	r8, [sl]
 800e92c:	f8ca 0008 	str.w	r0, [sl, #8]
 800e930:	f8ca 300c 	str.w	r3, [sl, #12]
 800e934:	f1cb 0b00 	rsb	fp, fp, #0
 800e938:	e6fa      	b.n	800e730 <__ieee754_rem_pio2+0x80>
 800e93a:	a327      	add	r3, pc, #156	; (adr r3, 800e9d8 <__ieee754_rem_pio2+0x328>)
 800e93c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e940:	ec51 0b18 	vmov	r0, r1, d8
 800e944:	f7f1 fe70 	bl	8000628 <__aeabi_dmul>
 800e948:	4604      	mov	r4, r0
 800e94a:	460d      	mov	r5, r1
 800e94c:	4602      	mov	r2, r0
 800e94e:	460b      	mov	r3, r1
 800e950:	4640      	mov	r0, r8
 800e952:	4649      	mov	r1, r9
 800e954:	f7f1 fcb0 	bl	80002b8 <__aeabi_dsub>
 800e958:	4602      	mov	r2, r0
 800e95a:	460b      	mov	r3, r1
 800e95c:	4606      	mov	r6, r0
 800e95e:	460f      	mov	r7, r1
 800e960:	4640      	mov	r0, r8
 800e962:	4649      	mov	r1, r9
 800e964:	f7f1 fca8 	bl	80002b8 <__aeabi_dsub>
 800e968:	4622      	mov	r2, r4
 800e96a:	462b      	mov	r3, r5
 800e96c:	f7f1 fca4 	bl	80002b8 <__aeabi_dsub>
 800e970:	a31b      	add	r3, pc, #108	; (adr r3, 800e9e0 <__ieee754_rem_pio2+0x330>)
 800e972:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e976:	4604      	mov	r4, r0
 800e978:	460d      	mov	r5, r1
 800e97a:	ec51 0b18 	vmov	r0, r1, d8
 800e97e:	f7f1 fe53 	bl	8000628 <__aeabi_dmul>
 800e982:	4622      	mov	r2, r4
 800e984:	462b      	mov	r3, r5
 800e986:	f7f1 fc97 	bl	80002b8 <__aeabi_dsub>
 800e98a:	4604      	mov	r4, r0
 800e98c:	460d      	mov	r5, r1
 800e98e:	e75f      	b.n	800e850 <__ieee754_rem_pio2+0x1a0>
 800e990:	4b1b      	ldr	r3, [pc, #108]	; (800ea00 <__ieee754_rem_pio2+0x350>)
 800e992:	4598      	cmp	r8, r3
 800e994:	dd36      	ble.n	800ea04 <__ieee754_rem_pio2+0x354>
 800e996:	ee10 2a10 	vmov	r2, s0
 800e99a:	462b      	mov	r3, r5
 800e99c:	4620      	mov	r0, r4
 800e99e:	4629      	mov	r1, r5
 800e9a0:	f7f1 fc8a 	bl	80002b8 <__aeabi_dsub>
 800e9a4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e9a8:	e9ca 0100 	strd	r0, r1, [sl]
 800e9ac:	e694      	b.n	800e6d8 <__ieee754_rem_pio2+0x28>
 800e9ae:	bf00      	nop
 800e9b0:	54400000 	.word	0x54400000
 800e9b4:	3ff921fb 	.word	0x3ff921fb
 800e9b8:	1a626331 	.word	0x1a626331
 800e9bc:	3dd0b461 	.word	0x3dd0b461
 800e9c0:	1a600000 	.word	0x1a600000
 800e9c4:	3dd0b461 	.word	0x3dd0b461
 800e9c8:	2e037073 	.word	0x2e037073
 800e9cc:	3ba3198a 	.word	0x3ba3198a
 800e9d0:	6dc9c883 	.word	0x6dc9c883
 800e9d4:	3fe45f30 	.word	0x3fe45f30
 800e9d8:	2e000000 	.word	0x2e000000
 800e9dc:	3ba3198a 	.word	0x3ba3198a
 800e9e0:	252049c1 	.word	0x252049c1
 800e9e4:	397b839a 	.word	0x397b839a
 800e9e8:	3fe921fb 	.word	0x3fe921fb
 800e9ec:	4002d97b 	.word	0x4002d97b
 800e9f0:	3ff921fb 	.word	0x3ff921fb
 800e9f4:	413921fb 	.word	0x413921fb
 800e9f8:	3fe00000 	.word	0x3fe00000
 800e9fc:	08010458 	.word	0x08010458
 800ea00:	7fefffff 	.word	0x7fefffff
 800ea04:	ea4f 5428 	mov.w	r4, r8, asr #20
 800ea08:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800ea0c:	ee10 0a10 	vmov	r0, s0
 800ea10:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800ea14:	ee10 6a10 	vmov	r6, s0
 800ea18:	460f      	mov	r7, r1
 800ea1a:	f7f2 f8b5 	bl	8000b88 <__aeabi_d2iz>
 800ea1e:	f7f1 fd99 	bl	8000554 <__aeabi_i2d>
 800ea22:	4602      	mov	r2, r0
 800ea24:	460b      	mov	r3, r1
 800ea26:	4630      	mov	r0, r6
 800ea28:	4639      	mov	r1, r7
 800ea2a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ea2e:	f7f1 fc43 	bl	80002b8 <__aeabi_dsub>
 800ea32:	4b23      	ldr	r3, [pc, #140]	; (800eac0 <__ieee754_rem_pio2+0x410>)
 800ea34:	2200      	movs	r2, #0
 800ea36:	f7f1 fdf7 	bl	8000628 <__aeabi_dmul>
 800ea3a:	460f      	mov	r7, r1
 800ea3c:	4606      	mov	r6, r0
 800ea3e:	f7f2 f8a3 	bl	8000b88 <__aeabi_d2iz>
 800ea42:	f7f1 fd87 	bl	8000554 <__aeabi_i2d>
 800ea46:	4602      	mov	r2, r0
 800ea48:	460b      	mov	r3, r1
 800ea4a:	4630      	mov	r0, r6
 800ea4c:	4639      	mov	r1, r7
 800ea4e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ea52:	f7f1 fc31 	bl	80002b8 <__aeabi_dsub>
 800ea56:	4b1a      	ldr	r3, [pc, #104]	; (800eac0 <__ieee754_rem_pio2+0x410>)
 800ea58:	2200      	movs	r2, #0
 800ea5a:	f7f1 fde5 	bl	8000628 <__aeabi_dmul>
 800ea5e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ea62:	ad04      	add	r5, sp, #16
 800ea64:	f04f 0803 	mov.w	r8, #3
 800ea68:	46a9      	mov	r9, r5
 800ea6a:	2600      	movs	r6, #0
 800ea6c:	2700      	movs	r7, #0
 800ea6e:	4632      	mov	r2, r6
 800ea70:	463b      	mov	r3, r7
 800ea72:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800ea76:	46c3      	mov	fp, r8
 800ea78:	3d08      	subs	r5, #8
 800ea7a:	f108 38ff 	add.w	r8, r8, #4294967295
 800ea7e:	f7f2 f83b 	bl	8000af8 <__aeabi_dcmpeq>
 800ea82:	2800      	cmp	r0, #0
 800ea84:	d1f3      	bne.n	800ea6e <__ieee754_rem_pio2+0x3be>
 800ea86:	4b0f      	ldr	r3, [pc, #60]	; (800eac4 <__ieee754_rem_pio2+0x414>)
 800ea88:	9301      	str	r3, [sp, #4]
 800ea8a:	2302      	movs	r3, #2
 800ea8c:	9300      	str	r3, [sp, #0]
 800ea8e:	4622      	mov	r2, r4
 800ea90:	465b      	mov	r3, fp
 800ea92:	4651      	mov	r1, sl
 800ea94:	4648      	mov	r0, r9
 800ea96:	f000 f997 	bl	800edc8 <__kernel_rem_pio2>
 800ea9a:	9b02      	ldr	r3, [sp, #8]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	4683      	mov	fp, r0
 800eaa0:	f6bf ae46 	bge.w	800e730 <__ieee754_rem_pio2+0x80>
 800eaa4:	e9da 2100 	ldrd	r2, r1, [sl]
 800eaa8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eaac:	e9ca 2300 	strd	r2, r3, [sl]
 800eab0:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800eab4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800eab8:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800eabc:	e73a      	b.n	800e934 <__ieee754_rem_pio2+0x284>
 800eabe:	bf00      	nop
 800eac0:	41700000 	.word	0x41700000
 800eac4:	080104d8 	.word	0x080104d8

0800eac8 <__ieee754_sqrt>:
 800eac8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eacc:	ec55 4b10 	vmov	r4, r5, d0
 800ead0:	4e55      	ldr	r6, [pc, #340]	; (800ec28 <__ieee754_sqrt+0x160>)
 800ead2:	43ae      	bics	r6, r5
 800ead4:	ee10 0a10 	vmov	r0, s0
 800ead8:	ee10 3a10 	vmov	r3, s0
 800eadc:	462a      	mov	r2, r5
 800eade:	4629      	mov	r1, r5
 800eae0:	d110      	bne.n	800eb04 <__ieee754_sqrt+0x3c>
 800eae2:	ee10 2a10 	vmov	r2, s0
 800eae6:	462b      	mov	r3, r5
 800eae8:	f7f1 fd9e 	bl	8000628 <__aeabi_dmul>
 800eaec:	4602      	mov	r2, r0
 800eaee:	460b      	mov	r3, r1
 800eaf0:	4620      	mov	r0, r4
 800eaf2:	4629      	mov	r1, r5
 800eaf4:	f7f1 fbe2 	bl	80002bc <__adddf3>
 800eaf8:	4604      	mov	r4, r0
 800eafa:	460d      	mov	r5, r1
 800eafc:	ec45 4b10 	vmov	d0, r4, r5
 800eb00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb04:	2d00      	cmp	r5, #0
 800eb06:	dc10      	bgt.n	800eb2a <__ieee754_sqrt+0x62>
 800eb08:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800eb0c:	4330      	orrs	r0, r6
 800eb0e:	d0f5      	beq.n	800eafc <__ieee754_sqrt+0x34>
 800eb10:	b15d      	cbz	r5, 800eb2a <__ieee754_sqrt+0x62>
 800eb12:	ee10 2a10 	vmov	r2, s0
 800eb16:	462b      	mov	r3, r5
 800eb18:	ee10 0a10 	vmov	r0, s0
 800eb1c:	f7f1 fbcc 	bl	80002b8 <__aeabi_dsub>
 800eb20:	4602      	mov	r2, r0
 800eb22:	460b      	mov	r3, r1
 800eb24:	f7f1 feaa 	bl	800087c <__aeabi_ddiv>
 800eb28:	e7e6      	b.n	800eaf8 <__ieee754_sqrt+0x30>
 800eb2a:	1512      	asrs	r2, r2, #20
 800eb2c:	d074      	beq.n	800ec18 <__ieee754_sqrt+0x150>
 800eb2e:	07d4      	lsls	r4, r2, #31
 800eb30:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800eb34:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800eb38:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800eb3c:	bf5e      	ittt	pl
 800eb3e:	0fda      	lsrpl	r2, r3, #31
 800eb40:	005b      	lslpl	r3, r3, #1
 800eb42:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800eb46:	2400      	movs	r4, #0
 800eb48:	0fda      	lsrs	r2, r3, #31
 800eb4a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800eb4e:	107f      	asrs	r7, r7, #1
 800eb50:	005b      	lsls	r3, r3, #1
 800eb52:	2516      	movs	r5, #22
 800eb54:	4620      	mov	r0, r4
 800eb56:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800eb5a:	1886      	adds	r6, r0, r2
 800eb5c:	428e      	cmp	r6, r1
 800eb5e:	bfde      	ittt	le
 800eb60:	1b89      	suble	r1, r1, r6
 800eb62:	18b0      	addle	r0, r6, r2
 800eb64:	18a4      	addle	r4, r4, r2
 800eb66:	0049      	lsls	r1, r1, #1
 800eb68:	3d01      	subs	r5, #1
 800eb6a:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800eb6e:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800eb72:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800eb76:	d1f0      	bne.n	800eb5a <__ieee754_sqrt+0x92>
 800eb78:	462a      	mov	r2, r5
 800eb7a:	f04f 0e20 	mov.w	lr, #32
 800eb7e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800eb82:	4281      	cmp	r1, r0
 800eb84:	eb06 0c05 	add.w	ip, r6, r5
 800eb88:	dc02      	bgt.n	800eb90 <__ieee754_sqrt+0xc8>
 800eb8a:	d113      	bne.n	800ebb4 <__ieee754_sqrt+0xec>
 800eb8c:	459c      	cmp	ip, r3
 800eb8e:	d811      	bhi.n	800ebb4 <__ieee754_sqrt+0xec>
 800eb90:	f1bc 0f00 	cmp.w	ip, #0
 800eb94:	eb0c 0506 	add.w	r5, ip, r6
 800eb98:	da43      	bge.n	800ec22 <__ieee754_sqrt+0x15a>
 800eb9a:	2d00      	cmp	r5, #0
 800eb9c:	db41      	blt.n	800ec22 <__ieee754_sqrt+0x15a>
 800eb9e:	f100 0801 	add.w	r8, r0, #1
 800eba2:	1a09      	subs	r1, r1, r0
 800eba4:	459c      	cmp	ip, r3
 800eba6:	bf88      	it	hi
 800eba8:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800ebac:	eba3 030c 	sub.w	r3, r3, ip
 800ebb0:	4432      	add	r2, r6
 800ebb2:	4640      	mov	r0, r8
 800ebb4:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800ebb8:	f1be 0e01 	subs.w	lr, lr, #1
 800ebbc:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800ebc0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800ebc4:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800ebc8:	d1db      	bne.n	800eb82 <__ieee754_sqrt+0xba>
 800ebca:	430b      	orrs	r3, r1
 800ebcc:	d006      	beq.n	800ebdc <__ieee754_sqrt+0x114>
 800ebce:	1c50      	adds	r0, r2, #1
 800ebd0:	bf13      	iteet	ne
 800ebd2:	3201      	addne	r2, #1
 800ebd4:	3401      	addeq	r4, #1
 800ebd6:	4672      	moveq	r2, lr
 800ebd8:	f022 0201 	bicne.w	r2, r2, #1
 800ebdc:	1063      	asrs	r3, r4, #1
 800ebde:	0852      	lsrs	r2, r2, #1
 800ebe0:	07e1      	lsls	r1, r4, #31
 800ebe2:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800ebe6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800ebea:	bf48      	it	mi
 800ebec:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800ebf0:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800ebf4:	4614      	mov	r4, r2
 800ebf6:	e781      	b.n	800eafc <__ieee754_sqrt+0x34>
 800ebf8:	0ad9      	lsrs	r1, r3, #11
 800ebfa:	3815      	subs	r0, #21
 800ebfc:	055b      	lsls	r3, r3, #21
 800ebfe:	2900      	cmp	r1, #0
 800ec00:	d0fa      	beq.n	800ebf8 <__ieee754_sqrt+0x130>
 800ec02:	02cd      	lsls	r5, r1, #11
 800ec04:	d50a      	bpl.n	800ec1c <__ieee754_sqrt+0x154>
 800ec06:	f1c2 0420 	rsb	r4, r2, #32
 800ec0a:	fa23 f404 	lsr.w	r4, r3, r4
 800ec0e:	1e55      	subs	r5, r2, #1
 800ec10:	4093      	lsls	r3, r2
 800ec12:	4321      	orrs	r1, r4
 800ec14:	1b42      	subs	r2, r0, r5
 800ec16:	e78a      	b.n	800eb2e <__ieee754_sqrt+0x66>
 800ec18:	4610      	mov	r0, r2
 800ec1a:	e7f0      	b.n	800ebfe <__ieee754_sqrt+0x136>
 800ec1c:	0049      	lsls	r1, r1, #1
 800ec1e:	3201      	adds	r2, #1
 800ec20:	e7ef      	b.n	800ec02 <__ieee754_sqrt+0x13a>
 800ec22:	4680      	mov	r8, r0
 800ec24:	e7bd      	b.n	800eba2 <__ieee754_sqrt+0xda>
 800ec26:	bf00      	nop
 800ec28:	7ff00000 	.word	0x7ff00000

0800ec2c <__ieee754_sqrtf>:
 800ec2c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800ec30:	4770      	bx	lr
 800ec32:	0000      	movs	r0, r0
 800ec34:	0000      	movs	r0, r0
	...

0800ec38 <__kernel_cos>:
 800ec38:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec3c:	ec57 6b10 	vmov	r6, r7, d0
 800ec40:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800ec44:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800ec48:	ed8d 1b00 	vstr	d1, [sp]
 800ec4c:	da07      	bge.n	800ec5e <__kernel_cos+0x26>
 800ec4e:	ee10 0a10 	vmov	r0, s0
 800ec52:	4639      	mov	r1, r7
 800ec54:	f7f1 ff98 	bl	8000b88 <__aeabi_d2iz>
 800ec58:	2800      	cmp	r0, #0
 800ec5a:	f000 8088 	beq.w	800ed6e <__kernel_cos+0x136>
 800ec5e:	4632      	mov	r2, r6
 800ec60:	463b      	mov	r3, r7
 800ec62:	4630      	mov	r0, r6
 800ec64:	4639      	mov	r1, r7
 800ec66:	f7f1 fcdf 	bl	8000628 <__aeabi_dmul>
 800ec6a:	4b51      	ldr	r3, [pc, #324]	; (800edb0 <__kernel_cos+0x178>)
 800ec6c:	2200      	movs	r2, #0
 800ec6e:	4604      	mov	r4, r0
 800ec70:	460d      	mov	r5, r1
 800ec72:	f7f1 fcd9 	bl	8000628 <__aeabi_dmul>
 800ec76:	a340      	add	r3, pc, #256	; (adr r3, 800ed78 <__kernel_cos+0x140>)
 800ec78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec7c:	4682      	mov	sl, r0
 800ec7e:	468b      	mov	fp, r1
 800ec80:	4620      	mov	r0, r4
 800ec82:	4629      	mov	r1, r5
 800ec84:	f7f1 fcd0 	bl	8000628 <__aeabi_dmul>
 800ec88:	a33d      	add	r3, pc, #244	; (adr r3, 800ed80 <__kernel_cos+0x148>)
 800ec8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ec8e:	f7f1 fb15 	bl	80002bc <__adddf3>
 800ec92:	4622      	mov	r2, r4
 800ec94:	462b      	mov	r3, r5
 800ec96:	f7f1 fcc7 	bl	8000628 <__aeabi_dmul>
 800ec9a:	a33b      	add	r3, pc, #236	; (adr r3, 800ed88 <__kernel_cos+0x150>)
 800ec9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eca0:	f7f1 fb0a 	bl	80002b8 <__aeabi_dsub>
 800eca4:	4622      	mov	r2, r4
 800eca6:	462b      	mov	r3, r5
 800eca8:	f7f1 fcbe 	bl	8000628 <__aeabi_dmul>
 800ecac:	a338      	add	r3, pc, #224	; (adr r3, 800ed90 <__kernel_cos+0x158>)
 800ecae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecb2:	f7f1 fb03 	bl	80002bc <__adddf3>
 800ecb6:	4622      	mov	r2, r4
 800ecb8:	462b      	mov	r3, r5
 800ecba:	f7f1 fcb5 	bl	8000628 <__aeabi_dmul>
 800ecbe:	a336      	add	r3, pc, #216	; (adr r3, 800ed98 <__kernel_cos+0x160>)
 800ecc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecc4:	f7f1 faf8 	bl	80002b8 <__aeabi_dsub>
 800ecc8:	4622      	mov	r2, r4
 800ecca:	462b      	mov	r3, r5
 800eccc:	f7f1 fcac 	bl	8000628 <__aeabi_dmul>
 800ecd0:	a333      	add	r3, pc, #204	; (adr r3, 800eda0 <__kernel_cos+0x168>)
 800ecd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ecd6:	f7f1 faf1 	bl	80002bc <__adddf3>
 800ecda:	4622      	mov	r2, r4
 800ecdc:	462b      	mov	r3, r5
 800ecde:	f7f1 fca3 	bl	8000628 <__aeabi_dmul>
 800ece2:	4622      	mov	r2, r4
 800ece4:	462b      	mov	r3, r5
 800ece6:	f7f1 fc9f 	bl	8000628 <__aeabi_dmul>
 800ecea:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ecee:	4604      	mov	r4, r0
 800ecf0:	460d      	mov	r5, r1
 800ecf2:	4630      	mov	r0, r6
 800ecf4:	4639      	mov	r1, r7
 800ecf6:	f7f1 fc97 	bl	8000628 <__aeabi_dmul>
 800ecfa:	460b      	mov	r3, r1
 800ecfc:	4602      	mov	r2, r0
 800ecfe:	4629      	mov	r1, r5
 800ed00:	4620      	mov	r0, r4
 800ed02:	f7f1 fad9 	bl	80002b8 <__aeabi_dsub>
 800ed06:	4b2b      	ldr	r3, [pc, #172]	; (800edb4 <__kernel_cos+0x17c>)
 800ed08:	4598      	cmp	r8, r3
 800ed0a:	4606      	mov	r6, r0
 800ed0c:	460f      	mov	r7, r1
 800ed0e:	dc10      	bgt.n	800ed32 <__kernel_cos+0xfa>
 800ed10:	4602      	mov	r2, r0
 800ed12:	460b      	mov	r3, r1
 800ed14:	4650      	mov	r0, sl
 800ed16:	4659      	mov	r1, fp
 800ed18:	f7f1 face 	bl	80002b8 <__aeabi_dsub>
 800ed1c:	460b      	mov	r3, r1
 800ed1e:	4926      	ldr	r1, [pc, #152]	; (800edb8 <__kernel_cos+0x180>)
 800ed20:	4602      	mov	r2, r0
 800ed22:	2000      	movs	r0, #0
 800ed24:	f7f1 fac8 	bl	80002b8 <__aeabi_dsub>
 800ed28:	ec41 0b10 	vmov	d0, r0, r1
 800ed2c:	b003      	add	sp, #12
 800ed2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed32:	4b22      	ldr	r3, [pc, #136]	; (800edbc <__kernel_cos+0x184>)
 800ed34:	4920      	ldr	r1, [pc, #128]	; (800edb8 <__kernel_cos+0x180>)
 800ed36:	4598      	cmp	r8, r3
 800ed38:	bfcc      	ite	gt
 800ed3a:	4d21      	ldrgt	r5, [pc, #132]	; (800edc0 <__kernel_cos+0x188>)
 800ed3c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800ed40:	2400      	movs	r4, #0
 800ed42:	4622      	mov	r2, r4
 800ed44:	462b      	mov	r3, r5
 800ed46:	2000      	movs	r0, #0
 800ed48:	f7f1 fab6 	bl	80002b8 <__aeabi_dsub>
 800ed4c:	4622      	mov	r2, r4
 800ed4e:	4680      	mov	r8, r0
 800ed50:	4689      	mov	r9, r1
 800ed52:	462b      	mov	r3, r5
 800ed54:	4650      	mov	r0, sl
 800ed56:	4659      	mov	r1, fp
 800ed58:	f7f1 faae 	bl	80002b8 <__aeabi_dsub>
 800ed5c:	4632      	mov	r2, r6
 800ed5e:	463b      	mov	r3, r7
 800ed60:	f7f1 faaa 	bl	80002b8 <__aeabi_dsub>
 800ed64:	4602      	mov	r2, r0
 800ed66:	460b      	mov	r3, r1
 800ed68:	4640      	mov	r0, r8
 800ed6a:	4649      	mov	r1, r9
 800ed6c:	e7da      	b.n	800ed24 <__kernel_cos+0xec>
 800ed6e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800eda8 <__kernel_cos+0x170>
 800ed72:	e7db      	b.n	800ed2c <__kernel_cos+0xf4>
 800ed74:	f3af 8000 	nop.w
 800ed78:	be8838d4 	.word	0xbe8838d4
 800ed7c:	bda8fae9 	.word	0xbda8fae9
 800ed80:	bdb4b1c4 	.word	0xbdb4b1c4
 800ed84:	3e21ee9e 	.word	0x3e21ee9e
 800ed88:	809c52ad 	.word	0x809c52ad
 800ed8c:	3e927e4f 	.word	0x3e927e4f
 800ed90:	19cb1590 	.word	0x19cb1590
 800ed94:	3efa01a0 	.word	0x3efa01a0
 800ed98:	16c15177 	.word	0x16c15177
 800ed9c:	3f56c16c 	.word	0x3f56c16c
 800eda0:	5555554c 	.word	0x5555554c
 800eda4:	3fa55555 	.word	0x3fa55555
 800eda8:	00000000 	.word	0x00000000
 800edac:	3ff00000 	.word	0x3ff00000
 800edb0:	3fe00000 	.word	0x3fe00000
 800edb4:	3fd33332 	.word	0x3fd33332
 800edb8:	3ff00000 	.word	0x3ff00000
 800edbc:	3fe90000 	.word	0x3fe90000
 800edc0:	3fd20000 	.word	0x3fd20000
 800edc4:	00000000 	.word	0x00000000

0800edc8 <__kernel_rem_pio2>:
 800edc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800edcc:	ed2d 8b02 	vpush	{d8}
 800edd0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800edd4:	f112 0f14 	cmn.w	r2, #20
 800edd8:	9308      	str	r3, [sp, #32]
 800edda:	9101      	str	r1, [sp, #4]
 800eddc:	4bc4      	ldr	r3, [pc, #784]	; (800f0f0 <__kernel_rem_pio2+0x328>)
 800edde:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800ede0:	900b      	str	r0, [sp, #44]	; 0x2c
 800ede2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800ede6:	9302      	str	r3, [sp, #8]
 800ede8:	9b08      	ldr	r3, [sp, #32]
 800edea:	f103 33ff 	add.w	r3, r3, #4294967295
 800edee:	bfa8      	it	ge
 800edf0:	1ed4      	subge	r4, r2, #3
 800edf2:	9306      	str	r3, [sp, #24]
 800edf4:	bfb2      	itee	lt
 800edf6:	2400      	movlt	r4, #0
 800edf8:	2318      	movge	r3, #24
 800edfa:	fb94 f4f3 	sdivge	r4, r4, r3
 800edfe:	f06f 0317 	mvn.w	r3, #23
 800ee02:	fb04 3303 	mla	r3, r4, r3, r3
 800ee06:	eb03 0a02 	add.w	sl, r3, r2
 800ee0a:	9b02      	ldr	r3, [sp, #8]
 800ee0c:	9a06      	ldr	r2, [sp, #24]
 800ee0e:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800f0e0 <__kernel_rem_pio2+0x318>
 800ee12:	eb03 0802 	add.w	r8, r3, r2
 800ee16:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800ee18:	1aa7      	subs	r7, r4, r2
 800ee1a:	ae22      	add	r6, sp, #136	; 0x88
 800ee1c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800ee20:	2500      	movs	r5, #0
 800ee22:	4545      	cmp	r5, r8
 800ee24:	dd13      	ble.n	800ee4e <__kernel_rem_pio2+0x86>
 800ee26:	9b08      	ldr	r3, [sp, #32]
 800ee28:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800f0e0 <__kernel_rem_pio2+0x318>
 800ee2c:	aa22      	add	r2, sp, #136	; 0x88
 800ee2e:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800ee32:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800ee36:	f04f 0800 	mov.w	r8, #0
 800ee3a:	9b02      	ldr	r3, [sp, #8]
 800ee3c:	4598      	cmp	r8, r3
 800ee3e:	dc2f      	bgt.n	800eea0 <__kernel_rem_pio2+0xd8>
 800ee40:	ed8d 8b04 	vstr	d8, [sp, #16]
 800ee44:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800ee48:	462f      	mov	r7, r5
 800ee4a:	2600      	movs	r6, #0
 800ee4c:	e01b      	b.n	800ee86 <__kernel_rem_pio2+0xbe>
 800ee4e:	42ef      	cmn	r7, r5
 800ee50:	d407      	bmi.n	800ee62 <__kernel_rem_pio2+0x9a>
 800ee52:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800ee56:	f7f1 fb7d 	bl	8000554 <__aeabi_i2d>
 800ee5a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800ee5e:	3501      	adds	r5, #1
 800ee60:	e7df      	b.n	800ee22 <__kernel_rem_pio2+0x5a>
 800ee62:	ec51 0b18 	vmov	r0, r1, d8
 800ee66:	e7f8      	b.n	800ee5a <__kernel_rem_pio2+0x92>
 800ee68:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ee6c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800ee70:	f7f1 fbda 	bl	8000628 <__aeabi_dmul>
 800ee74:	4602      	mov	r2, r0
 800ee76:	460b      	mov	r3, r1
 800ee78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ee7c:	f7f1 fa1e 	bl	80002bc <__adddf3>
 800ee80:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ee84:	3601      	adds	r6, #1
 800ee86:	9b06      	ldr	r3, [sp, #24]
 800ee88:	429e      	cmp	r6, r3
 800ee8a:	f1a7 0708 	sub.w	r7, r7, #8
 800ee8e:	ddeb      	ble.n	800ee68 <__kernel_rem_pio2+0xa0>
 800ee90:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ee94:	f108 0801 	add.w	r8, r8, #1
 800ee98:	ecab 7b02 	vstmia	fp!, {d7}
 800ee9c:	3508      	adds	r5, #8
 800ee9e:	e7cc      	b.n	800ee3a <__kernel_rem_pio2+0x72>
 800eea0:	9b02      	ldr	r3, [sp, #8]
 800eea2:	aa0e      	add	r2, sp, #56	; 0x38
 800eea4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800eea8:	930d      	str	r3, [sp, #52]	; 0x34
 800eeaa:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800eeac:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800eeb0:	9c02      	ldr	r4, [sp, #8]
 800eeb2:	930c      	str	r3, [sp, #48]	; 0x30
 800eeb4:	00e3      	lsls	r3, r4, #3
 800eeb6:	930a      	str	r3, [sp, #40]	; 0x28
 800eeb8:	ab9a      	add	r3, sp, #616	; 0x268
 800eeba:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800eebe:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800eec2:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800eec6:	ab72      	add	r3, sp, #456	; 0x1c8
 800eec8:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800eecc:	46c3      	mov	fp, r8
 800eece:	46a1      	mov	r9, r4
 800eed0:	f1b9 0f00 	cmp.w	r9, #0
 800eed4:	f1a5 0508 	sub.w	r5, r5, #8
 800eed8:	dc77      	bgt.n	800efca <__kernel_rem_pio2+0x202>
 800eeda:	ec47 6b10 	vmov	d0, r6, r7
 800eede:	4650      	mov	r0, sl
 800eee0:	f000 fde6 	bl	800fab0 <scalbn>
 800eee4:	ec57 6b10 	vmov	r6, r7, d0
 800eee8:	2200      	movs	r2, #0
 800eeea:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800eeee:	ee10 0a10 	vmov	r0, s0
 800eef2:	4639      	mov	r1, r7
 800eef4:	f7f1 fb98 	bl	8000628 <__aeabi_dmul>
 800eef8:	ec41 0b10 	vmov	d0, r0, r1
 800eefc:	f000 fd58 	bl	800f9b0 <floor>
 800ef00:	4b7c      	ldr	r3, [pc, #496]	; (800f0f4 <__kernel_rem_pio2+0x32c>)
 800ef02:	ec51 0b10 	vmov	r0, r1, d0
 800ef06:	2200      	movs	r2, #0
 800ef08:	f7f1 fb8e 	bl	8000628 <__aeabi_dmul>
 800ef0c:	4602      	mov	r2, r0
 800ef0e:	460b      	mov	r3, r1
 800ef10:	4630      	mov	r0, r6
 800ef12:	4639      	mov	r1, r7
 800ef14:	f7f1 f9d0 	bl	80002b8 <__aeabi_dsub>
 800ef18:	460f      	mov	r7, r1
 800ef1a:	4606      	mov	r6, r0
 800ef1c:	f7f1 fe34 	bl	8000b88 <__aeabi_d2iz>
 800ef20:	9004      	str	r0, [sp, #16]
 800ef22:	f7f1 fb17 	bl	8000554 <__aeabi_i2d>
 800ef26:	4602      	mov	r2, r0
 800ef28:	460b      	mov	r3, r1
 800ef2a:	4630      	mov	r0, r6
 800ef2c:	4639      	mov	r1, r7
 800ef2e:	f7f1 f9c3 	bl	80002b8 <__aeabi_dsub>
 800ef32:	f1ba 0f00 	cmp.w	sl, #0
 800ef36:	4606      	mov	r6, r0
 800ef38:	460f      	mov	r7, r1
 800ef3a:	dd6d      	ble.n	800f018 <__kernel_rem_pio2+0x250>
 800ef3c:	1e62      	subs	r2, r4, #1
 800ef3e:	ab0e      	add	r3, sp, #56	; 0x38
 800ef40:	9d04      	ldr	r5, [sp, #16]
 800ef42:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800ef46:	f1ca 0118 	rsb	r1, sl, #24
 800ef4a:	fa40 f301 	asr.w	r3, r0, r1
 800ef4e:	441d      	add	r5, r3
 800ef50:	408b      	lsls	r3, r1
 800ef52:	1ac0      	subs	r0, r0, r3
 800ef54:	ab0e      	add	r3, sp, #56	; 0x38
 800ef56:	9504      	str	r5, [sp, #16]
 800ef58:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800ef5c:	f1ca 0317 	rsb	r3, sl, #23
 800ef60:	fa40 fb03 	asr.w	fp, r0, r3
 800ef64:	f1bb 0f00 	cmp.w	fp, #0
 800ef68:	dd65      	ble.n	800f036 <__kernel_rem_pio2+0x26e>
 800ef6a:	9b04      	ldr	r3, [sp, #16]
 800ef6c:	2200      	movs	r2, #0
 800ef6e:	3301      	adds	r3, #1
 800ef70:	9304      	str	r3, [sp, #16]
 800ef72:	4615      	mov	r5, r2
 800ef74:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800ef78:	4294      	cmp	r4, r2
 800ef7a:	f300 809c 	bgt.w	800f0b6 <__kernel_rem_pio2+0x2ee>
 800ef7e:	f1ba 0f00 	cmp.w	sl, #0
 800ef82:	dd07      	ble.n	800ef94 <__kernel_rem_pio2+0x1cc>
 800ef84:	f1ba 0f01 	cmp.w	sl, #1
 800ef88:	f000 80c0 	beq.w	800f10c <__kernel_rem_pio2+0x344>
 800ef8c:	f1ba 0f02 	cmp.w	sl, #2
 800ef90:	f000 80c6 	beq.w	800f120 <__kernel_rem_pio2+0x358>
 800ef94:	f1bb 0f02 	cmp.w	fp, #2
 800ef98:	d14d      	bne.n	800f036 <__kernel_rem_pio2+0x26e>
 800ef9a:	4632      	mov	r2, r6
 800ef9c:	463b      	mov	r3, r7
 800ef9e:	4956      	ldr	r1, [pc, #344]	; (800f0f8 <__kernel_rem_pio2+0x330>)
 800efa0:	2000      	movs	r0, #0
 800efa2:	f7f1 f989 	bl	80002b8 <__aeabi_dsub>
 800efa6:	4606      	mov	r6, r0
 800efa8:	460f      	mov	r7, r1
 800efaa:	2d00      	cmp	r5, #0
 800efac:	d043      	beq.n	800f036 <__kernel_rem_pio2+0x26e>
 800efae:	4650      	mov	r0, sl
 800efb0:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800f0e8 <__kernel_rem_pio2+0x320>
 800efb4:	f000 fd7c 	bl	800fab0 <scalbn>
 800efb8:	4630      	mov	r0, r6
 800efba:	4639      	mov	r1, r7
 800efbc:	ec53 2b10 	vmov	r2, r3, d0
 800efc0:	f7f1 f97a 	bl	80002b8 <__aeabi_dsub>
 800efc4:	4606      	mov	r6, r0
 800efc6:	460f      	mov	r7, r1
 800efc8:	e035      	b.n	800f036 <__kernel_rem_pio2+0x26e>
 800efca:	4b4c      	ldr	r3, [pc, #304]	; (800f0fc <__kernel_rem_pio2+0x334>)
 800efcc:	2200      	movs	r2, #0
 800efce:	4630      	mov	r0, r6
 800efd0:	4639      	mov	r1, r7
 800efd2:	f7f1 fb29 	bl	8000628 <__aeabi_dmul>
 800efd6:	f7f1 fdd7 	bl	8000b88 <__aeabi_d2iz>
 800efda:	f7f1 fabb 	bl	8000554 <__aeabi_i2d>
 800efde:	4602      	mov	r2, r0
 800efe0:	460b      	mov	r3, r1
 800efe2:	ec43 2b18 	vmov	d8, r2, r3
 800efe6:	4b46      	ldr	r3, [pc, #280]	; (800f100 <__kernel_rem_pio2+0x338>)
 800efe8:	2200      	movs	r2, #0
 800efea:	f7f1 fb1d 	bl	8000628 <__aeabi_dmul>
 800efee:	4602      	mov	r2, r0
 800eff0:	460b      	mov	r3, r1
 800eff2:	4630      	mov	r0, r6
 800eff4:	4639      	mov	r1, r7
 800eff6:	f7f1 f95f 	bl	80002b8 <__aeabi_dsub>
 800effa:	f7f1 fdc5 	bl	8000b88 <__aeabi_d2iz>
 800effe:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f002:	f84b 0b04 	str.w	r0, [fp], #4
 800f006:	ec51 0b18 	vmov	r0, r1, d8
 800f00a:	f7f1 f957 	bl	80002bc <__adddf3>
 800f00e:	f109 39ff 	add.w	r9, r9, #4294967295
 800f012:	4606      	mov	r6, r0
 800f014:	460f      	mov	r7, r1
 800f016:	e75b      	b.n	800eed0 <__kernel_rem_pio2+0x108>
 800f018:	d106      	bne.n	800f028 <__kernel_rem_pio2+0x260>
 800f01a:	1e63      	subs	r3, r4, #1
 800f01c:	aa0e      	add	r2, sp, #56	; 0x38
 800f01e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f022:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800f026:	e79d      	b.n	800ef64 <__kernel_rem_pio2+0x19c>
 800f028:	4b36      	ldr	r3, [pc, #216]	; (800f104 <__kernel_rem_pio2+0x33c>)
 800f02a:	2200      	movs	r2, #0
 800f02c:	f7f1 fd82 	bl	8000b34 <__aeabi_dcmpge>
 800f030:	2800      	cmp	r0, #0
 800f032:	d13d      	bne.n	800f0b0 <__kernel_rem_pio2+0x2e8>
 800f034:	4683      	mov	fp, r0
 800f036:	2200      	movs	r2, #0
 800f038:	2300      	movs	r3, #0
 800f03a:	4630      	mov	r0, r6
 800f03c:	4639      	mov	r1, r7
 800f03e:	f7f1 fd5b 	bl	8000af8 <__aeabi_dcmpeq>
 800f042:	2800      	cmp	r0, #0
 800f044:	f000 80c0 	beq.w	800f1c8 <__kernel_rem_pio2+0x400>
 800f048:	1e65      	subs	r5, r4, #1
 800f04a:	462b      	mov	r3, r5
 800f04c:	2200      	movs	r2, #0
 800f04e:	9902      	ldr	r1, [sp, #8]
 800f050:	428b      	cmp	r3, r1
 800f052:	da6c      	bge.n	800f12e <__kernel_rem_pio2+0x366>
 800f054:	2a00      	cmp	r2, #0
 800f056:	f000 8089 	beq.w	800f16c <__kernel_rem_pio2+0x3a4>
 800f05a:	ab0e      	add	r3, sp, #56	; 0x38
 800f05c:	f1aa 0a18 	sub.w	sl, sl, #24
 800f060:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800f064:	2b00      	cmp	r3, #0
 800f066:	f000 80ad 	beq.w	800f1c4 <__kernel_rem_pio2+0x3fc>
 800f06a:	4650      	mov	r0, sl
 800f06c:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800f0e8 <__kernel_rem_pio2+0x320>
 800f070:	f000 fd1e 	bl	800fab0 <scalbn>
 800f074:	ab9a      	add	r3, sp, #616	; 0x268
 800f076:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f07a:	ec57 6b10 	vmov	r6, r7, d0
 800f07e:	00ec      	lsls	r4, r5, #3
 800f080:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800f084:	46aa      	mov	sl, r5
 800f086:	f1ba 0f00 	cmp.w	sl, #0
 800f08a:	f280 80d6 	bge.w	800f23a <__kernel_rem_pio2+0x472>
 800f08e:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800f0e0 <__kernel_rem_pio2+0x318>
 800f092:	462e      	mov	r6, r5
 800f094:	2e00      	cmp	r6, #0
 800f096:	f2c0 8104 	blt.w	800f2a2 <__kernel_rem_pio2+0x4da>
 800f09a:	ab72      	add	r3, sp, #456	; 0x1c8
 800f09c:	ed8d 8b06 	vstr	d8, [sp, #24]
 800f0a0:	f8df a064 	ldr.w	sl, [pc, #100]	; 800f108 <__kernel_rem_pio2+0x340>
 800f0a4:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800f0a8:	f04f 0800 	mov.w	r8, #0
 800f0ac:	1baf      	subs	r7, r5, r6
 800f0ae:	e0ea      	b.n	800f286 <__kernel_rem_pio2+0x4be>
 800f0b0:	f04f 0b02 	mov.w	fp, #2
 800f0b4:	e759      	b.n	800ef6a <__kernel_rem_pio2+0x1a2>
 800f0b6:	f8d8 3000 	ldr.w	r3, [r8]
 800f0ba:	b955      	cbnz	r5, 800f0d2 <__kernel_rem_pio2+0x30a>
 800f0bc:	b123      	cbz	r3, 800f0c8 <__kernel_rem_pio2+0x300>
 800f0be:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800f0c2:	f8c8 3000 	str.w	r3, [r8]
 800f0c6:	2301      	movs	r3, #1
 800f0c8:	3201      	adds	r2, #1
 800f0ca:	f108 0804 	add.w	r8, r8, #4
 800f0ce:	461d      	mov	r5, r3
 800f0d0:	e752      	b.n	800ef78 <__kernel_rem_pio2+0x1b0>
 800f0d2:	1acb      	subs	r3, r1, r3
 800f0d4:	f8c8 3000 	str.w	r3, [r8]
 800f0d8:	462b      	mov	r3, r5
 800f0da:	e7f5      	b.n	800f0c8 <__kernel_rem_pio2+0x300>
 800f0dc:	f3af 8000 	nop.w
	...
 800f0ec:	3ff00000 	.word	0x3ff00000
 800f0f0:	08010620 	.word	0x08010620
 800f0f4:	40200000 	.word	0x40200000
 800f0f8:	3ff00000 	.word	0x3ff00000
 800f0fc:	3e700000 	.word	0x3e700000
 800f100:	41700000 	.word	0x41700000
 800f104:	3fe00000 	.word	0x3fe00000
 800f108:	080105e0 	.word	0x080105e0
 800f10c:	1e62      	subs	r2, r4, #1
 800f10e:	ab0e      	add	r3, sp, #56	; 0x38
 800f110:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f114:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800f118:	a90e      	add	r1, sp, #56	; 0x38
 800f11a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800f11e:	e739      	b.n	800ef94 <__kernel_rem_pio2+0x1cc>
 800f120:	1e62      	subs	r2, r4, #1
 800f122:	ab0e      	add	r3, sp, #56	; 0x38
 800f124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f128:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800f12c:	e7f4      	b.n	800f118 <__kernel_rem_pio2+0x350>
 800f12e:	a90e      	add	r1, sp, #56	; 0x38
 800f130:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800f134:	3b01      	subs	r3, #1
 800f136:	430a      	orrs	r2, r1
 800f138:	e789      	b.n	800f04e <__kernel_rem_pio2+0x286>
 800f13a:	3301      	adds	r3, #1
 800f13c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800f140:	2900      	cmp	r1, #0
 800f142:	d0fa      	beq.n	800f13a <__kernel_rem_pio2+0x372>
 800f144:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f146:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800f14a:	446a      	add	r2, sp
 800f14c:	3a98      	subs	r2, #152	; 0x98
 800f14e:	920a      	str	r2, [sp, #40]	; 0x28
 800f150:	9a08      	ldr	r2, [sp, #32]
 800f152:	18e3      	adds	r3, r4, r3
 800f154:	18a5      	adds	r5, r4, r2
 800f156:	aa22      	add	r2, sp, #136	; 0x88
 800f158:	f104 0801 	add.w	r8, r4, #1
 800f15c:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800f160:	9304      	str	r3, [sp, #16]
 800f162:	9b04      	ldr	r3, [sp, #16]
 800f164:	4543      	cmp	r3, r8
 800f166:	da04      	bge.n	800f172 <__kernel_rem_pio2+0x3aa>
 800f168:	461c      	mov	r4, r3
 800f16a:	e6a3      	b.n	800eeb4 <__kernel_rem_pio2+0xec>
 800f16c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f16e:	2301      	movs	r3, #1
 800f170:	e7e4      	b.n	800f13c <__kernel_rem_pio2+0x374>
 800f172:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f174:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800f178:	f7f1 f9ec 	bl	8000554 <__aeabi_i2d>
 800f17c:	e8e5 0102 	strd	r0, r1, [r5], #8
 800f180:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f182:	46ab      	mov	fp, r5
 800f184:	461c      	mov	r4, r3
 800f186:	f04f 0900 	mov.w	r9, #0
 800f18a:	2600      	movs	r6, #0
 800f18c:	2700      	movs	r7, #0
 800f18e:	9b06      	ldr	r3, [sp, #24]
 800f190:	4599      	cmp	r9, r3
 800f192:	dd06      	ble.n	800f1a2 <__kernel_rem_pio2+0x3da>
 800f194:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f196:	e8e3 6702 	strd	r6, r7, [r3], #8
 800f19a:	f108 0801 	add.w	r8, r8, #1
 800f19e:	930a      	str	r3, [sp, #40]	; 0x28
 800f1a0:	e7df      	b.n	800f162 <__kernel_rem_pio2+0x39a>
 800f1a2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800f1a6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800f1aa:	f7f1 fa3d 	bl	8000628 <__aeabi_dmul>
 800f1ae:	4602      	mov	r2, r0
 800f1b0:	460b      	mov	r3, r1
 800f1b2:	4630      	mov	r0, r6
 800f1b4:	4639      	mov	r1, r7
 800f1b6:	f7f1 f881 	bl	80002bc <__adddf3>
 800f1ba:	f109 0901 	add.w	r9, r9, #1
 800f1be:	4606      	mov	r6, r0
 800f1c0:	460f      	mov	r7, r1
 800f1c2:	e7e4      	b.n	800f18e <__kernel_rem_pio2+0x3c6>
 800f1c4:	3d01      	subs	r5, #1
 800f1c6:	e748      	b.n	800f05a <__kernel_rem_pio2+0x292>
 800f1c8:	ec47 6b10 	vmov	d0, r6, r7
 800f1cc:	f1ca 0000 	rsb	r0, sl, #0
 800f1d0:	f000 fc6e 	bl	800fab0 <scalbn>
 800f1d4:	ec57 6b10 	vmov	r6, r7, d0
 800f1d8:	4ba0      	ldr	r3, [pc, #640]	; (800f45c <__kernel_rem_pio2+0x694>)
 800f1da:	ee10 0a10 	vmov	r0, s0
 800f1de:	2200      	movs	r2, #0
 800f1e0:	4639      	mov	r1, r7
 800f1e2:	f7f1 fca7 	bl	8000b34 <__aeabi_dcmpge>
 800f1e6:	b1f8      	cbz	r0, 800f228 <__kernel_rem_pio2+0x460>
 800f1e8:	4b9d      	ldr	r3, [pc, #628]	; (800f460 <__kernel_rem_pio2+0x698>)
 800f1ea:	2200      	movs	r2, #0
 800f1ec:	4630      	mov	r0, r6
 800f1ee:	4639      	mov	r1, r7
 800f1f0:	f7f1 fa1a 	bl	8000628 <__aeabi_dmul>
 800f1f4:	f7f1 fcc8 	bl	8000b88 <__aeabi_d2iz>
 800f1f8:	4680      	mov	r8, r0
 800f1fa:	f7f1 f9ab 	bl	8000554 <__aeabi_i2d>
 800f1fe:	4b97      	ldr	r3, [pc, #604]	; (800f45c <__kernel_rem_pio2+0x694>)
 800f200:	2200      	movs	r2, #0
 800f202:	f7f1 fa11 	bl	8000628 <__aeabi_dmul>
 800f206:	460b      	mov	r3, r1
 800f208:	4602      	mov	r2, r0
 800f20a:	4639      	mov	r1, r7
 800f20c:	4630      	mov	r0, r6
 800f20e:	f7f1 f853 	bl	80002b8 <__aeabi_dsub>
 800f212:	f7f1 fcb9 	bl	8000b88 <__aeabi_d2iz>
 800f216:	1c65      	adds	r5, r4, #1
 800f218:	ab0e      	add	r3, sp, #56	; 0x38
 800f21a:	f10a 0a18 	add.w	sl, sl, #24
 800f21e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f222:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800f226:	e720      	b.n	800f06a <__kernel_rem_pio2+0x2a2>
 800f228:	4630      	mov	r0, r6
 800f22a:	4639      	mov	r1, r7
 800f22c:	f7f1 fcac 	bl	8000b88 <__aeabi_d2iz>
 800f230:	ab0e      	add	r3, sp, #56	; 0x38
 800f232:	4625      	mov	r5, r4
 800f234:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800f238:	e717      	b.n	800f06a <__kernel_rem_pio2+0x2a2>
 800f23a:	ab0e      	add	r3, sp, #56	; 0x38
 800f23c:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800f240:	f7f1 f988 	bl	8000554 <__aeabi_i2d>
 800f244:	4632      	mov	r2, r6
 800f246:	463b      	mov	r3, r7
 800f248:	f7f1 f9ee 	bl	8000628 <__aeabi_dmul>
 800f24c:	4b84      	ldr	r3, [pc, #528]	; (800f460 <__kernel_rem_pio2+0x698>)
 800f24e:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800f252:	2200      	movs	r2, #0
 800f254:	4630      	mov	r0, r6
 800f256:	4639      	mov	r1, r7
 800f258:	f7f1 f9e6 	bl	8000628 <__aeabi_dmul>
 800f25c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f260:	4606      	mov	r6, r0
 800f262:	460f      	mov	r7, r1
 800f264:	e70f      	b.n	800f086 <__kernel_rem_pio2+0x2be>
 800f266:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800f26a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800f26e:	f7f1 f9db 	bl	8000628 <__aeabi_dmul>
 800f272:	4602      	mov	r2, r0
 800f274:	460b      	mov	r3, r1
 800f276:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f27a:	f7f1 f81f 	bl	80002bc <__adddf3>
 800f27e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f282:	f108 0801 	add.w	r8, r8, #1
 800f286:	9b02      	ldr	r3, [sp, #8]
 800f288:	4598      	cmp	r8, r3
 800f28a:	dc01      	bgt.n	800f290 <__kernel_rem_pio2+0x4c8>
 800f28c:	45b8      	cmp	r8, r7
 800f28e:	ddea      	ble.n	800f266 <__kernel_rem_pio2+0x49e>
 800f290:	ed9d 7b06 	vldr	d7, [sp, #24]
 800f294:	ab4a      	add	r3, sp, #296	; 0x128
 800f296:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800f29a:	ed87 7b00 	vstr	d7, [r7]
 800f29e:	3e01      	subs	r6, #1
 800f2a0:	e6f8      	b.n	800f094 <__kernel_rem_pio2+0x2cc>
 800f2a2:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800f2a4:	2b02      	cmp	r3, #2
 800f2a6:	dc0b      	bgt.n	800f2c0 <__kernel_rem_pio2+0x4f8>
 800f2a8:	2b00      	cmp	r3, #0
 800f2aa:	dc35      	bgt.n	800f318 <__kernel_rem_pio2+0x550>
 800f2ac:	d059      	beq.n	800f362 <__kernel_rem_pio2+0x59a>
 800f2ae:	9b04      	ldr	r3, [sp, #16]
 800f2b0:	f003 0007 	and.w	r0, r3, #7
 800f2b4:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800f2b8:	ecbd 8b02 	vpop	{d8}
 800f2bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f2c0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800f2c2:	2b03      	cmp	r3, #3
 800f2c4:	d1f3      	bne.n	800f2ae <__kernel_rem_pio2+0x4e6>
 800f2c6:	ab4a      	add	r3, sp, #296	; 0x128
 800f2c8:	4423      	add	r3, r4
 800f2ca:	9306      	str	r3, [sp, #24]
 800f2cc:	461c      	mov	r4, r3
 800f2ce:	469a      	mov	sl, r3
 800f2d0:	9502      	str	r5, [sp, #8]
 800f2d2:	9b02      	ldr	r3, [sp, #8]
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	f1aa 0a08 	sub.w	sl, sl, #8
 800f2da:	dc6b      	bgt.n	800f3b4 <__kernel_rem_pio2+0x5ec>
 800f2dc:	46aa      	mov	sl, r5
 800f2de:	f1ba 0f01 	cmp.w	sl, #1
 800f2e2:	f1a4 0408 	sub.w	r4, r4, #8
 800f2e6:	f300 8085 	bgt.w	800f3f4 <__kernel_rem_pio2+0x62c>
 800f2ea:	9c06      	ldr	r4, [sp, #24]
 800f2ec:	2000      	movs	r0, #0
 800f2ee:	3408      	adds	r4, #8
 800f2f0:	2100      	movs	r1, #0
 800f2f2:	2d01      	cmp	r5, #1
 800f2f4:	f300 809d 	bgt.w	800f432 <__kernel_rem_pio2+0x66a>
 800f2f8:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800f2fc:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800f300:	f1bb 0f00 	cmp.w	fp, #0
 800f304:	f040 809b 	bne.w	800f43e <__kernel_rem_pio2+0x676>
 800f308:	9b01      	ldr	r3, [sp, #4]
 800f30a:	e9c3 5600 	strd	r5, r6, [r3]
 800f30e:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800f312:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800f316:	e7ca      	b.n	800f2ae <__kernel_rem_pio2+0x4e6>
 800f318:	3408      	adds	r4, #8
 800f31a:	ab4a      	add	r3, sp, #296	; 0x128
 800f31c:	441c      	add	r4, r3
 800f31e:	462e      	mov	r6, r5
 800f320:	2000      	movs	r0, #0
 800f322:	2100      	movs	r1, #0
 800f324:	2e00      	cmp	r6, #0
 800f326:	da36      	bge.n	800f396 <__kernel_rem_pio2+0x5ce>
 800f328:	f1bb 0f00 	cmp.w	fp, #0
 800f32c:	d039      	beq.n	800f3a2 <__kernel_rem_pio2+0x5da>
 800f32e:	4602      	mov	r2, r0
 800f330:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f334:	9c01      	ldr	r4, [sp, #4]
 800f336:	e9c4 2300 	strd	r2, r3, [r4]
 800f33a:	4602      	mov	r2, r0
 800f33c:	460b      	mov	r3, r1
 800f33e:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800f342:	f7f0 ffb9 	bl	80002b8 <__aeabi_dsub>
 800f346:	ae4c      	add	r6, sp, #304	; 0x130
 800f348:	2401      	movs	r4, #1
 800f34a:	42a5      	cmp	r5, r4
 800f34c:	da2c      	bge.n	800f3a8 <__kernel_rem_pio2+0x5e0>
 800f34e:	f1bb 0f00 	cmp.w	fp, #0
 800f352:	d002      	beq.n	800f35a <__kernel_rem_pio2+0x592>
 800f354:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f358:	4619      	mov	r1, r3
 800f35a:	9b01      	ldr	r3, [sp, #4]
 800f35c:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800f360:	e7a5      	b.n	800f2ae <__kernel_rem_pio2+0x4e6>
 800f362:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800f366:	eb0d 0403 	add.w	r4, sp, r3
 800f36a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800f36e:	2000      	movs	r0, #0
 800f370:	2100      	movs	r1, #0
 800f372:	2d00      	cmp	r5, #0
 800f374:	da09      	bge.n	800f38a <__kernel_rem_pio2+0x5c2>
 800f376:	f1bb 0f00 	cmp.w	fp, #0
 800f37a:	d002      	beq.n	800f382 <__kernel_rem_pio2+0x5ba>
 800f37c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f380:	4619      	mov	r1, r3
 800f382:	9b01      	ldr	r3, [sp, #4]
 800f384:	e9c3 0100 	strd	r0, r1, [r3]
 800f388:	e791      	b.n	800f2ae <__kernel_rem_pio2+0x4e6>
 800f38a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f38e:	f7f0 ff95 	bl	80002bc <__adddf3>
 800f392:	3d01      	subs	r5, #1
 800f394:	e7ed      	b.n	800f372 <__kernel_rem_pio2+0x5aa>
 800f396:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f39a:	f7f0 ff8f 	bl	80002bc <__adddf3>
 800f39e:	3e01      	subs	r6, #1
 800f3a0:	e7c0      	b.n	800f324 <__kernel_rem_pio2+0x55c>
 800f3a2:	4602      	mov	r2, r0
 800f3a4:	460b      	mov	r3, r1
 800f3a6:	e7c5      	b.n	800f334 <__kernel_rem_pio2+0x56c>
 800f3a8:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800f3ac:	f7f0 ff86 	bl	80002bc <__adddf3>
 800f3b0:	3401      	adds	r4, #1
 800f3b2:	e7ca      	b.n	800f34a <__kernel_rem_pio2+0x582>
 800f3b4:	e9da 8900 	ldrd	r8, r9, [sl]
 800f3b8:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800f3bc:	9b02      	ldr	r3, [sp, #8]
 800f3be:	3b01      	subs	r3, #1
 800f3c0:	9302      	str	r3, [sp, #8]
 800f3c2:	4632      	mov	r2, r6
 800f3c4:	463b      	mov	r3, r7
 800f3c6:	4640      	mov	r0, r8
 800f3c8:	4649      	mov	r1, r9
 800f3ca:	f7f0 ff77 	bl	80002bc <__adddf3>
 800f3ce:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f3d2:	4602      	mov	r2, r0
 800f3d4:	460b      	mov	r3, r1
 800f3d6:	4640      	mov	r0, r8
 800f3d8:	4649      	mov	r1, r9
 800f3da:	f7f0 ff6d 	bl	80002b8 <__aeabi_dsub>
 800f3de:	4632      	mov	r2, r6
 800f3e0:	463b      	mov	r3, r7
 800f3e2:	f7f0 ff6b 	bl	80002bc <__adddf3>
 800f3e6:	ed9d 7b08 	vldr	d7, [sp, #32]
 800f3ea:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f3ee:	ed8a 7b00 	vstr	d7, [sl]
 800f3f2:	e76e      	b.n	800f2d2 <__kernel_rem_pio2+0x50a>
 800f3f4:	e9d4 8900 	ldrd	r8, r9, [r4]
 800f3f8:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800f3fc:	4640      	mov	r0, r8
 800f3fe:	4632      	mov	r2, r6
 800f400:	463b      	mov	r3, r7
 800f402:	4649      	mov	r1, r9
 800f404:	f7f0 ff5a 	bl	80002bc <__adddf3>
 800f408:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f40c:	4602      	mov	r2, r0
 800f40e:	460b      	mov	r3, r1
 800f410:	4640      	mov	r0, r8
 800f412:	4649      	mov	r1, r9
 800f414:	f7f0 ff50 	bl	80002b8 <__aeabi_dsub>
 800f418:	4632      	mov	r2, r6
 800f41a:	463b      	mov	r3, r7
 800f41c:	f7f0 ff4e 	bl	80002bc <__adddf3>
 800f420:	ed9d 7b02 	vldr	d7, [sp, #8]
 800f424:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800f428:	ed84 7b00 	vstr	d7, [r4]
 800f42c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f430:	e755      	b.n	800f2de <__kernel_rem_pio2+0x516>
 800f432:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800f436:	f7f0 ff41 	bl	80002bc <__adddf3>
 800f43a:	3d01      	subs	r5, #1
 800f43c:	e759      	b.n	800f2f2 <__kernel_rem_pio2+0x52a>
 800f43e:	9b01      	ldr	r3, [sp, #4]
 800f440:	9a01      	ldr	r2, [sp, #4]
 800f442:	601d      	str	r5, [r3, #0]
 800f444:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800f448:	605c      	str	r4, [r3, #4]
 800f44a:	609f      	str	r7, [r3, #8]
 800f44c:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800f450:	60d3      	str	r3, [r2, #12]
 800f452:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f456:	6110      	str	r0, [r2, #16]
 800f458:	6153      	str	r3, [r2, #20]
 800f45a:	e728      	b.n	800f2ae <__kernel_rem_pio2+0x4e6>
 800f45c:	41700000 	.word	0x41700000
 800f460:	3e700000 	.word	0x3e700000
 800f464:	00000000 	.word	0x00000000

0800f468 <__kernel_sin>:
 800f468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f46c:	ed2d 8b04 	vpush	{d8-d9}
 800f470:	eeb0 8a41 	vmov.f32	s16, s2
 800f474:	eef0 8a61 	vmov.f32	s17, s3
 800f478:	ec55 4b10 	vmov	r4, r5, d0
 800f47c:	b083      	sub	sp, #12
 800f47e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800f482:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800f486:	9001      	str	r0, [sp, #4]
 800f488:	da06      	bge.n	800f498 <__kernel_sin+0x30>
 800f48a:	ee10 0a10 	vmov	r0, s0
 800f48e:	4629      	mov	r1, r5
 800f490:	f7f1 fb7a 	bl	8000b88 <__aeabi_d2iz>
 800f494:	2800      	cmp	r0, #0
 800f496:	d051      	beq.n	800f53c <__kernel_sin+0xd4>
 800f498:	4622      	mov	r2, r4
 800f49a:	462b      	mov	r3, r5
 800f49c:	4620      	mov	r0, r4
 800f49e:	4629      	mov	r1, r5
 800f4a0:	f7f1 f8c2 	bl	8000628 <__aeabi_dmul>
 800f4a4:	4682      	mov	sl, r0
 800f4a6:	468b      	mov	fp, r1
 800f4a8:	4602      	mov	r2, r0
 800f4aa:	460b      	mov	r3, r1
 800f4ac:	4620      	mov	r0, r4
 800f4ae:	4629      	mov	r1, r5
 800f4b0:	f7f1 f8ba 	bl	8000628 <__aeabi_dmul>
 800f4b4:	a341      	add	r3, pc, #260	; (adr r3, 800f5bc <__kernel_sin+0x154>)
 800f4b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4ba:	4680      	mov	r8, r0
 800f4bc:	4689      	mov	r9, r1
 800f4be:	4650      	mov	r0, sl
 800f4c0:	4659      	mov	r1, fp
 800f4c2:	f7f1 f8b1 	bl	8000628 <__aeabi_dmul>
 800f4c6:	a33f      	add	r3, pc, #252	; (adr r3, 800f5c4 <__kernel_sin+0x15c>)
 800f4c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4cc:	f7f0 fef4 	bl	80002b8 <__aeabi_dsub>
 800f4d0:	4652      	mov	r2, sl
 800f4d2:	465b      	mov	r3, fp
 800f4d4:	f7f1 f8a8 	bl	8000628 <__aeabi_dmul>
 800f4d8:	a33c      	add	r3, pc, #240	; (adr r3, 800f5cc <__kernel_sin+0x164>)
 800f4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4de:	f7f0 feed 	bl	80002bc <__adddf3>
 800f4e2:	4652      	mov	r2, sl
 800f4e4:	465b      	mov	r3, fp
 800f4e6:	f7f1 f89f 	bl	8000628 <__aeabi_dmul>
 800f4ea:	a33a      	add	r3, pc, #232	; (adr r3, 800f5d4 <__kernel_sin+0x16c>)
 800f4ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4f0:	f7f0 fee2 	bl	80002b8 <__aeabi_dsub>
 800f4f4:	4652      	mov	r2, sl
 800f4f6:	465b      	mov	r3, fp
 800f4f8:	f7f1 f896 	bl	8000628 <__aeabi_dmul>
 800f4fc:	a337      	add	r3, pc, #220	; (adr r3, 800f5dc <__kernel_sin+0x174>)
 800f4fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f502:	f7f0 fedb 	bl	80002bc <__adddf3>
 800f506:	9b01      	ldr	r3, [sp, #4]
 800f508:	4606      	mov	r6, r0
 800f50a:	460f      	mov	r7, r1
 800f50c:	b9eb      	cbnz	r3, 800f54a <__kernel_sin+0xe2>
 800f50e:	4602      	mov	r2, r0
 800f510:	460b      	mov	r3, r1
 800f512:	4650      	mov	r0, sl
 800f514:	4659      	mov	r1, fp
 800f516:	f7f1 f887 	bl	8000628 <__aeabi_dmul>
 800f51a:	a325      	add	r3, pc, #148	; (adr r3, 800f5b0 <__kernel_sin+0x148>)
 800f51c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f520:	f7f0 feca 	bl	80002b8 <__aeabi_dsub>
 800f524:	4642      	mov	r2, r8
 800f526:	464b      	mov	r3, r9
 800f528:	f7f1 f87e 	bl	8000628 <__aeabi_dmul>
 800f52c:	4602      	mov	r2, r0
 800f52e:	460b      	mov	r3, r1
 800f530:	4620      	mov	r0, r4
 800f532:	4629      	mov	r1, r5
 800f534:	f7f0 fec2 	bl	80002bc <__adddf3>
 800f538:	4604      	mov	r4, r0
 800f53a:	460d      	mov	r5, r1
 800f53c:	ec45 4b10 	vmov	d0, r4, r5
 800f540:	b003      	add	sp, #12
 800f542:	ecbd 8b04 	vpop	{d8-d9}
 800f546:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f54a:	4b1b      	ldr	r3, [pc, #108]	; (800f5b8 <__kernel_sin+0x150>)
 800f54c:	ec51 0b18 	vmov	r0, r1, d8
 800f550:	2200      	movs	r2, #0
 800f552:	f7f1 f869 	bl	8000628 <__aeabi_dmul>
 800f556:	4632      	mov	r2, r6
 800f558:	ec41 0b19 	vmov	d9, r0, r1
 800f55c:	463b      	mov	r3, r7
 800f55e:	4640      	mov	r0, r8
 800f560:	4649      	mov	r1, r9
 800f562:	f7f1 f861 	bl	8000628 <__aeabi_dmul>
 800f566:	4602      	mov	r2, r0
 800f568:	460b      	mov	r3, r1
 800f56a:	ec51 0b19 	vmov	r0, r1, d9
 800f56e:	f7f0 fea3 	bl	80002b8 <__aeabi_dsub>
 800f572:	4652      	mov	r2, sl
 800f574:	465b      	mov	r3, fp
 800f576:	f7f1 f857 	bl	8000628 <__aeabi_dmul>
 800f57a:	ec53 2b18 	vmov	r2, r3, d8
 800f57e:	f7f0 fe9b 	bl	80002b8 <__aeabi_dsub>
 800f582:	a30b      	add	r3, pc, #44	; (adr r3, 800f5b0 <__kernel_sin+0x148>)
 800f584:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f588:	4606      	mov	r6, r0
 800f58a:	460f      	mov	r7, r1
 800f58c:	4640      	mov	r0, r8
 800f58e:	4649      	mov	r1, r9
 800f590:	f7f1 f84a 	bl	8000628 <__aeabi_dmul>
 800f594:	4602      	mov	r2, r0
 800f596:	460b      	mov	r3, r1
 800f598:	4630      	mov	r0, r6
 800f59a:	4639      	mov	r1, r7
 800f59c:	f7f0 fe8e 	bl	80002bc <__adddf3>
 800f5a0:	4602      	mov	r2, r0
 800f5a2:	460b      	mov	r3, r1
 800f5a4:	4620      	mov	r0, r4
 800f5a6:	4629      	mov	r1, r5
 800f5a8:	f7f0 fe86 	bl	80002b8 <__aeabi_dsub>
 800f5ac:	e7c4      	b.n	800f538 <__kernel_sin+0xd0>
 800f5ae:	bf00      	nop
 800f5b0:	55555549 	.word	0x55555549
 800f5b4:	3fc55555 	.word	0x3fc55555
 800f5b8:	3fe00000 	.word	0x3fe00000
 800f5bc:	5acfd57c 	.word	0x5acfd57c
 800f5c0:	3de5d93a 	.word	0x3de5d93a
 800f5c4:	8a2b9ceb 	.word	0x8a2b9ceb
 800f5c8:	3e5ae5e6 	.word	0x3e5ae5e6
 800f5cc:	57b1fe7d 	.word	0x57b1fe7d
 800f5d0:	3ec71de3 	.word	0x3ec71de3
 800f5d4:	19c161d5 	.word	0x19c161d5
 800f5d8:	3f2a01a0 	.word	0x3f2a01a0
 800f5dc:	1110f8a6 	.word	0x1110f8a6
 800f5e0:	3f811111 	.word	0x3f811111

0800f5e4 <with_errno>:
 800f5e4:	b570      	push	{r4, r5, r6, lr}
 800f5e6:	4604      	mov	r4, r0
 800f5e8:	460d      	mov	r5, r1
 800f5ea:	4616      	mov	r6, r2
 800f5ec:	f7f8 fd30 	bl	8008050 <__errno>
 800f5f0:	4629      	mov	r1, r5
 800f5f2:	6006      	str	r6, [r0, #0]
 800f5f4:	4620      	mov	r0, r4
 800f5f6:	bd70      	pop	{r4, r5, r6, pc}

0800f5f8 <xflow>:
 800f5f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f5fa:	4614      	mov	r4, r2
 800f5fc:	461d      	mov	r5, r3
 800f5fe:	b108      	cbz	r0, 800f604 <xflow+0xc>
 800f600:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800f604:	e9cd 2300 	strd	r2, r3, [sp]
 800f608:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f60c:	4620      	mov	r0, r4
 800f60e:	4629      	mov	r1, r5
 800f610:	f7f1 f80a 	bl	8000628 <__aeabi_dmul>
 800f614:	2222      	movs	r2, #34	; 0x22
 800f616:	b003      	add	sp, #12
 800f618:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f61c:	f7ff bfe2 	b.w	800f5e4 <with_errno>

0800f620 <__math_uflow>:
 800f620:	b508      	push	{r3, lr}
 800f622:	2200      	movs	r2, #0
 800f624:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800f628:	f7ff ffe6 	bl	800f5f8 <xflow>
 800f62c:	ec41 0b10 	vmov	d0, r0, r1
 800f630:	bd08      	pop	{r3, pc}

0800f632 <__math_oflow>:
 800f632:	b508      	push	{r3, lr}
 800f634:	2200      	movs	r2, #0
 800f636:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800f63a:	f7ff ffdd 	bl	800f5f8 <xflow>
 800f63e:	ec41 0b10 	vmov	d0, r0, r1
 800f642:	bd08      	pop	{r3, pc}
 800f644:	0000      	movs	r0, r0
	...

0800f648 <atan>:
 800f648:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f64c:	ec55 4b10 	vmov	r4, r5, d0
 800f650:	4bc3      	ldr	r3, [pc, #780]	; (800f960 <atan+0x318>)
 800f652:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f656:	429e      	cmp	r6, r3
 800f658:	46ab      	mov	fp, r5
 800f65a:	dd18      	ble.n	800f68e <atan+0x46>
 800f65c:	4bc1      	ldr	r3, [pc, #772]	; (800f964 <atan+0x31c>)
 800f65e:	429e      	cmp	r6, r3
 800f660:	dc01      	bgt.n	800f666 <atan+0x1e>
 800f662:	d109      	bne.n	800f678 <atan+0x30>
 800f664:	b144      	cbz	r4, 800f678 <atan+0x30>
 800f666:	4622      	mov	r2, r4
 800f668:	462b      	mov	r3, r5
 800f66a:	4620      	mov	r0, r4
 800f66c:	4629      	mov	r1, r5
 800f66e:	f7f0 fe25 	bl	80002bc <__adddf3>
 800f672:	4604      	mov	r4, r0
 800f674:	460d      	mov	r5, r1
 800f676:	e006      	b.n	800f686 <atan+0x3e>
 800f678:	f1bb 0f00 	cmp.w	fp, #0
 800f67c:	f300 8131 	bgt.w	800f8e2 <atan+0x29a>
 800f680:	a59b      	add	r5, pc, #620	; (adr r5, 800f8f0 <atan+0x2a8>)
 800f682:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f686:	ec45 4b10 	vmov	d0, r4, r5
 800f68a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f68e:	4bb6      	ldr	r3, [pc, #728]	; (800f968 <atan+0x320>)
 800f690:	429e      	cmp	r6, r3
 800f692:	dc14      	bgt.n	800f6be <atan+0x76>
 800f694:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800f698:	429e      	cmp	r6, r3
 800f69a:	dc0d      	bgt.n	800f6b8 <atan+0x70>
 800f69c:	a396      	add	r3, pc, #600	; (adr r3, 800f8f8 <atan+0x2b0>)
 800f69e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6a2:	ee10 0a10 	vmov	r0, s0
 800f6a6:	4629      	mov	r1, r5
 800f6a8:	f7f0 fe08 	bl	80002bc <__adddf3>
 800f6ac:	4baf      	ldr	r3, [pc, #700]	; (800f96c <atan+0x324>)
 800f6ae:	2200      	movs	r2, #0
 800f6b0:	f7f1 fa4a 	bl	8000b48 <__aeabi_dcmpgt>
 800f6b4:	2800      	cmp	r0, #0
 800f6b6:	d1e6      	bne.n	800f686 <atan+0x3e>
 800f6b8:	f04f 3aff 	mov.w	sl, #4294967295
 800f6bc:	e02b      	b.n	800f716 <atan+0xce>
 800f6be:	f000 f963 	bl	800f988 <fabs>
 800f6c2:	4bab      	ldr	r3, [pc, #684]	; (800f970 <atan+0x328>)
 800f6c4:	429e      	cmp	r6, r3
 800f6c6:	ec55 4b10 	vmov	r4, r5, d0
 800f6ca:	f300 80bf 	bgt.w	800f84c <atan+0x204>
 800f6ce:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800f6d2:	429e      	cmp	r6, r3
 800f6d4:	f300 80a0 	bgt.w	800f818 <atan+0x1d0>
 800f6d8:	ee10 2a10 	vmov	r2, s0
 800f6dc:	ee10 0a10 	vmov	r0, s0
 800f6e0:	462b      	mov	r3, r5
 800f6e2:	4629      	mov	r1, r5
 800f6e4:	f7f0 fdea 	bl	80002bc <__adddf3>
 800f6e8:	4ba0      	ldr	r3, [pc, #640]	; (800f96c <atan+0x324>)
 800f6ea:	2200      	movs	r2, #0
 800f6ec:	f7f0 fde4 	bl	80002b8 <__aeabi_dsub>
 800f6f0:	2200      	movs	r2, #0
 800f6f2:	4606      	mov	r6, r0
 800f6f4:	460f      	mov	r7, r1
 800f6f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f6fa:	4620      	mov	r0, r4
 800f6fc:	4629      	mov	r1, r5
 800f6fe:	f7f0 fddd 	bl	80002bc <__adddf3>
 800f702:	4602      	mov	r2, r0
 800f704:	460b      	mov	r3, r1
 800f706:	4630      	mov	r0, r6
 800f708:	4639      	mov	r1, r7
 800f70a:	f7f1 f8b7 	bl	800087c <__aeabi_ddiv>
 800f70e:	f04f 0a00 	mov.w	sl, #0
 800f712:	4604      	mov	r4, r0
 800f714:	460d      	mov	r5, r1
 800f716:	4622      	mov	r2, r4
 800f718:	462b      	mov	r3, r5
 800f71a:	4620      	mov	r0, r4
 800f71c:	4629      	mov	r1, r5
 800f71e:	f7f0 ff83 	bl	8000628 <__aeabi_dmul>
 800f722:	4602      	mov	r2, r0
 800f724:	460b      	mov	r3, r1
 800f726:	4680      	mov	r8, r0
 800f728:	4689      	mov	r9, r1
 800f72a:	f7f0 ff7d 	bl	8000628 <__aeabi_dmul>
 800f72e:	a374      	add	r3, pc, #464	; (adr r3, 800f900 <atan+0x2b8>)
 800f730:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f734:	4606      	mov	r6, r0
 800f736:	460f      	mov	r7, r1
 800f738:	f7f0 ff76 	bl	8000628 <__aeabi_dmul>
 800f73c:	a372      	add	r3, pc, #456	; (adr r3, 800f908 <atan+0x2c0>)
 800f73e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f742:	f7f0 fdbb 	bl	80002bc <__adddf3>
 800f746:	4632      	mov	r2, r6
 800f748:	463b      	mov	r3, r7
 800f74a:	f7f0 ff6d 	bl	8000628 <__aeabi_dmul>
 800f74e:	a370      	add	r3, pc, #448	; (adr r3, 800f910 <atan+0x2c8>)
 800f750:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f754:	f7f0 fdb2 	bl	80002bc <__adddf3>
 800f758:	4632      	mov	r2, r6
 800f75a:	463b      	mov	r3, r7
 800f75c:	f7f0 ff64 	bl	8000628 <__aeabi_dmul>
 800f760:	a36d      	add	r3, pc, #436	; (adr r3, 800f918 <atan+0x2d0>)
 800f762:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f766:	f7f0 fda9 	bl	80002bc <__adddf3>
 800f76a:	4632      	mov	r2, r6
 800f76c:	463b      	mov	r3, r7
 800f76e:	f7f0 ff5b 	bl	8000628 <__aeabi_dmul>
 800f772:	a36b      	add	r3, pc, #428	; (adr r3, 800f920 <atan+0x2d8>)
 800f774:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f778:	f7f0 fda0 	bl	80002bc <__adddf3>
 800f77c:	4632      	mov	r2, r6
 800f77e:	463b      	mov	r3, r7
 800f780:	f7f0 ff52 	bl	8000628 <__aeabi_dmul>
 800f784:	a368      	add	r3, pc, #416	; (adr r3, 800f928 <atan+0x2e0>)
 800f786:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f78a:	f7f0 fd97 	bl	80002bc <__adddf3>
 800f78e:	4642      	mov	r2, r8
 800f790:	464b      	mov	r3, r9
 800f792:	f7f0 ff49 	bl	8000628 <__aeabi_dmul>
 800f796:	a366      	add	r3, pc, #408	; (adr r3, 800f930 <atan+0x2e8>)
 800f798:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f79c:	4680      	mov	r8, r0
 800f79e:	4689      	mov	r9, r1
 800f7a0:	4630      	mov	r0, r6
 800f7a2:	4639      	mov	r1, r7
 800f7a4:	f7f0 ff40 	bl	8000628 <__aeabi_dmul>
 800f7a8:	a363      	add	r3, pc, #396	; (adr r3, 800f938 <atan+0x2f0>)
 800f7aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7ae:	f7f0 fd83 	bl	80002b8 <__aeabi_dsub>
 800f7b2:	4632      	mov	r2, r6
 800f7b4:	463b      	mov	r3, r7
 800f7b6:	f7f0 ff37 	bl	8000628 <__aeabi_dmul>
 800f7ba:	a361      	add	r3, pc, #388	; (adr r3, 800f940 <atan+0x2f8>)
 800f7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7c0:	f7f0 fd7a 	bl	80002b8 <__aeabi_dsub>
 800f7c4:	4632      	mov	r2, r6
 800f7c6:	463b      	mov	r3, r7
 800f7c8:	f7f0 ff2e 	bl	8000628 <__aeabi_dmul>
 800f7cc:	a35e      	add	r3, pc, #376	; (adr r3, 800f948 <atan+0x300>)
 800f7ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7d2:	f7f0 fd71 	bl	80002b8 <__aeabi_dsub>
 800f7d6:	4632      	mov	r2, r6
 800f7d8:	463b      	mov	r3, r7
 800f7da:	f7f0 ff25 	bl	8000628 <__aeabi_dmul>
 800f7de:	a35c      	add	r3, pc, #368	; (adr r3, 800f950 <atan+0x308>)
 800f7e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7e4:	f7f0 fd68 	bl	80002b8 <__aeabi_dsub>
 800f7e8:	4632      	mov	r2, r6
 800f7ea:	463b      	mov	r3, r7
 800f7ec:	f7f0 ff1c 	bl	8000628 <__aeabi_dmul>
 800f7f0:	4602      	mov	r2, r0
 800f7f2:	460b      	mov	r3, r1
 800f7f4:	4640      	mov	r0, r8
 800f7f6:	4649      	mov	r1, r9
 800f7f8:	f7f0 fd60 	bl	80002bc <__adddf3>
 800f7fc:	4622      	mov	r2, r4
 800f7fe:	462b      	mov	r3, r5
 800f800:	f7f0 ff12 	bl	8000628 <__aeabi_dmul>
 800f804:	f1ba 3fff 	cmp.w	sl, #4294967295
 800f808:	4602      	mov	r2, r0
 800f80a:	460b      	mov	r3, r1
 800f80c:	d14b      	bne.n	800f8a6 <atan+0x25e>
 800f80e:	4620      	mov	r0, r4
 800f810:	4629      	mov	r1, r5
 800f812:	f7f0 fd51 	bl	80002b8 <__aeabi_dsub>
 800f816:	e72c      	b.n	800f672 <atan+0x2a>
 800f818:	ee10 0a10 	vmov	r0, s0
 800f81c:	4b53      	ldr	r3, [pc, #332]	; (800f96c <atan+0x324>)
 800f81e:	2200      	movs	r2, #0
 800f820:	4629      	mov	r1, r5
 800f822:	f7f0 fd49 	bl	80002b8 <__aeabi_dsub>
 800f826:	4b51      	ldr	r3, [pc, #324]	; (800f96c <atan+0x324>)
 800f828:	4606      	mov	r6, r0
 800f82a:	460f      	mov	r7, r1
 800f82c:	2200      	movs	r2, #0
 800f82e:	4620      	mov	r0, r4
 800f830:	4629      	mov	r1, r5
 800f832:	f7f0 fd43 	bl	80002bc <__adddf3>
 800f836:	4602      	mov	r2, r0
 800f838:	460b      	mov	r3, r1
 800f83a:	4630      	mov	r0, r6
 800f83c:	4639      	mov	r1, r7
 800f83e:	f7f1 f81d 	bl	800087c <__aeabi_ddiv>
 800f842:	f04f 0a01 	mov.w	sl, #1
 800f846:	4604      	mov	r4, r0
 800f848:	460d      	mov	r5, r1
 800f84a:	e764      	b.n	800f716 <atan+0xce>
 800f84c:	4b49      	ldr	r3, [pc, #292]	; (800f974 <atan+0x32c>)
 800f84e:	429e      	cmp	r6, r3
 800f850:	da1d      	bge.n	800f88e <atan+0x246>
 800f852:	ee10 0a10 	vmov	r0, s0
 800f856:	4b48      	ldr	r3, [pc, #288]	; (800f978 <atan+0x330>)
 800f858:	2200      	movs	r2, #0
 800f85a:	4629      	mov	r1, r5
 800f85c:	f7f0 fd2c 	bl	80002b8 <__aeabi_dsub>
 800f860:	4b45      	ldr	r3, [pc, #276]	; (800f978 <atan+0x330>)
 800f862:	4606      	mov	r6, r0
 800f864:	460f      	mov	r7, r1
 800f866:	2200      	movs	r2, #0
 800f868:	4620      	mov	r0, r4
 800f86a:	4629      	mov	r1, r5
 800f86c:	f7f0 fedc 	bl	8000628 <__aeabi_dmul>
 800f870:	4b3e      	ldr	r3, [pc, #248]	; (800f96c <atan+0x324>)
 800f872:	2200      	movs	r2, #0
 800f874:	f7f0 fd22 	bl	80002bc <__adddf3>
 800f878:	4602      	mov	r2, r0
 800f87a:	460b      	mov	r3, r1
 800f87c:	4630      	mov	r0, r6
 800f87e:	4639      	mov	r1, r7
 800f880:	f7f0 fffc 	bl	800087c <__aeabi_ddiv>
 800f884:	f04f 0a02 	mov.w	sl, #2
 800f888:	4604      	mov	r4, r0
 800f88a:	460d      	mov	r5, r1
 800f88c:	e743      	b.n	800f716 <atan+0xce>
 800f88e:	462b      	mov	r3, r5
 800f890:	ee10 2a10 	vmov	r2, s0
 800f894:	4939      	ldr	r1, [pc, #228]	; (800f97c <atan+0x334>)
 800f896:	2000      	movs	r0, #0
 800f898:	f7f0 fff0 	bl	800087c <__aeabi_ddiv>
 800f89c:	f04f 0a03 	mov.w	sl, #3
 800f8a0:	4604      	mov	r4, r0
 800f8a2:	460d      	mov	r5, r1
 800f8a4:	e737      	b.n	800f716 <atan+0xce>
 800f8a6:	4b36      	ldr	r3, [pc, #216]	; (800f980 <atan+0x338>)
 800f8a8:	4e36      	ldr	r6, [pc, #216]	; (800f984 <atan+0x33c>)
 800f8aa:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800f8ae:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800f8b2:	e9da 2300 	ldrd	r2, r3, [sl]
 800f8b6:	f7f0 fcff 	bl	80002b8 <__aeabi_dsub>
 800f8ba:	4622      	mov	r2, r4
 800f8bc:	462b      	mov	r3, r5
 800f8be:	f7f0 fcfb 	bl	80002b8 <__aeabi_dsub>
 800f8c2:	4602      	mov	r2, r0
 800f8c4:	460b      	mov	r3, r1
 800f8c6:	e9d6 0100 	ldrd	r0, r1, [r6]
 800f8ca:	f7f0 fcf5 	bl	80002b8 <__aeabi_dsub>
 800f8ce:	f1bb 0f00 	cmp.w	fp, #0
 800f8d2:	4604      	mov	r4, r0
 800f8d4:	460d      	mov	r5, r1
 800f8d6:	f6bf aed6 	bge.w	800f686 <atan+0x3e>
 800f8da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f8de:	461d      	mov	r5, r3
 800f8e0:	e6d1      	b.n	800f686 <atan+0x3e>
 800f8e2:	a51d      	add	r5, pc, #116	; (adr r5, 800f958 <atan+0x310>)
 800f8e4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800f8e8:	e6cd      	b.n	800f686 <atan+0x3e>
 800f8ea:	bf00      	nop
 800f8ec:	f3af 8000 	nop.w
 800f8f0:	54442d18 	.word	0x54442d18
 800f8f4:	bff921fb 	.word	0xbff921fb
 800f8f8:	8800759c 	.word	0x8800759c
 800f8fc:	7e37e43c 	.word	0x7e37e43c
 800f900:	e322da11 	.word	0xe322da11
 800f904:	3f90ad3a 	.word	0x3f90ad3a
 800f908:	24760deb 	.word	0x24760deb
 800f90c:	3fa97b4b 	.word	0x3fa97b4b
 800f910:	a0d03d51 	.word	0xa0d03d51
 800f914:	3fb10d66 	.word	0x3fb10d66
 800f918:	c54c206e 	.word	0xc54c206e
 800f91c:	3fb745cd 	.word	0x3fb745cd
 800f920:	920083ff 	.word	0x920083ff
 800f924:	3fc24924 	.word	0x3fc24924
 800f928:	5555550d 	.word	0x5555550d
 800f92c:	3fd55555 	.word	0x3fd55555
 800f930:	2c6a6c2f 	.word	0x2c6a6c2f
 800f934:	bfa2b444 	.word	0xbfa2b444
 800f938:	52defd9a 	.word	0x52defd9a
 800f93c:	3fadde2d 	.word	0x3fadde2d
 800f940:	af749a6d 	.word	0xaf749a6d
 800f944:	3fb3b0f2 	.word	0x3fb3b0f2
 800f948:	fe231671 	.word	0xfe231671
 800f94c:	3fbc71c6 	.word	0x3fbc71c6
 800f950:	9998ebc4 	.word	0x9998ebc4
 800f954:	3fc99999 	.word	0x3fc99999
 800f958:	54442d18 	.word	0x54442d18
 800f95c:	3ff921fb 	.word	0x3ff921fb
 800f960:	440fffff 	.word	0x440fffff
 800f964:	7ff00000 	.word	0x7ff00000
 800f968:	3fdbffff 	.word	0x3fdbffff
 800f96c:	3ff00000 	.word	0x3ff00000
 800f970:	3ff2ffff 	.word	0x3ff2ffff
 800f974:	40038000 	.word	0x40038000
 800f978:	3ff80000 	.word	0x3ff80000
 800f97c:	bff00000 	.word	0xbff00000
 800f980:	08010650 	.word	0x08010650
 800f984:	08010630 	.word	0x08010630

0800f988 <fabs>:
 800f988:	ec51 0b10 	vmov	r0, r1, d0
 800f98c:	ee10 2a10 	vmov	r2, s0
 800f990:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800f994:	ec43 2b10 	vmov	d0, r2, r3
 800f998:	4770      	bx	lr

0800f99a <finite>:
 800f99a:	b082      	sub	sp, #8
 800f99c:	ed8d 0b00 	vstr	d0, [sp]
 800f9a0:	9801      	ldr	r0, [sp, #4]
 800f9a2:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800f9a6:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800f9aa:	0fc0      	lsrs	r0, r0, #31
 800f9ac:	b002      	add	sp, #8
 800f9ae:	4770      	bx	lr

0800f9b0 <floor>:
 800f9b0:	ec51 0b10 	vmov	r0, r1, d0
 800f9b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f9b8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800f9bc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800f9c0:	2e13      	cmp	r6, #19
 800f9c2:	ee10 5a10 	vmov	r5, s0
 800f9c6:	ee10 8a10 	vmov	r8, s0
 800f9ca:	460c      	mov	r4, r1
 800f9cc:	dc32      	bgt.n	800fa34 <floor+0x84>
 800f9ce:	2e00      	cmp	r6, #0
 800f9d0:	da14      	bge.n	800f9fc <floor+0x4c>
 800f9d2:	a333      	add	r3, pc, #204	; (adr r3, 800faa0 <floor+0xf0>)
 800f9d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9d8:	f7f0 fc70 	bl	80002bc <__adddf3>
 800f9dc:	2200      	movs	r2, #0
 800f9de:	2300      	movs	r3, #0
 800f9e0:	f7f1 f8b2 	bl	8000b48 <__aeabi_dcmpgt>
 800f9e4:	b138      	cbz	r0, 800f9f6 <floor+0x46>
 800f9e6:	2c00      	cmp	r4, #0
 800f9e8:	da57      	bge.n	800fa9a <floor+0xea>
 800f9ea:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800f9ee:	431d      	orrs	r5, r3
 800f9f0:	d001      	beq.n	800f9f6 <floor+0x46>
 800f9f2:	4c2d      	ldr	r4, [pc, #180]	; (800faa8 <floor+0xf8>)
 800f9f4:	2500      	movs	r5, #0
 800f9f6:	4621      	mov	r1, r4
 800f9f8:	4628      	mov	r0, r5
 800f9fa:	e025      	b.n	800fa48 <floor+0x98>
 800f9fc:	4f2b      	ldr	r7, [pc, #172]	; (800faac <floor+0xfc>)
 800f9fe:	4137      	asrs	r7, r6
 800fa00:	ea01 0307 	and.w	r3, r1, r7
 800fa04:	4303      	orrs	r3, r0
 800fa06:	d01f      	beq.n	800fa48 <floor+0x98>
 800fa08:	a325      	add	r3, pc, #148	; (adr r3, 800faa0 <floor+0xf0>)
 800fa0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa0e:	f7f0 fc55 	bl	80002bc <__adddf3>
 800fa12:	2200      	movs	r2, #0
 800fa14:	2300      	movs	r3, #0
 800fa16:	f7f1 f897 	bl	8000b48 <__aeabi_dcmpgt>
 800fa1a:	2800      	cmp	r0, #0
 800fa1c:	d0eb      	beq.n	800f9f6 <floor+0x46>
 800fa1e:	2c00      	cmp	r4, #0
 800fa20:	bfbe      	ittt	lt
 800fa22:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800fa26:	fa43 f606 	asrlt.w	r6, r3, r6
 800fa2a:	19a4      	addlt	r4, r4, r6
 800fa2c:	ea24 0407 	bic.w	r4, r4, r7
 800fa30:	2500      	movs	r5, #0
 800fa32:	e7e0      	b.n	800f9f6 <floor+0x46>
 800fa34:	2e33      	cmp	r6, #51	; 0x33
 800fa36:	dd0b      	ble.n	800fa50 <floor+0xa0>
 800fa38:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800fa3c:	d104      	bne.n	800fa48 <floor+0x98>
 800fa3e:	ee10 2a10 	vmov	r2, s0
 800fa42:	460b      	mov	r3, r1
 800fa44:	f7f0 fc3a 	bl	80002bc <__adddf3>
 800fa48:	ec41 0b10 	vmov	d0, r0, r1
 800fa4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fa50:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800fa54:	f04f 33ff 	mov.w	r3, #4294967295
 800fa58:	fa23 f707 	lsr.w	r7, r3, r7
 800fa5c:	4207      	tst	r7, r0
 800fa5e:	d0f3      	beq.n	800fa48 <floor+0x98>
 800fa60:	a30f      	add	r3, pc, #60	; (adr r3, 800faa0 <floor+0xf0>)
 800fa62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa66:	f7f0 fc29 	bl	80002bc <__adddf3>
 800fa6a:	2200      	movs	r2, #0
 800fa6c:	2300      	movs	r3, #0
 800fa6e:	f7f1 f86b 	bl	8000b48 <__aeabi_dcmpgt>
 800fa72:	2800      	cmp	r0, #0
 800fa74:	d0bf      	beq.n	800f9f6 <floor+0x46>
 800fa76:	2c00      	cmp	r4, #0
 800fa78:	da02      	bge.n	800fa80 <floor+0xd0>
 800fa7a:	2e14      	cmp	r6, #20
 800fa7c:	d103      	bne.n	800fa86 <floor+0xd6>
 800fa7e:	3401      	adds	r4, #1
 800fa80:	ea25 0507 	bic.w	r5, r5, r7
 800fa84:	e7b7      	b.n	800f9f6 <floor+0x46>
 800fa86:	2301      	movs	r3, #1
 800fa88:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800fa8c:	fa03 f606 	lsl.w	r6, r3, r6
 800fa90:	4435      	add	r5, r6
 800fa92:	4545      	cmp	r5, r8
 800fa94:	bf38      	it	cc
 800fa96:	18e4      	addcc	r4, r4, r3
 800fa98:	e7f2      	b.n	800fa80 <floor+0xd0>
 800fa9a:	2500      	movs	r5, #0
 800fa9c:	462c      	mov	r4, r5
 800fa9e:	e7aa      	b.n	800f9f6 <floor+0x46>
 800faa0:	8800759c 	.word	0x8800759c
 800faa4:	7e37e43c 	.word	0x7e37e43c
 800faa8:	bff00000 	.word	0xbff00000
 800faac:	000fffff 	.word	0x000fffff

0800fab0 <scalbn>:
 800fab0:	b570      	push	{r4, r5, r6, lr}
 800fab2:	ec55 4b10 	vmov	r4, r5, d0
 800fab6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800faba:	4606      	mov	r6, r0
 800fabc:	462b      	mov	r3, r5
 800fabe:	b99a      	cbnz	r2, 800fae8 <scalbn+0x38>
 800fac0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800fac4:	4323      	orrs	r3, r4
 800fac6:	d036      	beq.n	800fb36 <scalbn+0x86>
 800fac8:	4b39      	ldr	r3, [pc, #228]	; (800fbb0 <scalbn+0x100>)
 800faca:	4629      	mov	r1, r5
 800facc:	ee10 0a10 	vmov	r0, s0
 800fad0:	2200      	movs	r2, #0
 800fad2:	f7f0 fda9 	bl	8000628 <__aeabi_dmul>
 800fad6:	4b37      	ldr	r3, [pc, #220]	; (800fbb4 <scalbn+0x104>)
 800fad8:	429e      	cmp	r6, r3
 800fada:	4604      	mov	r4, r0
 800fadc:	460d      	mov	r5, r1
 800fade:	da10      	bge.n	800fb02 <scalbn+0x52>
 800fae0:	a32b      	add	r3, pc, #172	; (adr r3, 800fb90 <scalbn+0xe0>)
 800fae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fae6:	e03a      	b.n	800fb5e <scalbn+0xae>
 800fae8:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800faec:	428a      	cmp	r2, r1
 800faee:	d10c      	bne.n	800fb0a <scalbn+0x5a>
 800faf0:	ee10 2a10 	vmov	r2, s0
 800faf4:	4620      	mov	r0, r4
 800faf6:	4629      	mov	r1, r5
 800faf8:	f7f0 fbe0 	bl	80002bc <__adddf3>
 800fafc:	4604      	mov	r4, r0
 800fafe:	460d      	mov	r5, r1
 800fb00:	e019      	b.n	800fb36 <scalbn+0x86>
 800fb02:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800fb06:	460b      	mov	r3, r1
 800fb08:	3a36      	subs	r2, #54	; 0x36
 800fb0a:	4432      	add	r2, r6
 800fb0c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800fb10:	428a      	cmp	r2, r1
 800fb12:	dd08      	ble.n	800fb26 <scalbn+0x76>
 800fb14:	2d00      	cmp	r5, #0
 800fb16:	a120      	add	r1, pc, #128	; (adr r1, 800fb98 <scalbn+0xe8>)
 800fb18:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb1c:	da1c      	bge.n	800fb58 <scalbn+0xa8>
 800fb1e:	a120      	add	r1, pc, #128	; (adr r1, 800fba0 <scalbn+0xf0>)
 800fb20:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb24:	e018      	b.n	800fb58 <scalbn+0xa8>
 800fb26:	2a00      	cmp	r2, #0
 800fb28:	dd08      	ble.n	800fb3c <scalbn+0x8c>
 800fb2a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fb2e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fb32:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800fb36:	ec45 4b10 	vmov	d0, r4, r5
 800fb3a:	bd70      	pop	{r4, r5, r6, pc}
 800fb3c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800fb40:	da19      	bge.n	800fb76 <scalbn+0xc6>
 800fb42:	f24c 3350 	movw	r3, #50000	; 0xc350
 800fb46:	429e      	cmp	r6, r3
 800fb48:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800fb4c:	dd0a      	ble.n	800fb64 <scalbn+0xb4>
 800fb4e:	a112      	add	r1, pc, #72	; (adr r1, 800fb98 <scalbn+0xe8>)
 800fb50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d1e2      	bne.n	800fb1e <scalbn+0x6e>
 800fb58:	a30f      	add	r3, pc, #60	; (adr r3, 800fb98 <scalbn+0xe8>)
 800fb5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb5e:	f7f0 fd63 	bl	8000628 <__aeabi_dmul>
 800fb62:	e7cb      	b.n	800fafc <scalbn+0x4c>
 800fb64:	a10a      	add	r1, pc, #40	; (adr r1, 800fb90 <scalbn+0xe0>)
 800fb66:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d0b8      	beq.n	800fae0 <scalbn+0x30>
 800fb6e:	a10e      	add	r1, pc, #56	; (adr r1, 800fba8 <scalbn+0xf8>)
 800fb70:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb74:	e7b4      	b.n	800fae0 <scalbn+0x30>
 800fb76:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800fb7a:	3236      	adds	r2, #54	; 0x36
 800fb7c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800fb80:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800fb84:	4620      	mov	r0, r4
 800fb86:	4b0c      	ldr	r3, [pc, #48]	; (800fbb8 <scalbn+0x108>)
 800fb88:	2200      	movs	r2, #0
 800fb8a:	e7e8      	b.n	800fb5e <scalbn+0xae>
 800fb8c:	f3af 8000 	nop.w
 800fb90:	c2f8f359 	.word	0xc2f8f359
 800fb94:	01a56e1f 	.word	0x01a56e1f
 800fb98:	8800759c 	.word	0x8800759c
 800fb9c:	7e37e43c 	.word	0x7e37e43c
 800fba0:	8800759c 	.word	0x8800759c
 800fba4:	fe37e43c 	.word	0xfe37e43c
 800fba8:	c2f8f359 	.word	0xc2f8f359
 800fbac:	81a56e1f 	.word	0x81a56e1f
 800fbb0:	43500000 	.word	0x43500000
 800fbb4:	ffff3cb0 	.word	0xffff3cb0
 800fbb8:	3c900000 	.word	0x3c900000

0800fbbc <_init>:
 800fbbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbbe:	bf00      	nop
 800fbc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fbc2:	bc08      	pop	{r3}
 800fbc4:	469e      	mov	lr, r3
 800fbc6:	4770      	bx	lr

0800fbc8 <_fini>:
 800fbc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fbca:	bf00      	nop
 800fbcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fbce:	bc08      	pop	{r3}
 800fbd0:	469e      	mov	lr, r3
 800fbd2:	4770      	bx	lr
