{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633017071977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633017071984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 22:51:11 2021 " "Processing started: Thu Sep 30 22:51:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633017071984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017071984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off polyunit_core -c polyunit_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off polyunit_core -c polyunit_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017071984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1633017072461 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1633017072461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/tb_alram112x.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/tb_alram112x.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_alram112x " "Found entity 1: tb_alram112x" {  } { { "../rtl/alpha/tb_alram112x.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/tb_alram112x.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 sim_mult " "Found entity 1: sim_mult" {  } { { "../rtl/alpha/sim_mult.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 polyunit_core " "Found entity 1: polyunit_core" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_diff_tb " "Found entity 1: poly_mod_diff_tb" {  } { { "../rtl/alpha/poly_mod_diff_tb.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_diff " "Found entity 1: poly_mod_diff" {  } { { "../rtl/alpha/poly_mod_diff.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_diff.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_add.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_add " "Found entity 1: poly_mod_add" {  } { { "../rtl/alpha/poly_mod_add.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/poly_mod_add.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/polu_mod_add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/polu_mod_add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_add_tb " "Found entity 1: poly_mod_add_tb" {  } { { "../rtl/alpha/polu_mod_add_tb.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polu_mod_add_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx2 " "Found entity 1: mux_xx2" {  } { { "../rtl/alpha/mux_xx2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx1.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx1 " "Found entity 1: mux_xx1" {  } { { "../rtl/alpha/mux_xx1.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mux_xx1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/modfa.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/modfa.v" { { "Info" "ISGN_ENTITY_NAME" "1 modfa " "Found entity 1: modfa" {  } { { "../rtl/alpha/modfa.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/modfa.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen3.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_gen3 " "Found entity 1: mem_gen3" {  } { { "../rtl/alpha/mem_gen3.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen2.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_gen2 " "Found entity 1: mem_gen2" {  } { { "../rtl/alpha/mem_gen2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_gen1 " "Found entity 1: mem_gen1" {  } { { "../rtl/alpha/mem_gen1.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/mem_gen1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" { { "Info" "ISGN_ENTITY_NAME" "1 k2red " "Found entity 1: k2red" {  } { { "../rtl/alpha/k2red.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../rtl/alpha/half_adder.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/half_adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/fulladder2f.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/fulladder2f.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder2f " "Found entity 1: fulladder2f" {  } { { "../rtl/alpha/fulladder2f.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/fulladder2f.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "../rtl/alpha/full_sub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "../rtl/alpha/full_adder.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/full_adder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclkx " "Found entity 1: ffxkclkx" {  } { { "../rtl/alpha/ffxkclkx.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclk " "Found entity 1: ffxkclk" {  } { { "../rtl/alpha/ffxkclk.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclk.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/fflopx.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Found entity 1: fflopx" {  } { { "../rtl/alpha/fflopx.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/fflopx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly_tb " "Found entity 1: butterfly_tb" {  } { { "../rtl/alpha/butterfly_tb.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "../rtl/alpha/butterfly.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v 1 1 " "Found 1 design units, including 1 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v" { { "Info" "ISGN_ENTITY_NAME" "1 alram112x " "Found entity 1: alram112x" {  } { { "../rtl/alpha/alram112x.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v 2 2 " "Found 2 design units, including 2 entities, in source file /kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../rtl/alpha/addsub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082973 ""} { "Info" "ISGN_ENTITY_NAME" "2 addsub_tb " "Found entity 2: addsub_tb" {  } { { "../rtl/alpha/addsub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/addsub.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633017082973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017082973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "polyunit_core " "Elaborating entity \"polyunit_core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1633017083010 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "polyisntt polyunit_core.v(96) " "Verilog HDL or VHDL warning at polyunit_core.v(96): object \"polyisntt\" assigned a value but never read" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633017083019 "|polyunit_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "polyisintt polyunit_core.v(100) " "Verilog HDL or VHDL warning at polyunit_core.v(100): object \"polyisintt\" assigned a value but never read" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 100 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633017083020 "|polyunit_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "polyisbypass polyunit_core.v(104) " "Verilog HDL or VHDL warning at polyunit_core.v(104): object \"polyisbypass\" assigned a value but never read" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1633017083020 "|polyunit_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_gen1 mem_gen1:imem_gen1 " "Elaborating entity \"mem_gen1\" for hierarchy \"mem_gen1:imem_gen1\"" {  } { { "../rtl/alpha/polyunit_core.v" "imem_gen1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_gen2 mem_gen2:imem_gen2 " "Elaborating entity \"mem_gen2\" for hierarchy \"mem_gen2:imem_gen2\"" {  } { { "../rtl/alpha/polyunit_core.v" "imem_gen2" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_gen3 mem_gen3:imem_gen " "Elaborating entity \"mem_gen3\" for hierarchy \"mem_gen3:imem_gen\"" {  } { { "../rtl/alpha/polyunit_core.v" "imem_gen" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alram112x alram112x:ialram112x " "Elaborating entity \"alram112x\" for hierarchy \"alram112x:ialram112x\"" {  } { { "../rtl/alpha/polyunit_core.v" "ialram112x" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx alram112x:ialram112x\|fflopx:ifflopx1 " "Elaborating entity \"fflopx\" for hierarchy \"alram112x:ialram112x\|fflopx:ifflopx1\"" {  } { { "../rtl/alpha/alram112x.v" "ifflopx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/alram112x.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:ibutterfly1 " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:ibutterfly1\"" {  } { { "../rtl/alpha/polyunit_core.v" "ibutterfly1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx butterfly:ibutterfly1\|fflopx:ifflopx1 " "Elaborating entity \"fflopx\" for hierarchy \"butterfly:ibutterfly1\|fflopx:ifflopx1\"" {  } { { "../rtl/alpha/butterfly.v" "ifflopx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly:ibutterfly1\|ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly:ibutterfly1\|ffxkclkx:iffxkclkx1\"" {  } { { "../rtl/alpha/butterfly.v" "iffxkclkx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk butterfly:ibutterfly1\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"butterfly:ibutterfly1\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sim_mult butterfly:ibutterfly1\|sim_mult:isim_mult " "Elaborating entity \"sim_mult\" for hierarchy \"butterfly:ibutterfly1\|sim_mult:isim_mult\"" {  } { { "../rtl/alpha/butterfly.v" "isim_mult" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1\"" {  } { { "../rtl/alpha/sim_mult.v" "iffxkclkx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx3 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx3\"" {  } { { "../rtl/alpha/sim_mult.v" "iffxkclkx3" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/sim_mult.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx3\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"butterfly:ibutterfly1\|sim_mult:isim_mult\|ffxkclkx:iffxkclkx3\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "../rtl/alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "k2red butterfly:ibutterfly1\|k2red:ik2red " "Elaborating entity \"k2red\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\"" {  } { { "../rtl/alpha/butterfly.v" "ik2red" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx butterfly:ibutterfly1\|k2red:ik2red\|fflopx:ifflopx2 " "Elaborating entity \"fflopx\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\|fflopx:ifflopx2\"" {  } { { "../rtl/alpha/k2red.v" "ifflopx2" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub butterfly:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1 " "Elaborating entity \"full_sub\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1\"" {  } { { "../rtl/alpha/k2red.v" "ifullsub1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder butterfly:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1\|full_adder:FAgen\[0\].fai " "Elaborating entity \"full_adder\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub1\|full_adder:FAgen\[0\].fai\"" {  } { { "../rtl/alpha/full_sub.v" "FAgen\[0\].fai" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/full_sub.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2f butterfly:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f1 " "Elaborating entity \"fulladder2f\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f1\"" {  } { { "../rtl/alpha/k2red.v" "ifulladder2f1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub butterfly:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub2 " "Elaborating entity \"full_sub\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\|full_sub:ifullsub2\"" {  } { { "../rtl/alpha/k2red.v" "ifullsub2" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2f butterfly:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f3 " "Elaborating entity \"fulladder2f\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\|fulladder2f:ifulladder2f3\"" {  } { { "../rtl/alpha/k2red.v" "ifulladder2f3" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx butterfly:ibutterfly1\|k2red:ik2red\|ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"butterfly:ibutterfly1\|k2red:ik2red\|ffxkclkx:iffxkclkx1\"" {  } { { "../rtl/alpha/k2red.v" "iffxkclkx1" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/k2red.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poly_mod_add butterfly:ibutterfly1\|poly_mod_add:ipoly_mod_add " "Elaborating entity \"poly_mod_add\" for hierarchy \"butterfly:ibutterfly1\|poly_mod_add:ipoly_mod_add\"" {  } { { "../rtl/alpha/butterfly.v" "ipoly_mod_add" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poly_mod_diff butterfly:ibutterfly1\|poly_mod_diff:ipoly_mod_diff " "Elaborating entity \"poly_mod_diff\" for hierarchy \"butterfly:ibutterfly1\|poly_mod_diff:ipoly_mod_diff\"" {  } { { "../rtl/alpha/butterfly.v" "ipoly_mod_diff" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_xx2 butterfly:ibutterfly1\|mux_xx2:imux_xx21 " "Elaborating entity \"mux_xx2\" for hierarchy \"butterfly:ibutterfly1\|mux_xx2:imux_xx21\"" {  } { { "../rtl/alpha/butterfly.v" "imux_xx21" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/butterfly.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017083229 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1633017084397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1633017084493 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1633017084668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1633017084880 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1633017084880 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "98 " "Design contains 98 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[0\] " "No output dependent on input pin \"data_in\[0\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[1\] " "No output dependent on input pin \"data_in\[1\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[2\] " "No output dependent on input pin \"data_in\[2\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[3\] " "No output dependent on input pin \"data_in\[3\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[4\] " "No output dependent on input pin \"data_in\[4\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[5\] " "No output dependent on input pin \"data_in\[5\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[6\] " "No output dependent on input pin \"data_in\[6\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[7\] " "No output dependent on input pin \"data_in\[7\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[8\] " "No output dependent on input pin \"data_in\[8\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[9\] " "No output dependent on input pin \"data_in\[9\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[10\] " "No output dependent on input pin \"data_in\[10\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[11\] " "No output dependent on input pin \"data_in\[11\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[12\] " "No output dependent on input pin \"data_in\[12\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[13\] " "No output dependent on input pin \"data_in\[13\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[14\] " "No output dependent on input pin \"data_in\[14\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[15\] " "No output dependent on input pin \"data_in\[15\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[16\] " "No output dependent on input pin \"data_in\[16\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[17\] " "No output dependent on input pin \"data_in\[17\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[18\] " "No output dependent on input pin \"data_in\[18\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[19\] " "No output dependent on input pin \"data_in\[19\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[20\] " "No output dependent on input pin \"data_in\[20\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[21\] " "No output dependent on input pin \"data_in\[21\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[22\] " "No output dependent on input pin \"data_in\[22\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[23\] " "No output dependent on input pin \"data_in\[23\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[24\] " "No output dependent on input pin \"data_in\[24\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[25\] " "No output dependent on input pin \"data_in\[25\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[26\] " "No output dependent on input pin \"data_in\[26\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[27\] " "No output dependent on input pin \"data_in\[27\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[28\] " "No output dependent on input pin \"data_in\[28\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[29\] " "No output dependent on input pin \"data_in\[29\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[30\] " "No output dependent on input pin \"data_in\[30\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[31\] " "No output dependent on input pin \"data_in\[31\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[32\] " "No output dependent on input pin \"data_in\[32\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[33\] " "No output dependent on input pin \"data_in\[33\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[34\] " "No output dependent on input pin \"data_in\[34\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[35\] " "No output dependent on input pin \"data_in\[35\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[36\] " "No output dependent on input pin \"data_in\[36\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[37\] " "No output dependent on input pin \"data_in\[37\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[38\] " "No output dependent on input pin \"data_in\[38\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[39\] " "No output dependent on input pin \"data_in\[39\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[40\] " "No output dependent on input pin \"data_in\[40\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[41\] " "No output dependent on input pin \"data_in\[41\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[42\] " "No output dependent on input pin \"data_in\[42\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[43\] " "No output dependent on input pin \"data_in\[43\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[44\] " "No output dependent on input pin \"data_in\[44\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[45\] " "No output dependent on input pin \"data_in\[45\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[46\] " "No output dependent on input pin \"data_in\[46\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_in\[47\] " "No output dependent on input pin \"data_in\[47\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_in[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[0\] " "No output dependent on input pin \"data_out\[0\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[1\] " "No output dependent on input pin \"data_out\[1\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[2\] " "No output dependent on input pin \"data_out\[2\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[3\] " "No output dependent on input pin \"data_out\[3\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[4\] " "No output dependent on input pin \"data_out\[4\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[5\] " "No output dependent on input pin \"data_out\[5\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[6\] " "No output dependent on input pin \"data_out\[6\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[7\] " "No output dependent on input pin \"data_out\[7\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[8\] " "No output dependent on input pin \"data_out\[8\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[9\] " "No output dependent on input pin \"data_out\[9\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[10\] " "No output dependent on input pin \"data_out\[10\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[11\] " "No output dependent on input pin \"data_out\[11\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[12\] " "No output dependent on input pin \"data_out\[12\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[13\] " "No output dependent on input pin \"data_out\[13\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[14\] " "No output dependent on input pin \"data_out\[14\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[15\] " "No output dependent on input pin \"data_out\[15\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[16\] " "No output dependent on input pin \"data_out\[16\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[17\] " "No output dependent on input pin \"data_out\[17\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[18\] " "No output dependent on input pin \"data_out\[18\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[19\] " "No output dependent on input pin \"data_out\[19\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[20\] " "No output dependent on input pin \"data_out\[20\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[21\] " "No output dependent on input pin \"data_out\[21\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[22\] " "No output dependent on input pin \"data_out\[22\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[23\] " "No output dependent on input pin \"data_out\[23\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[24\] " "No output dependent on input pin \"data_out\[24\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[25\] " "No output dependent on input pin \"data_out\[25\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[26\] " "No output dependent on input pin \"data_out\[26\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[27\] " "No output dependent on input pin \"data_out\[27\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[28\] " "No output dependent on input pin \"data_out\[28\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[29\] " "No output dependent on input pin \"data_out\[29\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[30\] " "No output dependent on input pin \"data_out\[30\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[31\] " "No output dependent on input pin \"data_out\[31\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[32\] " "No output dependent on input pin \"data_out\[32\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[32]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[33\] " "No output dependent on input pin \"data_out\[33\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[33]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[34\] " "No output dependent on input pin \"data_out\[34\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[34]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[35\] " "No output dependent on input pin \"data_out\[35\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[35]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[36\] " "No output dependent on input pin \"data_out\[36\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[36]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[37\] " "No output dependent on input pin \"data_out\[37\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[37]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[38\] " "No output dependent on input pin \"data_out\[38\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[38]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[39\] " "No output dependent on input pin \"data_out\[39\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[39]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[40\] " "No output dependent on input pin \"data_out\[40\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[40]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[41\] " "No output dependent on input pin \"data_out\[41\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[41]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[42\] " "No output dependent on input pin \"data_out\[42\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[42]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[43\] " "No output dependent on input pin \"data_out\[43\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[43]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[44\] " "No output dependent on input pin \"data_out\[44\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[44]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[45\] " "No output dependent on input pin \"data_out\[45\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[45]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[46\] " "No output dependent on input pin \"data_out\[46\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[46]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data_out\[47\] " "No output dependent on input pin \"data_out\[47\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|data_out[47]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode\[0\] " "No output dependent on input pin \"mode\[0\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|mode[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mode\[1\] " "No output dependent on input pin \"mode\[1\]\"" {  } { { "../rtl/alpha/polyunit_core.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/rtl/alpha/polyunit_core.v" 48 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1633017084916 "|polyunit_core|mode[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1633017084916 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1633017084920 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1633017084920 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13 " "Implemented 13 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1633017084920 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1633017084920 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 104 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 104 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633017084964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 30 22:51:24 2021 " "Processing ended: Thu Sep 30 22:51:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633017084964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633017084964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633017084964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1633017084964 ""}
