[Coregen]
proj_path=D:/MyDesigns/05FPGAPart/CenoTech/20240800FPGA4nsStrobe/project4nsStrobe/xilinxcoregen/xilinxcoregen.cgp
des_entry=0
pref_impl_file=1
add_file_for_simulation=0
add_file_for_implementation=0
simulation_files=Behavioral
netlist_bus_format=B<n:m>
create_netlist_wrapper=0
remove_placement_attributes=0
synthesis_optimization_interface=0
formal_verification=0
asy_symbol_file=0
xsf=0
repleace_original_file=0
