<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml SpikeSuche.twx SpikeSuche.ncd -o SpikeSuche.twr
SpikeSuche.pcf -ucf xXCS3200A-4VQ100_SpikeSuche.ucf

</twCmdLine><twDesign>SpikeSuche.ncd</twDesign><twDesignPath>SpikeSuche.ncd</twDesignPath><twPCF>SpikeSuche.pcf</twPCF><twPcfPath>SpikeSuche.pcf</twPcfPath><twDevInfo arch="spartan3a" pkg="vq100"><twDevName>xc3s200a</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.42 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_in_Platinentakt = PERIOD &quot;in_Platinentakt&quot; 20 ns HIGH 50 %;" ScopeName="">TS_in_Platinentakt = PERIOD TIMEGRP &quot;in_Platinentakt&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>1414</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>114</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.498</twMinPer></twConstHead><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point i_4 (SLICE_X7Y50.SR), 26 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.502</twSlack><twSrc BELType="FF">i_11</twSrc><twDest BELType="FF">i_4</twDest><twTotPathDel>5.476</twTotPathDel><twClkSkew dest = "0.022" src = "0.044">0.022</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_11</twSrc><twDest BELType='FF'>i_4</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X7Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_Platinentakt_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>i&lt;10&gt;</twComp><twBEL>i_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y58.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>i&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y58.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_19</twComp><twBEL>Mcompar_i_cmp_lt0000_lut&lt;2&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_1_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_4_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_2_11</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_10</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_16</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>i&lt;4&gt;</twComp><twBEL>i_4</twBEL></twPathDel><twLogDel>2.719</twLogDel><twRouteDel>2.757</twRouteDel><twTotDel>5.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">in_Platinentakt_BUFGP</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.839</twSlack><twSrc BELType="FF">i_10</twSrc><twDest BELType="FF">i_4</twDest><twTotPathDel>5.139</twTotPathDel><twClkSkew dest = "0.022" src = "0.044">0.022</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_10</twSrc><twDest BELType='FF'>i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X7Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_Platinentakt_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y53.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>i&lt;10&gt;</twComp><twBEL>i_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>i&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y57.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_1_19</twComp><twBEL>Mcompar_i_cmp_lt0000_lut&lt;1&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_19</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_1_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_4_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_2_11</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_10</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_16</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>i&lt;4&gt;</twComp><twBEL>i_4</twBEL></twPathDel><twLogDel>2.803</twLogDel><twRouteDel>2.336</twRouteDel><twTotDel>5.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">in_Platinentakt_BUFGP</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.967</twSlack><twSrc BELType="FF">i_7</twSrc><twDest BELType="FF">i_4</twDest><twTotPathDel>5.030</twTotPathDel><twClkSkew dest = "0.022" src = "0.025">0.003</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_7</twSrc><twDest BELType='FF'>i_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X7Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_Platinentakt_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>i&lt;6&gt;</twComp><twBEL>i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>i&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y57.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_1_19</twComp><twBEL>Mcompar_i_cmp_lt0000_lut&lt;1&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_19</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_1_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_4_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_2_11</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_10</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_16</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>i&lt;4&gt;</twComp><twBEL>i_4</twBEL></twPathDel><twLogDel>2.832</twLogDel><twRouteDel>2.198</twRouteDel><twTotDel>5.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">in_Platinentakt_BUFGP</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point i_5 (SLICE_X7Y50.SR), 26 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.502</twSlack><twSrc BELType="FF">i_11</twSrc><twDest BELType="FF">i_5</twDest><twTotPathDel>5.476</twTotPathDel><twClkSkew dest = "0.022" src = "0.044">0.022</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_11</twSrc><twDest BELType='FF'>i_5</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X7Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_Platinentakt_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>i&lt;10&gt;</twComp><twBEL>i_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y58.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>i&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y58.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_19</twComp><twBEL>Mcompar_i_cmp_lt0000_lut&lt;2&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_1_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_4_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_2_11</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_10</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_16</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>i&lt;4&gt;</twComp><twBEL>i_5</twBEL></twPathDel><twLogDel>2.719</twLogDel><twRouteDel>2.757</twRouteDel><twTotDel>5.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">in_Platinentakt_BUFGP</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.839</twSlack><twSrc BELType="FF">i_10</twSrc><twDest BELType="FF">i_5</twDest><twTotPathDel>5.139</twTotPathDel><twClkSkew dest = "0.022" src = "0.044">0.022</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_10</twSrc><twDest BELType='FF'>i_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X7Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_Platinentakt_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y53.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>i&lt;10&gt;</twComp><twBEL>i_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>i&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y57.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_1_19</twComp><twBEL>Mcompar_i_cmp_lt0000_lut&lt;1&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_19</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_1_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_4_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_2_11</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_10</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_16</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>i&lt;4&gt;</twComp><twBEL>i_5</twBEL></twPathDel><twLogDel>2.803</twLogDel><twRouteDel>2.336</twRouteDel><twTotDel>5.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">in_Platinentakt_BUFGP</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.967</twSlack><twSrc BELType="FF">i_7</twSrc><twDest BELType="FF">i_5</twDest><twTotPathDel>5.030</twTotPathDel><twClkSkew dest = "0.022" src = "0.025">0.003</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_7</twSrc><twDest BELType='FF'>i_5</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X7Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_Platinentakt_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>i&lt;6&gt;</twComp><twBEL>i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>i&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y57.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_1_19</twComp><twBEL>Mcompar_i_cmp_lt0000_lut&lt;1&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_19</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_1_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_4_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_2_11</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_10</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_16</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y50.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>i&lt;4&gt;</twComp><twBEL>i_5</twBEL></twPathDel><twLogDel>2.832</twLogDel><twRouteDel>2.198</twRouteDel><twTotDel>5.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">in_Platinentakt_BUFGP</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="26" iCriticalPaths="0" sType="EndPoint">Paths for end point i_6 (SLICE_X7Y51.SR), 26 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.502</twSlack><twSrc BELType="FF">i_11</twSrc><twDest BELType="FF">i_6</twDest><twTotPathDel>5.476</twTotPathDel><twClkSkew dest = "0.022" src = "0.044">0.022</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_11</twSrc><twDest BELType='FF'>i_6</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X7Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_Platinentakt_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>i&lt;10&gt;</twComp><twBEL>i_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y58.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.392</twDelInfo><twComp>i&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y58.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_19</twComp><twBEL>Mcompar_i_cmp_lt0000_lut&lt;2&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_1_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_4_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_2_11</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_10</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_16</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>i&lt;6&gt;</twComp><twBEL>i_6</twBEL></twPathDel><twLogDel>2.719</twLogDel><twRouteDel>2.757</twRouteDel><twTotDel>5.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">in_Platinentakt_BUFGP</twDestClk><twPctLog>49.7</twPctLog><twPctRoute>50.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.839</twSlack><twSrc BELType="FF">i_10</twSrc><twDest BELType="FF">i_6</twDest><twTotPathDel>5.139</twTotPathDel><twClkSkew dest = "0.022" src = "0.044">0.022</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_10</twSrc><twDest BELType='FF'>i_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X7Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_Platinentakt_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y53.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>i&lt;10&gt;</twComp><twBEL>i_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>i&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y57.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_1_19</twComp><twBEL>Mcompar_i_cmp_lt0000_lut&lt;1&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_19</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_1_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_4_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_2_11</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_10</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_16</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>i&lt;6&gt;</twComp><twBEL>i_6</twBEL></twPathDel><twLogDel>2.803</twLogDel><twRouteDel>2.336</twRouteDel><twTotDel>5.139</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">in_Platinentakt_BUFGP</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>14.970</twSlack><twSrc BELType="FF">i_7</twSrc><twDest BELType="FF">i_6</twDest><twTotPathDel>5.030</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>i_7</twSrc><twDest BELType='FF'>i_6</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X7Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_Platinentakt_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y51.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>i&lt;6&gt;</twComp><twBEL>i_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y57.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>i&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y57.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.009</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_1_19</twComp><twBEL>Mcompar_i_cmp_lt0000_lut&lt;1&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y58.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y58.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_19</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;2&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y59.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y59.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_1_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;4&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_4_9</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;6&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y61.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_2_11</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;8&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y62.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y62.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.130</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_10</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;10&gt;</twBEL><twBEL>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y63.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y63.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_0_16</twComp><twBEL>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y51.SR</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>Mcompar_i_cmp_lt0000_cy&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y51.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>i&lt;6&gt;</twComp><twBEL>i_6</twBEL></twPathDel><twLogDel>2.832</twLogDel><twRouteDel>2.198</twRouteDel><twTotDel>5.030</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">in_Platinentakt_BUFGP</twDestClk><twPctLog>56.3</twPctLog><twPctRoute>43.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_in_Platinentakt = PERIOD TIMEGRP &quot;in_Platinentakt&quot; 20 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point out_EsLebt (P94.O1), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.109</twSlack><twSrc BELType="FF">wert</twSrc><twDest BELType="FF">out_EsLebt</twDest><twTotPathDel>1.083</twTotPathDel><twClkSkew dest = "0.466" src = "0.492">0.026</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>wert</twSrc><twDest BELType='FF'>out_EsLebt</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">in_Platinentakt_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y62.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.477</twDelInfo><twComp>wert</twComp><twBEL>wert</twBEL></twPathDel><twPathDel><twSite>P94.O1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.645</twDelInfo><twComp>wert</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>P94.OTCLK1</twSite><twDelType>Tiocko</twDelType><twDelInfo twEdge="twFalling">-0.039</twDelInfo><twComp>out_EsLebt</twComp><twBEL>out_EsLebt</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>0.645</twRouteDel><twTotDel>1.083</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">in_Platinentakt_BUFGP</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point wert (SLICE_X6Y62.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.166</twSlack><twSrc BELType="FF">wert</twSrc><twDest BELType="FF">wert</twDest><twTotPathDel>1.166</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>wert</twSrc><twDest BELType='FF'>wert</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">in_Platinentakt_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y62.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.477</twDelInfo><twComp>wert</twComp><twBEL>wert</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y62.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.552</twDelInfo><twComp>wert</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>wert</twComp><twBEL>wert</twBEL></twPathDel><twLogDel>0.614</twLogDel><twRouteDel>0.552</twRouteDel><twTotDel>1.166</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">in_Platinentakt_BUFGP</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point i_4 (SLICE_X7Y50.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.352</twSlack><twSrc BELType="FF">i_4</twSrc><twDest BELType="FF">i_4</twDest><twTotPathDel>1.352</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>i_4</twSrc><twDest BELType='FF'>i_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">in_Platinentakt_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X7Y50.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.396</twDelInfo><twComp>i&lt;4&gt;</twComp><twBEL>i_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y50.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.254</twDelInfo><twComp>i&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y50.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">0.702</twDelInfo><twComp>i&lt;4&gt;</twComp><twBEL>i&lt;4&gt;_rt</twBEL><twBEL>Mcount_i_xor&lt;4&gt;</twBEL><twBEL>i_4</twBEL></twPathDel><twLogDel>1.098</twLogDel><twRouteDel>0.254</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">in_Platinentakt_BUFGP</twDestClk><twPctLog>81.2</twPctLog><twPctRoute>18.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_in_Platinentakt = PERIOD TIMEGRP &quot;in_Platinentakt&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINLOWPULSE" name="Tcl" slack="18.672" period="20.000" constraintValue="10.000" deviceLimit="0.664" physResource="wert/CLK" logResource="wert/CK" locationPin="SLICE_X6Y62.CLK" clockNet="in_Platinentakt_BUFGP"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Tch" slack="18.672" period="20.000" constraintValue="10.000" deviceLimit="0.664" physResource="wert/CLK" logResource="wert/CK" locationPin="SLICE_X6Y62.CLK" clockNet="in_Platinentakt_BUFGP"/><twPinLimit anchorID="35" type="MINPERIOD" name="Tcp" slack="18.672" period="20.000" constraintValue="20.000" deviceLimit="1.328" freqLimit="753.012" physResource="wert/CLK" logResource="wert/CK" locationPin="SLICE_X6Y62.CLK" clockNet="in_Platinentakt_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_in_AdatTakt = PERIOD &quot;in_AdatTakt&quot; 81.3802 ns HIGH 50 %;" ScopeName="">TS_in_AdatTakt = PERIOD TIMEGRP &quot;in_AdatTakt&quot; 81.3802 ns HIGH 50%;</twConstName><twItemCnt>18201</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2161</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.354</twMinPer></twConstHead><twPathRptBanner iPaths="1305" iCriticalPaths="0" sType="EndPoint">Paths for end point inst_ADAT_Enkoder/intern_ADAT_0 (P57.O1), 1305 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>68.026</twSlack><twSrc BELType="FF">inst_ADAT_Enkoder/BitNummer_Reset_alt</twSrc><twDest BELType="FF">inst_ADAT_Enkoder/intern_ADAT_0</twDest><twTotPathDel>13.256</twTotPathDel><twClkSkew dest = "0.553" src = "0.651">0.098</twClkSkew><twDelConst>81.380</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>inst_ADAT_Enkoder/BitNummer_Reset_alt</twSrc><twDest BELType='FF'>inst_ADAT_Enkoder/intern_ADAT_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X24Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_AdatTakt_IBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>inst_ADAT_Enkoder/BitNummer_Reset_alt</twComp><twBEL>inst_ADAT_Enkoder/BitNummer_Reset_alt</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.G1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>inst_ADAT_Enkoder/BitNummer_Reset_alt</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer_2_BRB1</twComp><twBEL>inst_ADAT_Enkoder/Mxor_Phase_xor0000_Result1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>308</twFanCnt><twDelInfo twEdge="twRising">4.108</twDelInfo><twComp>inst_ADAT_Enkoder/BitNummer_Reset_alt_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y14.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_14_f515</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_1627</twBEL><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_14_f5_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y14.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_14_f515</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y14.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_14_f515</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_13_f6_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y15.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_13_f68</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y15.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_15_f512</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_12_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y13.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_12_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y13.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_10_f82</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_10_f8_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_10_f82</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>inst_ADAT_Dekoder/Out_Daten&lt;0&gt;.Kanaele_5_3</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_0_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>inst_ADAT_Enkoder/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>inst_McBSP_Interface/TempFiFo&lt;2&gt;</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_0_mux0000101_G</twBEL><twBEL>inst_ADAT_Enkoder/intern_ADAT_0_mux0000101</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_0_mux0000101</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_0_1</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_0_mux00001171</twBEL></twPathDel><twPathDel><twSite>P57.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_0_mux0000117</twComp></twPathDel><twPathDel><twSite>P57.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>out_ADAT&lt;0&gt;</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_0</twBEL></twPathDel><twLogDel>5.127</twLogDel><twRouteDel>8.129</twRouteDel><twTotDel>13.256</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.380">in_AdatTakt_IBUF</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>68.245</twSlack><twSrc BELType="FF">inst_ADAT_Enkoder/BitNummer_Reset_alt</twSrc><twDest BELType="FF">inst_ADAT_Enkoder/intern_ADAT_0</twDest><twTotPathDel>13.037</twTotPathDel><twClkSkew dest = "0.553" src = "0.651">0.098</twClkSkew><twDelConst>81.380</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>inst_ADAT_Enkoder/BitNummer_Reset_alt</twSrc><twDest BELType='FF'>inst_ADAT_Enkoder/intern_ADAT_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X24Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_AdatTakt_IBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>inst_ADAT_Enkoder/BitNummer_Reset_alt</twComp><twBEL>inst_ADAT_Enkoder/BitNummer_Reset_alt</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.G1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>inst_ADAT_Enkoder/BitNummer_Reset_alt</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer_2_BRB1</twComp><twBEL>inst_ADAT_Enkoder/Mxor_Phase_xor0000_Result1</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y14.G1</twSite><twDelType>net</twDelType><twFanCnt>308</twFanCnt><twDelInfo twEdge="twRising">4.108</twDelInfo><twComp>inst_ADAT_Enkoder/BitNummer_Reset_alt_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y14.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.709</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_14_f515</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_1627</twBEL><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_14_f5_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y14.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_14_f515</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y14.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_14_f515</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_13_f6_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y15.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_13_f68</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y15.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_15_f512</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_12_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y13.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_12_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y13.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_10_f82</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_10_f8_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_10_f82</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>inst_ADAT_Dekoder/Out_Daten&lt;0&gt;.Kanaele_5_3</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_0_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y27.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.882</twDelInfo><twComp>inst_ADAT_Enkoder/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y27.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_0_mux000053</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_0_mux000053_G</twBEL><twBEL>inst_ADAT_Enkoder/intern_ADAT_0_mux000053</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y26.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_0_mux000053</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_0_1</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_0_mux00001171</twBEL></twPathDel><twPathDel><twSite>P57.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_0_mux0000117</twComp></twPathDel><twPathDel><twSite>P57.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>out_ADAT&lt;0&gt;</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_0</twBEL></twPathDel><twLogDel>5.189</twLogDel><twRouteDel>7.848</twRouteDel><twTotDel>13.037</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.380">in_AdatTakt_IBUF</twDestClk><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>68.319</twSlack><twSrc BELType="FF">inst_ADAT_Enkoder/BitNummer_Reset_alt</twSrc><twDest BELType="FF">inst_ADAT_Enkoder/intern_ADAT_0</twDest><twTotPathDel>12.963</twTotPathDel><twClkSkew dest = "0.553" src = "0.651">0.098</twClkSkew><twDelConst>81.380</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>inst_ADAT_Enkoder/BitNummer_Reset_alt</twSrc><twDest BELType='FF'>inst_ADAT_Enkoder/intern_ADAT_0</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X24Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_AdatTakt_IBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>inst_ADAT_Enkoder/BitNummer_Reset_alt</twComp><twBEL>inst_ADAT_Enkoder/BitNummer_Reset_alt</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y53.G1</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>inst_ADAT_Enkoder/BitNummer_Reset_alt</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer_2_BRB1</twComp><twBEL>inst_ADAT_Enkoder/Mxor_Phase_xor0000_Result1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y14.F2</twSite><twDelType>net</twDelType><twFanCnt>308</twFanCnt><twDelInfo twEdge="twRising">3.834</twDelInfo><twComp>inst_ADAT_Enkoder/BitNummer_Reset_alt_not0001_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y14.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_15_f513</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_1629</twBEL><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_15_f5_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y14.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_15_f513</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y14.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_15_f513</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_14_f6_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y15.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_14_f64</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y15.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_15_f512</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_12_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y13.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_12_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y13.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_10_f82</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_10_f8_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y19.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.862</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;0&gt;.Kanaele_mux0001_10_f82</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y19.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>inst_ADAT_Dekoder/Out_Daten&lt;0&gt;.Kanaele_5_3</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_0_mux0000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y27.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>inst_ADAT_Enkoder/N25</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y27.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>inst_McBSP_Interface/TempFiFo&lt;2&gt;</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_0_mux0000101_G</twBEL><twBEL>inst_ADAT_Enkoder/intern_ADAT_0_mux0000101</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y26.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_0_mux0000101</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y26.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_0_1</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_0_mux00001171</twBEL></twPathDel><twPathDel><twSite>P57.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.041</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_0_mux0000117</twComp></twPathDel><twPathDel><twSite>P57.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>out_ADAT&lt;0&gt;</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_0</twBEL></twPathDel><twLogDel>5.108</twLogDel><twRouteDel>7.855</twRouteDel><twTotDel>12.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.380">in_AdatTakt_IBUF</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1305" iCriticalPaths="0" sType="EndPoint">Paths for end point inst_ADAT_Enkoder/intern_ADAT_2 (P73.O1), 1305 paths
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>69.108</twSlack><twSrc BELType="FF">inst_ADAT_Enkoder/BitNummer_Reset_alt</twSrc><twDest BELType="FF">inst_ADAT_Enkoder/intern_ADAT_2</twDest><twTotPathDel>12.206</twTotPathDel><twClkSkew dest = "0.423" src = "0.489">0.066</twClkSkew><twDelConst>81.380</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>inst_ADAT_Enkoder/BitNummer_Reset_alt</twSrc><twDest BELType='FF'>inst_ADAT_Enkoder/intern_ADAT_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X24Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_AdatTakt_IBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>inst_ADAT_Enkoder/BitNummer_Reset_alt</twComp><twBEL>inst_ADAT_Enkoder/BitNummer_Reset_alt</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y48.G4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>inst_ADAT_Enkoder/BitNummer_Reset_alt</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;2&gt;.Kanaele_0_18</twComp><twBEL>inst_ADAT_Enkoder/Kanalnummer_mux0000&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y36.BX</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">4.470</twDelInfo><twComp>inst_ADAT_Enkoder/Madd_Kanalnummer_addsub0000_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y36.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_14_f52</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_14_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y36.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_14_f52</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y36.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_14_f52</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_13_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_13_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_14_f51</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_11_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_11_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_9_f8</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_9_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y46.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_9_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y46.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>inst_McBSP_Interface/TempFiFo&lt;8&gt;</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_6</twBEL><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_5_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_5_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;2&gt;.Kanaele_6_17</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_2_mux0000101_F</twBEL><twBEL>inst_ADAT_Enkoder/intern_ADAT_2_mux0000101</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_2_mux0000101</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_2_1</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_2_mux00001171</twBEL></twPathDel><twPathDel><twSite>P73.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_2_mux0000117</twComp></twPathDel><twPathDel><twSite>P73.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>out_ADAT&lt;2&gt;</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_2</twBEL></twPathDel><twLogDel>5.173</twLogDel><twRouteDel>7.033</twRouteDel><twTotDel>12.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.380">in_AdatTakt_IBUF</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>69.149</twSlack><twSrc BELType="FF">inst_ADAT_Enkoder/BitNummer_Reset_alt</twSrc><twDest BELType="FF">inst_ADAT_Enkoder/intern_ADAT_2</twDest><twTotPathDel>12.165</twTotPathDel><twClkSkew dest = "0.423" src = "0.489">0.066</twClkSkew><twDelConst>81.380</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>inst_ADAT_Enkoder/BitNummer_Reset_alt</twSrc><twDest BELType='FF'>inst_ADAT_Enkoder/intern_ADAT_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X24Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_AdatTakt_IBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>inst_ADAT_Enkoder/BitNummer_Reset_alt</twComp><twBEL>inst_ADAT_Enkoder/BitNummer_Reset_alt</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y48.G4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>inst_ADAT_Enkoder/BitNummer_Reset_alt</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;2&gt;.Kanaele_0_18</twComp><twBEL>inst_ADAT_Enkoder/Kanalnummer_mux0000&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y36.BX</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">4.470</twDelInfo><twComp>inst_ADAT_Enkoder/Madd_Kanalnummer_addsub0000_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y36.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_14_f52</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_14_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y36.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_14_f52</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y36.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.202</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_14_f52</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_13_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_13_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_14_f51</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_11_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_11_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_9_f8</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_9_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y46.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_9_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y46.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>inst_McBSP_Interface/TempFiFo&lt;8&gt;</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_6</twBEL><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_5_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y50.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_5_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y50.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;2&gt;.Kanaele_2_9</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_2_mux000053_F</twBEL><twBEL>inst_ADAT_Enkoder/intern_ADAT_2_mux000053</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.024</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_2_mux000053</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_2_1</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_2_mux00001171</twBEL></twPathDel><twPathDel><twSite>P73.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_2_mux0000117</twComp></twPathDel><twPathDel><twSite>P73.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>out_ADAT&lt;2&gt;</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_2</twBEL></twPathDel><twLogDel>5.235</twLogDel><twRouteDel>6.930</twRouteDel><twTotDel>12.165</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.380">in_AdatTakt_IBUF</twDestClk><twPctLog>43.0</twPctLog><twPctRoute>57.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>69.300</twSlack><twSrc BELType="FF">inst_ADAT_Enkoder/BitNummer_Reset_alt</twSrc><twDest BELType="FF">inst_ADAT_Enkoder/intern_ADAT_2</twDest><twTotPathDel>12.014</twTotPathDel><twClkSkew dest = "0.423" src = "0.489">0.066</twClkSkew><twDelConst>81.380</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>inst_ADAT_Enkoder/BitNummer_Reset_alt</twSrc><twDest BELType='FF'>inst_ADAT_Enkoder/intern_ADAT_2</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X24Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_AdatTakt_IBUF</twSrcClk><twPathDel><twSite>SLICE_X24Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>inst_ADAT_Enkoder/BitNummer_Reset_alt</twComp><twBEL>inst_ADAT_Enkoder/BitNummer_Reset_alt</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y48.G4</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>inst_ADAT_Enkoder/BitNummer_Reset_alt</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y48.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;2&gt;.Kanaele_0_18</twComp><twBEL>inst_ADAT_Enkoder/Kanalnummer_mux0000&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.BX</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">4.243</twDelInfo><twComp>inst_ADAT_Enkoder/Madd_Kanalnummer_addsub0000_lut&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.F5</twSite><twDelType>Tbxf5</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_13_f52</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_13_f5_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_13_f52</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_13_f52</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_12_f6_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_12_f61</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.FX</twSite><twDelType>Tinafx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_14_f51</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_11_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y35.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_11_f7</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y35.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_9_f8</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_9_f8</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y46.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_9_f8</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y46.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>inst_McBSP_Interface/TempFiFo&lt;8&gt;</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_6</twBEL><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_5_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y50.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;2&gt;.Kanaele_mux0001_5_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y50.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;2&gt;.Kanaele_6_17</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_2_mux0000101_F</twBEL><twBEL>inst_ADAT_Enkoder/intern_ADAT_2_mux0000101</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y51.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.075</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_2_mux0000101</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y51.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_2_1</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_2_mux00001171</twBEL></twPathDel><twPathDel><twSite>P73.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_2_mux0000117</twComp></twPathDel><twPathDel><twSite>P73.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>out_ADAT&lt;2&gt;</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_2</twBEL></twPathDel><twLogDel>5.208</twLogDel><twRouteDel>6.806</twRouteDel><twTotDel>12.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.380">in_AdatTakt_IBUF</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1305" iCriticalPaths="0" sType="EndPoint">Paths for end point inst_ADAT_Enkoder/intern_ADAT_1 (P71.O1), 1305 paths
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>69.157</twSlack><twSrc BELType="FF">inst_ADAT_Enkoder/Kanalnummer_2_BRB3</twSrc><twDest BELType="FF">inst_ADAT_Enkoder/intern_ADAT_1</twDest><twTotPathDel>12.173</twTotPathDel><twClkSkew dest = "0.420" src = "0.470">0.050</twClkSkew><twDelConst>81.380</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>inst_ADAT_Enkoder/Kanalnummer_2_BRB3</twSrc><twDest BELType='FF'>inst_ADAT_Enkoder/intern_ADAT_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X23Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_AdatTakt_IBUF</twSrcClk><twPathDel><twSite>SLICE_X23Y49.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer_2_BRB3</twComp><twBEL>inst_ADAT_Enkoder/Kanalnummer_2_BRB3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer_2_BRB3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer_2_BRB0</twComp><twBEL>inst_ADAT_Enkoder/Kanalnummer_mux0003&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer_2_BRB0</twComp><twBEL>inst_ADAT_Enkoder/Kanalnummer_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.BY</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">3.042</twDelInfo><twComp>inst_ADAT_Enkoder/Madd_Kanalnummer_addsub0000_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.FX</twSite><twDelType>Tbyfx</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_15_f513</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_14_f6_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_14_f64</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_15_f512</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_12_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_12_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_10_f82</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_10_f8_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y49.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_10_f82</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_2_12</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_1_mux0000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>inst_ADAT_Enkoder/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;2&gt;.Kanaele_3_2</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_1_mux0000101_G</twBEL><twBEL>inst_ADAT_Enkoder/intern_ADAT_1_mux0000101</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y50.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_1_mux0000101</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_1_1</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_1_mux00001171</twBEL></twPathDel><twPathDel><twSite>P71.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_1_mux0000117</twComp></twPathDel><twPathDel><twSite>P71.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>out_ADAT&lt;1&gt;</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_1</twBEL></twPathDel><twLogDel>5.354</twLogDel><twRouteDel>6.819</twRouteDel><twTotDel>12.173</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.380">in_AdatTakt_IBUF</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>69.158</twSlack><twSrc BELType="FF">inst_ADAT_Enkoder/Kanalnummer_2_BRB3</twSrc><twDest BELType="FF">inst_ADAT_Enkoder/intern_ADAT_1</twDest><twTotPathDel>12.172</twTotPathDel><twClkSkew dest = "0.420" src = "0.470">0.050</twClkSkew><twDelConst>81.380</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>inst_ADAT_Enkoder/Kanalnummer_2_BRB3</twSrc><twDest BELType='FF'>inst_ADAT_Enkoder/intern_ADAT_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X23Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_AdatTakt_IBUF</twSrcClk><twPathDel><twSite>SLICE_X23Y49.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer_2_BRB3</twComp><twBEL>inst_ADAT_Enkoder/Kanalnummer_2_BRB3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y52.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer_2_BRB3</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer_2_BRB0</twComp><twBEL>inst_ADAT_Enkoder/Kanalnummer_mux0003&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer_2_BRB0</twComp><twBEL>inst_ADAT_Enkoder/Kanalnummer_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.BY</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">3.042</twDelInfo><twComp>inst_ADAT_Enkoder/Madd_Kanalnummer_addsub0000_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.FX</twSite><twDelType>Tbyfx</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_15_f513</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_14_f6_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_14_f64</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_15_f512</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_12_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_12_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_10_f82</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_10_f8_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y49.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_10_f82</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_2_12</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_1_mux0000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y51.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>inst_ADAT_Enkoder/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y51.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;2&gt;.Kanaele_0_12</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_1_mux000053_G</twBEL><twBEL>inst_ADAT_Enkoder/intern_ADAT_1_mux000053</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y50.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_1_mux000053</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_1_1</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_1_mux00001171</twBEL></twPathDel><twPathDel><twSite>P71.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_1_mux0000117</twComp></twPathDel><twPathDel><twSite>P71.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>out_ADAT&lt;1&gt;</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_1</twBEL></twPathDel><twLogDel>5.354</twLogDel><twRouteDel>6.818</twRouteDel><twTotDel>12.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.380">in_AdatTakt_IBUF</twDestClk><twPctLog>44.0</twPctLog><twPctRoute>56.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>69.171</twSlack><twSrc BELType="FF">inst_ADAT_Enkoder/Kanalnummer_2_BRB1</twSrc><twDest BELType="FF">inst_ADAT_Enkoder/intern_ADAT_1</twDest><twTotPathDel>12.144</twTotPathDel><twClkSkew dest = "0.420" src = "0.485">0.065</twClkSkew><twDelConst>81.380</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>inst_ADAT_Enkoder/Kanalnummer_2_BRB1</twSrc><twDest BELType='FF'>inst_ADAT_Enkoder/intern_ADAT_1</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X27Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">in_AdatTakt_IBUF</twSrcClk><twPathDel><twSite>SLICE_X27Y53.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer_2_BRB1</twComp><twBEL>inst_ADAT_Enkoder/Kanalnummer_2_BRB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y52.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.573</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer_2_BRB1</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y52.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.561</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer_2_BRB0</twComp><twBEL>inst_ADAT_Enkoder/Kanalnummer_mux0003&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y52.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.021</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y52.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>inst_ADAT_Enkoder/Kanalnummer_2_BRB0</twComp><twBEL>inst_ADAT_Enkoder/Kanalnummer_mux0000&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y38.BY</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">3.042</twDelInfo><twComp>inst_ADAT_Enkoder/Madd_Kanalnummer_addsub0000_lut&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y38.FX</twSite><twDelType>Tbyfx</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_15_f513</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_14_f6_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y39.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_14_f64</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y39.FX</twSite><twDelType>Tinbfx</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_15_f512</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_12_f7_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y37.FXINB</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_12_f73</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y37.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_10_f82</twComp><twBEL>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_10_f8_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y49.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>inst_ADAT_Enkoder/Mmux_Daten&lt;1&gt;.Kanaele_mux0001_10_f82</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y49.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;1&gt;.Kanaele_2_12</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_1_mux0000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y50.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>inst_ADAT_Enkoder/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y50.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.853</twDelInfo><twComp>inst_McBSP_Interface/Daten_Ausgang&lt;2&gt;.Kanaele_3_2</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_1_mux0000101_G</twBEL><twBEL>inst_ADAT_Enkoder/intern_ADAT_1_mux0000101</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y50.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.022</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_1_mux0000101</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.562</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_1_1</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_1_mux00001171</twBEL></twPathDel><twPathDel><twSite>P71.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.164</twDelInfo><twComp>inst_ADAT_Enkoder/intern_ADAT_1_mux0000117</twComp></twPathDel><twPathDel><twSite>P71.OTCLK1</twSite><twDelType>Tioock</twDelType><twDelInfo twEdge="twRising">0.708</twDelInfo><twComp>out_ADAT&lt;1&gt;</twComp><twBEL>inst_ADAT_Enkoder/intern_ADAT_1</twBEL></twPathDel><twLogDel>5.383</twLogDel><twRouteDel>6.761</twRouteDel><twTotDel>12.144</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.380">in_AdatTakt_IBUF</twDestClk><twPctLog>44.3</twPctLog><twPctRoute>55.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_in_AdatTakt = PERIOD TIMEGRP &quot;in_AdatTakt&quot; 81.3802 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point inst_ADAT_Dekoder/Mshreg_ADAT_Frame_2_125/SRL16E (SLICE_X16Y33.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.517</twSlack><twSrc BELType="FF">inst_ADAT_Dekoder/ADAT_Frame_2_127</twSrc><twDest BELType="FF">inst_ADAT_Dekoder/Mshreg_ADAT_Frame_2_125/SRL16E</twDest><twTotPathDel>0.539</twTotPathDel><twClkSkew dest = "0.100" src = "0.078">-0.022</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst_ADAT_Dekoder/ADAT_Frame_2_127</twSrc><twDest BELType='FF'>inst_ADAT_Dekoder/Mshreg_ADAT_Frame_2_125/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X17Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="81.380">Debug_AdatTakt_OBUF</twSrcClk><twPathDel><twSite>SLICE_X17Y34.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.396</twDelInfo><twComp>inst_ADAT_Dekoder/ADAT_Frame_2_127</twComp><twBEL>inst_ADAT_Dekoder/ADAT_Frame_2_127</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y33.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>inst_ADAT_Dekoder/ADAT_Frame_2_127</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y33.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.152</twDelInfo><twComp>inst_ADAT_Dekoder/ADAT_Frame_2_125</twComp><twBEL>inst_ADAT_Dekoder/Mshreg_ADAT_Frame_2_125/SRL16E</twBEL></twPathDel><twLogDel>0.244</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.539</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.380">Debug_AdatTakt_OBUF</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point inst_ADAT_Dekoder/Mshreg_ADAT_Frame_1_80/SRL16E (SLICE_X2Y5.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.519</twSlack><twSrc BELType="FF">inst_ADAT_Dekoder/ADAT_Frame_1_82</twSrc><twDest BELType="FF">inst_ADAT_Dekoder/Mshreg_ADAT_Frame_1_80/SRL16E</twDest><twTotPathDel>0.592</twTotPathDel><twClkSkew dest = "0.435" src = "0.362">-0.073</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="14"><twSrc BELType='FF'>inst_ADAT_Dekoder/ADAT_Frame_1_82</twSrc><twDest BELType='FF'>inst_ADAT_Dekoder/Mshreg_ADAT_Frame_1_80/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y4.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="81.380">Debug_AdatTakt_OBUF</twSrcClk><twPathDel><twSite>SLICE_X1Y4.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.396</twDelInfo><twComp>inst_ADAT_Dekoder/ADAT_Frame_1_82</twComp><twBEL>inst_ADAT_Dekoder/ADAT_Frame_1_82</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y5.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>inst_ADAT_Dekoder/ADAT_Frame_1_82</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X2Y5.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.130</twDelInfo><twComp>inst_ADAT_Dekoder/ADAT_Frame_0_173</twComp><twBEL>inst_ADAT_Dekoder/Mshreg_ADAT_Frame_1_80/SRL16E</twBEL></twPathDel><twLogDel>0.266</twLogDel><twRouteDel>0.326</twRouteDel><twTotDel>0.592</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.380">Debug_AdatTakt_OBUF</twDestClk><twPctLog>44.9</twPctLog><twPctRoute>55.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point inst_ADAT_Dekoder/Mshreg_ADAT_Frame_2_40/SRL16E (SLICE_X12Y47.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.535</twSlack><twSrc BELType="FF">inst_ADAT_Dekoder/ADAT_Frame_2_42</twSrc><twDest BELType="FF">inst_ADAT_Dekoder/Mshreg_ADAT_Frame_2_40/SRL16E</twDest><twTotPathDel>0.578</twTotPathDel><twClkSkew dest = "0.262" src = "0.219">-0.043</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>inst_ADAT_Dekoder/ADAT_Frame_2_42</twSrc><twDest BELType='FF'>inst_ADAT_Dekoder/Mshreg_ADAT_Frame_2_40/SRL16E</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X11Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="81.380">Debug_AdatTakt_OBUF</twSrcClk><twPathDel><twSite>SLICE_X11Y46.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.396</twDelInfo><twComp>inst_ADAT_Dekoder/ADAT_Frame_2_42</twComp><twBEL>inst_ADAT_Dekoder/ADAT_Frame_2_42</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y47.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>inst_ADAT_Dekoder/ADAT_Frame_2_42</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y47.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.130</twDelInfo><twComp>inst_ADAT_Dekoder/ADAT_Frame_1_70</twComp><twBEL>inst_ADAT_Dekoder/Mshreg_ADAT_Frame_2_40/SRL16E</twBEL></twPathDel><twLogDel>0.266</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="81.380">Debug_AdatTakt_OBUF</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="61"><twPinLimitBanner>Component Switching Limit Checks: TS_in_AdatTakt = PERIOD TIMEGRP &quot;in_AdatTakt&quot; 81.3802 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="62" type="MINLOWPULSE" name="Trpw" slack="78.884" period="81.380" constraintValue="40.690" deviceLimit="1.248" physResource="out_ADAT&lt;0&gt;/SR" logResource="inst_ADAT_Enkoder/intern_ADAT_0/SR" locationPin="P57.SR" clockNet="inst_ADAT_Enkoder/intern_ADAT_0_mux000030"/><twPinLimit anchorID="63" type="MINHIGHPULSE" name="Trpw" slack="78.884" period="81.380" constraintValue="40.690" deviceLimit="1.248" physResource="out_ADAT&lt;0&gt;/SR" logResource="inst_ADAT_Enkoder/intern_ADAT_0/SR" locationPin="P57.SR" clockNet="inst_ADAT_Enkoder/intern_ADAT_0_mux000030"/><twPinLimit anchorID="64" type="MINLOWPULSE" name="Trpw" slack="78.884" period="81.380" constraintValue="40.690" deviceLimit="1.248" physResource="out_ADAT&lt;1&gt;/SR" logResource="inst_ADAT_Enkoder/intern_ADAT_1/SR" locationPin="P71.SR" clockNet="inst_ADAT_Enkoder/intern_ADAT_1_mux000030"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="65">0</twUnmetConstCnt><twDataSheet anchorID="66" twNameLen="15"><twClk2SUList anchorID="67" twDestWidth="11"><twDest>in_AdatTakt</twDest><twClk2SU><twSrc>in_AdatTakt</twSrc><twRiseRise>13.354</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="68" twDestWidth="15"><twDest>in_Platinentakt</twDest><twClk2SU><twSrc>in_Platinentakt</twSrc><twRiseRise>5.498</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="69"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>19615</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4356</twConnCnt></twConstCov><twStats anchorID="70"><twMinPer>13.354</twMinPer><twFootnote number="1" /><twMaxFreq>74.884</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Jun 24 15:17:38 2014 </twTimestamp></twFoot><twClientInfo anchorID="71"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 122 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
