{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702850616918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702850616925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 17 19:03:36 2023 " "Processing started: Sun Dec 17 19:03:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702850616925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850616925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850616926 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702850617388 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702850617388 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Processor.v " "Can't analyze file -- file Processor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1702850626975 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cpu.v(165) " "Verilog HDL information at cpu.v(165): always construct contains both blocking and non-blocking assignments" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702850626980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "op_ALU OP_ALU cpu.v(26) " "Verilog HDL Declaration information at cpu.v(26): object \"op_ALU\" differs only in case from object \"OP_ALU\" in the same scope" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702850626980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET cpu.v(8) " "Verilog HDL Declaration information at cpu.v(8): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1702850626980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leand/ufba/trab_pcid/processador-pcid/cpu/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leand/ufba/trab_pcid/processador-pcid/cpu/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702850626981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850626981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leand/ufba/trab_pcid/processador-pcid/stack/stack.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leand/ufba/trab_pcid/processador-pcid/stack/stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "../stack/stack.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/stack/stack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702850626986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850626986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/leand/ufba/trab_pcid/processador-pcid/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/leand/ufba/trab_pcid/processador-pcid/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702850626990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850626990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702850626993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850626993 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702850627045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:inst " "Elaborating entity \"cpu\" for hierarchy \"cpu:inst\"" {  } { { "Processor.bdf" "inst" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 168 592 1088 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702850627047 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu.v(201) " "Verilog HDL assignment warning at cpu.v(201): truncated value with size 32 to match size of target (5)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(241) " "Verilog HDL assignment warning at cpu.v(241): truncated value with size 11 to match size of target (5)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(360) " "Verilog HDL assignment warning at cpu.v(360): truncated value with size 11 to match size of target (5)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(377) " "Verilog HDL assignment warning at cpu.v(377): truncated value with size 11 to match size of target (5)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(394) " "Verilog HDL assignment warning at cpu.v(394): truncated value with size 11 to match size of target (5)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(410) " "Verilog HDL assignment warning at cpu.v(410): truncated value with size 11 to match size of target (5)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(426) " "Verilog HDL assignment warning at cpu.v(426): truncated value with size 11 to match size of target (5)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 cpu.v(441) " "Verilog HDL assignment warning at cpu.v(441): truncated value with size 11 to match size of target (5)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 cpu.v(454) " "Verilog HDL assignment warning at cpu.v(454): truncated value with size 32 to match size of target (5)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pcounter_next cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"pcounter_next\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Temp1 cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"Temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Temp2 cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"Temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TOS cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"TOS\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_push_operations cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_push_operations\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_pop_operations cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_pop_operations\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_data_in_operations cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_data_in_operations\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_push_subroutines cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_push_subroutines\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_pop_subroutines cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_pop_subroutines\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stack_data_in_subroutines cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"stack_data_in_subroutines\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operand_a cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"operand_a\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operand_b cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"operand_b\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op_ALU cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"op_ALU\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memory_data_out cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"memory_data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_memory_inst cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"address_memory_inst\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_data_enable cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"write_data_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_enable cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"read_data_enable\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address_memory_data cpu.v(165) " "Verilog HDL Always Construct warning at cpu.v(165): inferring latch(es) for variable \"address_memory_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[0\] cpu.v(165) " "Inferred latch for \"address_memory_data\[0\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[1\] cpu.v(165) " "Inferred latch for \"address_memory_data\[1\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[2\] cpu.v(165) " "Inferred latch for \"address_memory_data\[2\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[3\] cpu.v(165) " "Inferred latch for \"address_memory_data\[3\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_data\[4\] cpu.v(165) " "Inferred latch for \"address_memory_data\[4\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_enable cpu.v(165) " "Inferred latch for \"read_data_enable\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_data_enable cpu.v(165) " "Inferred latch for \"write_data_enable\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[0\] cpu.v(165) " "Inferred latch for \"address_memory_inst\[0\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[1\] cpu.v(165) " "Inferred latch for \"address_memory_inst\[1\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[2\] cpu.v(165) " "Inferred latch for \"address_memory_inst\[2\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[3\] cpu.v(165) " "Inferred latch for \"address_memory_inst\[3\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627051 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address_memory_inst\[4\] cpu.v(165) " "Inferred latch for \"address_memory_inst\[4\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[0\] cpu.v(165) " "Inferred latch for \"memory_data_out\[0\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[1\] cpu.v(165) " "Inferred latch for \"memory_data_out\[1\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[2\] cpu.v(165) " "Inferred latch for \"memory_data_out\[2\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[3\] cpu.v(165) " "Inferred latch for \"memory_data_out\[3\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[4\] cpu.v(165) " "Inferred latch for \"memory_data_out\[4\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[5\] cpu.v(165) " "Inferred latch for \"memory_data_out\[5\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[6\] cpu.v(165) " "Inferred latch for \"memory_data_out\[6\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[7\] cpu.v(165) " "Inferred latch for \"memory_data_out\[7\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[8\] cpu.v(165) " "Inferred latch for \"memory_data_out\[8\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[9\] cpu.v(165) " "Inferred latch for \"memory_data_out\[9\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[10\] cpu.v(165) " "Inferred latch for \"memory_data_out\[10\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[11\] cpu.v(165) " "Inferred latch for \"memory_data_out\[11\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[12\] cpu.v(165) " "Inferred latch for \"memory_data_out\[12\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[13\] cpu.v(165) " "Inferred latch for \"memory_data_out\[13\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[14\] cpu.v(165) " "Inferred latch for \"memory_data_out\[14\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memory_data_out\[15\] cpu.v(165) " "Inferred latch for \"memory_data_out\[15\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[0\] cpu.v(165) " "Inferred latch for \"op_ALU\[0\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[1\] cpu.v(165) " "Inferred latch for \"op_ALU\[1\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[2\] cpu.v(165) " "Inferred latch for \"op_ALU\[2\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[3\] cpu.v(165) " "Inferred latch for \"op_ALU\[3\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_ALU\[4\] cpu.v(165) " "Inferred latch for \"op_ALU\[4\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[0\] cpu.v(165) " "Inferred latch for \"operand_b\[0\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[1\] cpu.v(165) " "Inferred latch for \"operand_b\[1\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[2\] cpu.v(165) " "Inferred latch for \"operand_b\[2\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[3\] cpu.v(165) " "Inferred latch for \"operand_b\[3\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[4\] cpu.v(165) " "Inferred latch for \"operand_b\[4\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[5\] cpu.v(165) " "Inferred latch for \"operand_b\[5\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[6\] cpu.v(165) " "Inferred latch for \"operand_b\[6\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[7\] cpu.v(165) " "Inferred latch for \"operand_b\[7\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[8\] cpu.v(165) " "Inferred latch for \"operand_b\[8\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[9\] cpu.v(165) " "Inferred latch for \"operand_b\[9\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[10\] cpu.v(165) " "Inferred latch for \"operand_b\[10\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[11\] cpu.v(165) " "Inferred latch for \"operand_b\[11\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[12\] cpu.v(165) " "Inferred latch for \"operand_b\[12\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[13\] cpu.v(165) " "Inferred latch for \"operand_b\[13\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[14\] cpu.v(165) " "Inferred latch for \"operand_b\[14\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_b\[15\] cpu.v(165) " "Inferred latch for \"operand_b\[15\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[0\] cpu.v(165) " "Inferred latch for \"operand_a\[0\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[1\] cpu.v(165) " "Inferred latch for \"operand_a\[1\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627053 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[2\] cpu.v(165) " "Inferred latch for \"operand_a\[2\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[3\] cpu.v(165) " "Inferred latch for \"operand_a\[3\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[4\] cpu.v(165) " "Inferred latch for \"operand_a\[4\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[5\] cpu.v(165) " "Inferred latch for \"operand_a\[5\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[6\] cpu.v(165) " "Inferred latch for \"operand_a\[6\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[7\] cpu.v(165) " "Inferred latch for \"operand_a\[7\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[8\] cpu.v(165) " "Inferred latch for \"operand_a\[8\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[9\] cpu.v(165) " "Inferred latch for \"operand_a\[9\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[10\] cpu.v(165) " "Inferred latch for \"operand_a\[10\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[11\] cpu.v(165) " "Inferred latch for \"operand_a\[11\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[12\] cpu.v(165) " "Inferred latch for \"operand_a\[12\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[13\] cpu.v(165) " "Inferred latch for \"operand_a\[13\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[14\] cpu.v(165) " "Inferred latch for \"operand_a\[14\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operand_a\[15\] cpu.v(165) " "Inferred latch for \"operand_a\[15\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[0\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[0\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[1\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[1\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[2\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[2\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[3\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[3\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[4\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[4\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[5\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[5\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[6\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[6\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[7\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[7\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[8\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[8\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[9\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[9\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[10\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[10\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[11\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[11\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[12\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[12\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[13\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[13\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[14\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[14\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_subroutines\[15\] cpu.v(165) " "Inferred latch for \"stack_data_in_subroutines\[15\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pop_subroutines cpu.v(165) " "Inferred latch for \"stack_pop_subroutines\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_push_subroutines cpu.v(165) " "Inferred latch for \"stack_push_subroutines\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[0\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[0\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[1\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[1\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[2\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[2\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[3\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[3\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[4\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[4\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[5\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[5\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[6\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[6\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627054 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[7\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[7\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[8\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[8\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[9\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[9\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[10\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[10\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[11\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[11\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[12\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[12\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[13\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[13\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[14\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[14\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_data_in_operations\[15\] cpu.v(165) " "Inferred latch for \"stack_data_in_operations\[15\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_pop_operations cpu.v(165) " "Inferred latch for \"stack_pop_operations\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stack_push_operations cpu.v(165) " "Inferred latch for \"stack_push_operations\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[0\] cpu.v(165) " "Inferred latch for \"TOS\[0\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[1\] cpu.v(165) " "Inferred latch for \"TOS\[1\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[2\] cpu.v(165) " "Inferred latch for \"TOS\[2\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[3\] cpu.v(165) " "Inferred latch for \"TOS\[3\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[4\] cpu.v(165) " "Inferred latch for \"TOS\[4\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[5\] cpu.v(165) " "Inferred latch for \"TOS\[5\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[6\] cpu.v(165) " "Inferred latch for \"TOS\[6\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[7\] cpu.v(165) " "Inferred latch for \"TOS\[7\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[8\] cpu.v(165) " "Inferred latch for \"TOS\[8\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[9\] cpu.v(165) " "Inferred latch for \"TOS\[9\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[10\] cpu.v(165) " "Inferred latch for \"TOS\[10\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[11\] cpu.v(165) " "Inferred latch for \"TOS\[11\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[12\] cpu.v(165) " "Inferred latch for \"TOS\[12\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[13\] cpu.v(165) " "Inferred latch for \"TOS\[13\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[14\] cpu.v(165) " "Inferred latch for \"TOS\[14\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TOS\[15\] cpu.v(165) " "Inferred latch for \"TOS\[15\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[0\] cpu.v(165) " "Inferred latch for \"Temp2\[0\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[1\] cpu.v(165) " "Inferred latch for \"Temp2\[1\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[2\] cpu.v(165) " "Inferred latch for \"Temp2\[2\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[3\] cpu.v(165) " "Inferred latch for \"Temp2\[3\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[4\] cpu.v(165) " "Inferred latch for \"Temp2\[4\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[5\] cpu.v(165) " "Inferred latch for \"Temp2\[5\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[6\] cpu.v(165) " "Inferred latch for \"Temp2\[6\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[7\] cpu.v(165) " "Inferred latch for \"Temp2\[7\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[8\] cpu.v(165) " "Inferred latch for \"Temp2\[8\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[9\] cpu.v(165) " "Inferred latch for \"Temp2\[9\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[10\] cpu.v(165) " "Inferred latch for \"Temp2\[10\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[11\] cpu.v(165) " "Inferred latch for \"Temp2\[11\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[12\] cpu.v(165) " "Inferred latch for \"Temp2\[12\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627055 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[13\] cpu.v(165) " "Inferred latch for \"Temp2\[13\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[14\] cpu.v(165) " "Inferred latch for \"Temp2\[14\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp2\[15\] cpu.v(165) " "Inferred latch for \"Temp2\[15\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[0\] cpu.v(165) " "Inferred latch for \"Temp1\[0\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[1\] cpu.v(165) " "Inferred latch for \"Temp1\[1\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[2\] cpu.v(165) " "Inferred latch for \"Temp1\[2\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[3\] cpu.v(165) " "Inferred latch for \"Temp1\[3\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[4\] cpu.v(165) " "Inferred latch for \"Temp1\[4\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[5\] cpu.v(165) " "Inferred latch for \"Temp1\[5\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[6\] cpu.v(165) " "Inferred latch for \"Temp1\[6\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[7\] cpu.v(165) " "Inferred latch for \"Temp1\[7\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[8\] cpu.v(165) " "Inferred latch for \"Temp1\[8\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[9\] cpu.v(165) " "Inferred latch for \"Temp1\[9\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[10\] cpu.v(165) " "Inferred latch for \"Temp1\[10\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[11\] cpu.v(165) " "Inferred latch for \"Temp1\[11\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[12\] cpu.v(165) " "Inferred latch for \"Temp1\[12\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[13\] cpu.v(165) " "Inferred latch for \"Temp1\[13\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[14\] cpu.v(165) " "Inferred latch for \"Temp1\[14\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Temp1\[15\] cpu.v(165) " "Inferred latch for \"Temp1\[15\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[0\] cpu.v(165) " "Inferred latch for \"pcounter_next\[0\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[1\] cpu.v(165) " "Inferred latch for \"pcounter_next\[1\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[2\] cpu.v(165) " "Inferred latch for \"pcounter_next\[2\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[3\] cpu.v(165) " "Inferred latch for \"pcounter_next\[3\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pcounter_next\[4\] cpu.v(165) " "Inferred latch for \"pcounter_next\[4\]\" at cpu.v(165)" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627056 "|Processor|cpu:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack stack:stack_operations " "Elaborating entity \"stack\" for hierarchy \"stack:stack_operations\"" {  } { { "Processor.bdf" "stack_operations" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { -144 56 400 0 "stack_operations" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702850627058 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 stack.v(41) " "Verilog HDL assignment warning at stack.v(41): truncated value with size 32 to match size of target (10)" {  } { { "../stack/stack.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/stack/stack.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702850627059 "|Processor|stack:stack_operations"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 stack.v(44) " "Verilog HDL assignment warning at stack.v(44): truncated value with size 32 to match size of target (10)" {  } { { "../stack/stack.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/stack/stack.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702850627059 "|Processor|stack:stack_operations"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:Alu " "Elaborating entity \"alu\" for hierarchy \"alu:Alu\"" {  } { { "Processor.bdf" "Alu" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 504 1624 1968 616 "Alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702850627062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alu.v(60) " "Verilog HDL assignment warning at alu.v(60): truncated value with size 32 to match size of target (16)" {  } { { "../alu/alu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1702850627063 "|Processor|alu:Alu"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "stack:stack_operations\|stack " "RAM logic \"stack:stack_operations\|stack\" is uninferred due to asynchronous read logic" {  } { { "../stack/stack.v" "stack" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/stack/stack.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1702850627341 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "stack:stack_subroutines\|stack " "RAM logic \"stack:stack_subroutines\|stack\" is uninferred due to inappropriate RAM size" {  } { { "../stack/stack.v" "stack" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/stack/stack.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1702850627341 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1702850627341 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:Alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:Alu\|Mult0\"" {  } { { "../alu/alu.v" "Mult0" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 33 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702850627528 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "alu:Alu\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"alu:Alu\|Div0\"" {  } { { "../alu/alu.v" "Div0" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1702850627528 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1702850627528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:Alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:Alu\|lpm_mult:Mult0\"" {  } { { "../alu/alu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 33 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702850627585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:Alu\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:Alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702850627585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702850627585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702850627585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702850627585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702850627585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702850627585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702850627585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702850627585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702850627585 ""}  } { { "../alu/alu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 33 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702850627585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702850627633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627633 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:Alu\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"alu:Alu\|lpm_divide:Div0\"" {  } { { "../alu/alu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702850627667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:Alu\|lpm_divide:Div0 " "Instantiated megafunction \"alu:Alu\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702850627667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702850627667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702850627667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1702850627667 ""}  } { { "../alu/alu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/alu/alu.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1702850627667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702850627710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702850627727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702850627755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702850627808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702850627853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850627853 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|write_data_enable " "Latch cpu:inst\|write_data_enable has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.ENABLE_WRITE_DATA " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.ENABLE_WRITE_DATA" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628160 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[0\] " "Latch cpu:inst\|Temp1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628160 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[1\] " "Latch cpu:inst\|Temp1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628160 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[2\] " "Latch cpu:inst\|Temp1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628160 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[3\] " "Latch cpu:inst\|Temp1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628160 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[4\] " "Latch cpu:inst\|Temp1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628160 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628160 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[5\] " "Latch cpu:inst\|Temp1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[6\] " "Latch cpu:inst\|Temp1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[7\] " "Latch cpu:inst\|Temp1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[8\] " "Latch cpu:inst\|Temp1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[9\] " "Latch cpu:inst\|Temp1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[10\] " "Latch cpu:inst\|Temp1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[11\] " "Latch cpu:inst\|Temp1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[12\] " "Latch cpu:inst\|Temp1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[13\] " "Latch cpu:inst\|Temp1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[14\] " "Latch cpu:inst\|Temp1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp1\[15\] " "Latch cpu:inst\|Temp1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|pcounter_next\[4\] " "Latch cpu:inst\|pcounter_next\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.RESET " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.RESET" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|pcounter_next\[3\] " "Latch cpu:inst\|pcounter_next\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.RESET " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.RESET" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|pcounter_next\[2\] " "Latch cpu:inst\|pcounter_next\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.RESET " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.RESET" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|pcounter_next\[1\] " "Latch cpu:inst\|pcounter_next\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.RESET " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.RESET" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|pcounter_next\[0\] " "Latch cpu:inst\|pcounter_next\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.RESET " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.RESET" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628161 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628161 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|TOS\[4\] " "Latch cpu:inst\|TOS\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_SUBROUTINE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_SUBROUTINE" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628162 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|TOS\[3\] " "Latch cpu:inst\|TOS\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_SUBROUTINE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_SUBROUTINE" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628162 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|TOS\[2\] " "Latch cpu:inst\|TOS\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_SUBROUTINE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_SUBROUTINE" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628162 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|TOS\[1\] " "Latch cpu:inst\|TOS\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_SUBROUTINE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_SUBROUTINE" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628162 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|TOS\[0\] " "Latch cpu:inst\|TOS\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_SUBROUTINE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_SUBROUTINE" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628162 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_push_operations " "Latch cpu:inst\|stack_push_operations has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628162 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_pop_operations " "Latch cpu:inst\|stack_pop_operations has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.POP_IF_EQ " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.POP_IF_EQ" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628162 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 32 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[0\] " "Latch cpu:inst\|stack_data_in_operations\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628162 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628162 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[1\] " "Latch cpu:inst\|stack_data_in_operations\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628163 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[2\] " "Latch cpu:inst\|stack_data_in_operations\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628163 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[3\] " "Latch cpu:inst\|stack_data_in_operations\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628163 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[4\] " "Latch cpu:inst\|stack_data_in_operations\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628163 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[5\] " "Latch cpu:inst\|stack_data_in_operations\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628163 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[6\] " "Latch cpu:inst\|stack_data_in_operations\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628163 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[7\] " "Latch cpu:inst\|stack_data_in_operations\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628163 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[8\] " "Latch cpu:inst\|stack_data_in_operations\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628163 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[9\] " "Latch cpu:inst\|stack_data_in_operations\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628163 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[10\] " "Latch cpu:inst\|stack_data_in_operations\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_M " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_M" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628163 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[11\] " "Latch cpu:inst\|stack_data_in_operations\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_OP_RESULT " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_OP_RESULT" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628163 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[12\] " "Latch cpu:inst\|stack_data_in_operations\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_OP_RESULT " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_OP_RESULT" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628163 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[13\] " "Latch cpu:inst\|stack_data_in_operations\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_OP_RESULT " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_OP_RESULT" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628163 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[14\] " "Latch cpu:inst\|stack_data_in_operations\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_OP_RESULT " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_OP_RESULT" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628163 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_operations\[15\] " "Latch cpu:inst\|stack_data_in_operations\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.PUSH_OP_RESULT " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.PUSH_OP_RESULT" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628163 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628163 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_push_subroutines " "Latch cpu:inst\|stack_push_subroutines has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 39 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_pop_subroutines " "Latch cpu:inst\|stack_pop_subroutines has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|op_ALU\[4\] " "Latch cpu:inst\|op_ALU\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|op_ALU\[0\] " "Latch cpu:inst\|op_ALU\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|op_ALU\[3\] " "Latch cpu:inst\|op_ALU\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[0\] " "Latch cpu:inst\|operand_b\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[0\] " "Latch cpu:inst\|operand_a\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|op_ALU\[1\] " "Latch cpu:inst\|op_ALU\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[1\] " "Latch cpu:inst\|operand_b\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[1\] " "Latch cpu:inst\|operand_a\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[2\] " "Latch cpu:inst\|operand_b\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[2\] " "Latch cpu:inst\|operand_a\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[3\] " "Latch cpu:inst\|operand_b\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[3\] " "Latch cpu:inst\|operand_a\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[4\] " "Latch cpu:inst\|operand_b\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[4\] " "Latch cpu:inst\|operand_a\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628164 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628164 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[5\] " "Latch cpu:inst\|operand_b\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[5\] " "Latch cpu:inst\|operand_a\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[6\] " "Latch cpu:inst\|operand_b\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[6\] " "Latch cpu:inst\|operand_a\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[7\] " "Latch cpu:inst\|operand_b\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[7\] " "Latch cpu:inst\|operand_a\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[8\] " "Latch cpu:inst\|operand_b\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[8\] " "Latch cpu:inst\|operand_a\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[9\] " "Latch cpu:inst\|operand_b\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[9\] " "Latch cpu:inst\|operand_a\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[10\] " "Latch cpu:inst\|operand_b\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[10\] " "Latch cpu:inst\|operand_a\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[11\] " "Latch cpu:inst\|operand_b\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[11\] " "Latch cpu:inst\|operand_a\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[12\] " "Latch cpu:inst\|operand_b\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[12\] " "Latch cpu:inst\|operand_a\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[13\] " "Latch cpu:inst\|operand_b\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628165 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628165 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[13\] " "Latch cpu:inst\|operand_a\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[14\] " "Latch cpu:inst\|operand_b\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[14\] " "Latch cpu:inst\|operand_a\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_b\[15\] " "Latch cpu:inst\|operand_b\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|operand_a\[15\] " "Latch cpu:inst\|operand_a\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|op_ALU\[2\] " "Latch cpu:inst\|op_ALU\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.OP_ALU " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.OP_ALU" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_subroutines\[4\] " "Latch cpu:inst\|stack_data_in_subroutines\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_subroutines\[3\] " "Latch cpu:inst\|stack_data_in_subroutines\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_subroutines\[2\] " "Latch cpu:inst\|stack_data_in_subroutines\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_subroutines\[1\] " "Latch cpu:inst\|stack_data_in_subroutines\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|stack_data_in_subroutines\[0\] " "Latch cpu:inst\|stack_data_in_subroutines\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.DECODE " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.DECODE" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[0\] " "Latch cpu:inst\|Temp2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[1\] " "Latch cpu:inst\|Temp2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[2\] " "Latch cpu:inst\|Temp2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[3\] " "Latch cpu:inst\|Temp2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[4\] " "Latch cpu:inst\|Temp2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[5\] " "Latch cpu:inst\|Temp2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628166 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[6\] " "Latch cpu:inst\|Temp2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628167 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[7\] " "Latch cpu:inst\|Temp2\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628167 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[8\] " "Latch cpu:inst\|Temp2\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628167 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[9\] " "Latch cpu:inst\|Temp2\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628167 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[10\] " "Latch cpu:inst\|Temp2\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628167 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[11\] " "Latch cpu:inst\|Temp2\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628167 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[12\] " "Latch cpu:inst\|Temp2\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628167 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[13\] " "Latch cpu:inst\|Temp2\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628167 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[14\] " "Latch cpu:inst\|Temp2\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628167 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628167 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "cpu:inst\|Temp2\[15\] " "Latch cpu:inst\|Temp2\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA cpu:inst\|state.GET_TEMP2 " "Ports D and ENA on the latch are fed by the same signal cpu:inst\|state.GET_TEMP2" {  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702850628167 ""}  } { { "../CPU/cpu.v" "" { Text "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/CPU/cpu.v" 165 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702850628167 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "read_data_enable VCC " "Pin \"read_data_enable\" is stuck at VCC" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 216 1528 1710 232 "read_data_enable" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|read_data_enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[15\] GND " "Pin \"memory_data_out\[15\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[14\] GND " "Pin \"memory_data_out\[14\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[13\] GND " "Pin \"memory_data_out\[13\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[12\] GND " "Pin \"memory_data_out\[12\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[11\] GND " "Pin \"memory_data_out\[11\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[10\] GND " "Pin \"memory_data_out\[10\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[9\] GND " "Pin \"memory_data_out\[9\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[8\] GND " "Pin \"memory_data_out\[8\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[7\] GND " "Pin \"memory_data_out\[7\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[6\] GND " "Pin \"memory_data_out\[6\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[5\] GND " "Pin \"memory_data_out\[5\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[4\] GND " "Pin \"memory_data_out\[4\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[3\] GND " "Pin \"memory_data_out\[3\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[2\] GND " "Pin \"memory_data_out\[2\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[1\] GND " "Pin \"memory_data_out\[1\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "memory_data_out\[0\] GND " "Pin \"memory_data_out\[0\]\" is stuck at GND" {  } { { "Processor.bdf" "" { Schematic "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/Processor.bdf" { { 200 1528 1745 216 "memory_data_out\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702850628784 "|Processor|memory_data_out[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702850628784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702850628901 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702850630318 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/leand/UFBA/TRAB_PCID/Processador-PCID/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850630385 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702850630526 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702850630526 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1354 " "Implemented 1354 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702850630621 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702850630621 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1290 " "Implemented 1290 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702850630621 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1702850630621 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702850630621 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 260 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 260 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702850630657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 17 19:03:50 2023 " "Processing ended: Sun Dec 17 19:03:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702850630657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702850630657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702850630657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702850630657 ""}
