#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jun 26 16:02:50 2020
# Process ID: 256308
# Current directory: /home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.runs/synth_1
# Command line: vivado -log XADCdemo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source XADCdemo.tcl
# Log file: /home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.runs/synth_1/XADCdemo.vds
# Journal file: /home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source XADCdemo.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/ngonidzashe/repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ngonidzashe/Vivado/2019.2/data/ip'.
Command: synth_design -top XADCdemo -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'xadc_wiz_0' is locked:
* IP definition 'XADC Wizard (3.3)' for IP 'xadc_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 256424 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1816.258 ; gain = 202.719 ; free physical = 191 ; free virtual = 1707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'XADCdemo' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
	Parameter DISTORTION_SW bound to: 2 - type: integer 
	Parameter CHORUS_SW bound to: 3 - type: integer 
	Parameter ECHO_SW bound to: 4 - type: integer 
	Parameter REVERB_SW bound to: 5 - type: integer 
	Parameter BEGIN bound to: 4'b0011 
	Parameter CHORUS bound to: 4'b0100 
	Parameter DISTORTION bound to: 4'b0101 
	Parameter ECHO bound to: 4'b0110 
	Parameter REVERB bound to: 4'b0111 
	Parameter OUTPUT bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'xadc_wiz_0' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.runs/synth_1/.Xil/Vivado-256308-Prometheus/realtime/xadc_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'xadc_wiz_0' (1#1) [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.runs/synth_1/.Xil/Vivado-256308-Prometheus/realtime/xadc_wiz_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'XLXI_7' of module 'xadc_wiz_0' has 23 connections declared, but only 22 given [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:64]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:174]
INFO: [Synth 8-6157] synthesizing module 'DigitToSeg' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'sevensegdecoder' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-226] default block is never used [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:28]
INFO: [Synth 8-6155] done synthesizing module 'sevensegdecoder' (2#1) [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/sevensegdecoder.v:21]
INFO: [Synth 8-6157] synthesizing module 'mux4_4bus' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux4_4bus' (3#1) [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/mux4_4bus.v:21]
INFO: [Synth 8-6157] synthesizing module 'segClkDevider' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
	Parameter constantNumber bound to: 10000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'segClkDevider' (4#1) [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/segClkDevider.v:21]
INFO: [Synth 8-6157] synthesizing module 'counter3bit' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter3bit' (5#1) [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/counter3bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_3_8' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3_8' (6#1) [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/decoder3_8.v:21]
INFO: [Synth 8-6155] done synthesizing module 'DigitToSeg' (7#1) [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/DigitToSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'lpf' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/lpf.v:23]
INFO: [Synth 8-6155] done synthesizing module 'lpf' (8#1) [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/lpf.v:23]
INFO: [Synth 8-6157] synthesizing module 'distortion' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/distortion.v:23]
INFO: [Synth 8-6155] done synthesizing module 'distortion' (9#1) [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/distortion.v:23]
INFO: [Synth 8-6157] synthesizing module 'chorus' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/chorus.v:23]
INFO: [Synth 8-6155] done synthesizing module 'chorus' (10#1) [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/chorus.v:23]
INFO: [Synth 8-6157] synthesizing module 'echo' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/echo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'echo' (11#1) [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/new/echo.v:23]
INFO: [Synth 8-6157] synthesizing module 'pwm_module' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/pwm_module.v:21]
INFO: [Synth 8-6155] done synthesizing module 'pwm_module' (12#1) [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/pwm_module.v:21]
WARNING: [Synth 8-689] width (16) of port connection 'PWM_in' does not match port width (11) of module 'pwm_module' [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:383]
WARNING: [Synth 8-6014] Unused sequential element decimal_reg was removed.  [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:124]
INFO: [Synth 8-6155] done synthesizing module 'XADCdemo' (13#1) [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/sources_1/imports/hdl/top.v:22]
WARNING: [Synth 8-3917] design XADCdemo has port AUD_SD driven by constant 1
WARNING: [Synth 8-3331] design lpf has unconnected port sample3[10]
WARNING: [Synth 8-3331] design lpf has unconnected port sample3[9]
WARNING: [Synth 8-3331] design lpf has unconnected port sample3[8]
WARNING: [Synth 8-3331] design lpf has unconnected port sample3[7]
WARNING: [Synth 8-3331] design lpf has unconnected port sample3[6]
WARNING: [Synth 8-3331] design lpf has unconnected port sample3[5]
WARNING: [Synth 8-3331] design lpf has unconnected port sample3[4]
WARNING: [Synth 8-3331] design lpf has unconnected port sample3[3]
WARNING: [Synth 8-3331] design lpf has unconnected port sample3[2]
WARNING: [Synth 8-3331] design lpf has unconnected port sample3[1]
WARNING: [Synth 8-3331] design lpf has unconnected port sample3[0]
WARNING: [Synth 8-3331] design lpf has unconnected port sample4[10]
WARNING: [Synth 8-3331] design lpf has unconnected port sample4[9]
WARNING: [Synth 8-3331] design lpf has unconnected port sample4[8]
WARNING: [Synth 8-3331] design lpf has unconnected port sample4[7]
WARNING: [Synth 8-3331] design lpf has unconnected port sample4[6]
WARNING: [Synth 8-3331] design lpf has unconnected port sample4[5]
WARNING: [Synth 8-3331] design lpf has unconnected port sample4[4]
WARNING: [Synth 8-3331] design lpf has unconnected port sample4[3]
WARNING: [Synth 8-3331] design lpf has unconnected port sample4[2]
WARNING: [Synth 8-3331] design lpf has unconnected port sample4[1]
WARNING: [Synth 8-3331] design lpf has unconnected port sample4[0]
WARNING: [Synth 8-3331] design lpf has unconnected port sample8[10]
WARNING: [Synth 8-3331] design lpf has unconnected port sample8[9]
WARNING: [Synth 8-3331] design lpf has unconnected port sample8[8]
WARNING: [Synth 8-3331] design lpf has unconnected port sample8[7]
WARNING: [Synth 8-3331] design lpf has unconnected port sample8[6]
WARNING: [Synth 8-3331] design lpf has unconnected port sample8[5]
WARNING: [Synth 8-3331] design lpf has unconnected port sample8[4]
WARNING: [Synth 8-3331] design lpf has unconnected port sample8[3]
WARNING: [Synth 8-3331] design lpf has unconnected port sample8[2]
WARNING: [Synth 8-3331] design lpf has unconnected port sample8[1]
WARNING: [Synth 8-3331] design lpf has unconnected port sample8[0]
WARNING: [Synth 8-3331] design lpf has unconnected port sample9[10]
WARNING: [Synth 8-3331] design lpf has unconnected port sample9[9]
WARNING: [Synth 8-3331] design lpf has unconnected port sample9[8]
WARNING: [Synth 8-3331] design lpf has unconnected port sample9[7]
WARNING: [Synth 8-3331] design lpf has unconnected port sample9[6]
WARNING: [Synth 8-3331] design lpf has unconnected port sample9[5]
WARNING: [Synth 8-3331] design lpf has unconnected port sample9[4]
WARNING: [Synth 8-3331] design lpf has unconnected port sample9[3]
WARNING: [Synth 8-3331] design lpf has unconnected port sample9[2]
WARNING: [Synth 8-3331] design lpf has unconnected port sample9[1]
WARNING: [Synth 8-3331] design lpf has unconnected port sample9[0]
WARNING: [Synth 8-3331] design counter3bit has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1879.008 ; gain = 265.469 ; free physical = 230 ; free virtual = 1740
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1879.008 ; gain = 265.469 ; free physical = 225 ; free virtual = 1735
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1879.008 ; gain = 265.469 ; free physical = 225 ; free virtual = 1735
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1879.008 ; gain = 0.000 ; free physical = 214 ; free virtual = 1729
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Finished Parsing XDC File [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/xadc_wiz_0/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'XLXI_7'
Parsing XDC File [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.srcs/constrs_1/imports/constraints/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/XADCdemo_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/XADCdemo_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2053.695 ; gain = 0.000 ; free physical = 138 ; free virtual = 1640
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2053.695 ; gain = 0.000 ; free physical = 137 ; free virtual = 1640
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2053.695 ; gain = 440.156 ; free physical = 195 ; free virtual = 1707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2053.695 ; gain = 440.156 ; free physical = 197 ; free virtual = 1709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for XLXI_7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2053.695 ; gain = 440.156 ; free physical = 197 ; free virtual = 1709
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2053.695 ; gain = 440.156 ; free physical = 185 ; free virtual = 1699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 5     
	   2 Input     11 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 29    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module XADCdemo 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 23    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 8     
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 3     
Module segClkDevider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module counter3bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module lpf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 5     
+---Registers : 
	               11 Bit    Registers := 1     
Module distortion 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module chorus 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module echo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module pwm_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (chorus/\chorus_out_reg[10] )
INFO: [Synth 8-3886] merging instance 'Address_in_reg[1]' (FDE) to 'Address_in_reg[4]'
INFO: [Synth 8-3886] merging instance 'Address_in_reg[2]' (FDE) to 'Address_in_reg[6]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Address_in_reg[4] )
INFO: [Synth 8-3886] merging instance 'Address_in_reg[5]' (FDE) to 'Address_in_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Address_in_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\LED_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2102.688 ; gain = 489.148 ; free physical = 362 ; free virtual = 1679
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 2102.688 ; gain = 489.148 ; free physical = 154 ; free virtual = 1525
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 2102.688 ; gain = 489.148 ; free physical = 162 ; free virtual = 1519
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2102.688 ; gain = 489.148 ; free physical = 161 ; free virtual = 1520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2102.688 ; gain = 489.148 ; free physical = 161 ; free virtual = 1520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2102.688 ; gain = 489.148 ; free physical = 161 ; free virtual = 1520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|XADCdemo    | p10_reg[10] | 10     | 11    | NO           | NO                 | YES               | 11     | 0       | 
+------------+-------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |xadc_wiz_0 |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |    22|
|4     |DSP48E1    |     1|
|5     |LUT1       |     4|
|6     |LUT2       |    45|
|7     |LUT3       |    32|
|8     |LUT4       |    45|
|9     |LUT5       |    66|
|10    |LUT6       |   134|
|11    |MUXF7      |     4|
|12    |SRL16E     |    11|
|13    |FDRE       |   194|
|14    |FDSE       |     1|
|15    |IBUF       |    17|
|16    |OBUF       |    34|
+------+-----------+------+

Report Instance Areas: 
+------+------------+----------------+------+
|      |Instance    |Module          |Cells |
+------+------------+----------------+------+
|1     |top         |                |   637|
|2     |  segment1  |DigitToSeg      |   115|
|3     |    XLXI_6  |sevensegdecoder |     7|
|4     |    XLXI_45 |mux4_4bus       |    12|
|5     |    XLXI_47 |segClkDevider   |    82|
|6     |    XLXI_49 |counter3bit     |     6|
|7     |    XLXI_50 |decoder_3_8     |     8|
|8     |  distort   |distortion      |    11|
|9     |  chorus    |chorus          |    24|
|10    |  pwm       |pwm_module      |    52|
+------+------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2102.688 ; gain = 489.148 ; free physical = 161 ; free virtual = 1520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 2102.688 ; gain = 314.461 ; free physical = 236 ; free virtual = 1596
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2102.695 ; gain = 489.148 ; free physical = 236 ; free virtual = 1596
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2102.695 ; gain = 0.000 ; free physical = 218 ; free virtual = 1591
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.703 ; gain = 0.000 ; free physical = 209 ; free virtual = 1603
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2134.703 ; gain = 707.422 ; free physical = 343 ; free virtual = 1737
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.703 ; gain = 0.000 ; free physical = 343 ; free virtual = 1738
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/ngonidzashe/Documents/XADC/Nexys-A7-100T-XADC-2018.2-1/vivado_proj/Nexys-A7-100T-XADC.runs/synth_1/XADCdemo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file XADCdemo_utilization_synth.rpt -pb XADCdemo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun 26 16:03:54 2020...
