#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2242130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2287270 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0x22401f0 .functor NOT 1, L_0x22c71f0, C4<0>, C4<0>, C4<0>;
L_0x2241190 .functor XOR 4, L_0x22c6c90, L_0x22c6f70, C4<0000>, C4<0000>;
L_0x2269020 .functor XOR 4, L_0x2241190, L_0x22c70b0, C4<0000>, C4<0000>;
v0x22b4530_0 .net *"_ivl_10", 3 0, L_0x22c70b0;  1 drivers
v0x22b4630_0 .net *"_ivl_12", 3 0, L_0x2269020;  1 drivers
v0x22b4710_0 .net *"_ivl_2", 3 0, L_0x22c6bf0;  1 drivers
v0x22b47d0_0 .net *"_ivl_4", 3 0, L_0x22c6c90;  1 drivers
v0x22b48b0_0 .net *"_ivl_6", 3 0, L_0x22c6f70;  1 drivers
v0x22b49e0_0 .net *"_ivl_8", 3 0, L_0x2241190;  1 drivers
v0x22b4ac0_0 .net "aaah_dut", 0 0, v0x22b3660_0;  1 drivers
v0x22b4b60_0 .net "aaah_ref", 0 0, L_0x2240690;  1 drivers
v0x22b4c00_0 .net "areset", 0 0, L_0x2240430;  1 drivers
v0x22b4d30_0 .net "bump_left", 0 0, v0x22b2920_0;  1 drivers
v0x22b4dd0_0 .net "bump_right", 0 0, v0x22b29c0_0;  1 drivers
v0x22b4e70_0 .var "clk", 0 0;
v0x22b4f10_0 .net "dig", 0 0, v0x22b2bf0_0;  1 drivers
v0x22b4fb0_0 .net "digging_dut", 0 0, v0x22b3c60_0;  1 drivers
v0x22b5050_0 .net "digging_ref", 0 0, L_0x2240c90;  1 drivers
v0x22b50f0_0 .net "ground", 0 0, v0x22b2cc0_0;  1 drivers
v0x22b5190_0 .var/2u "stats1", 351 0;
v0x22b5230_0 .var/2u "strobe", 0 0;
v0x22b52d0_0 .net "tb_match", 0 0, L_0x22c71f0;  1 drivers
v0x22b5370_0 .net "tb_mismatch", 0 0, L_0x22401f0;  1 drivers
v0x22b5410_0 .net "walk_left_dut", 0 0, v0x22b4000_0;  1 drivers
v0x22b54b0_0 .net "walk_left_ref", 0 0, L_0x22c5ae0;  1 drivers
v0x22b5580_0 .net "walk_right_dut", 0 0, v0x22b40c0_0;  1 drivers
v0x22b5650_0 .net "walk_right_ref", 0 0, L_0x22c5e00;  1 drivers
v0x22b5720_0 .net "wavedrom_enable", 0 0, v0x22b2ed0_0;  1 drivers
v0x22b57f0_0 .net "wavedrom_title", 511 0, v0x22b2f70_0;  1 drivers
L_0x22c6bf0 .concat [ 1 1 1 1], L_0x2240c90, L_0x2240690, L_0x22c5e00, L_0x22c5ae0;
L_0x22c6c90 .concat [ 1 1 1 1], L_0x2240c90, L_0x2240690, L_0x22c5e00, L_0x22c5ae0;
L_0x22c6f70 .concat [ 1 1 1 1], v0x22b3c60_0, v0x22b3660_0, v0x22b40c0_0, v0x22b4000_0;
L_0x22c70b0 .concat [ 1 1 1 1], L_0x2240c90, L_0x2240690, L_0x22c5e00, L_0x22c5ae0;
L_0x22c71f0 .cmp/eeq 4, L_0x22c6bf0, L_0x2269020;
S_0x2284930 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0x2287270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x2285350 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x2285390 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0x22853d0 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0x2285410 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0x2285450 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0x2285490 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0x2240690 .functor OR 1, L_0x22c60b0, L_0x22c63f0, C4<0>, C4<0>;
L_0x2240c90 .functor OR 1, L_0x22c6710, L_0x22c6950, C4<0>, C4<0>;
v0x2244420_0 .net *"_ivl_0", 31 0, L_0x22c5930;  1 drivers
L_0x7fc5d73b40f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2244650_0 .net *"_ivl_11", 28 0, L_0x7fc5d73b40f0;  1 drivers
L_0x7fc5d73b4138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x2240260_0 .net/2u *"_ivl_12", 31 0, L_0x7fc5d73b4138;  1 drivers
v0x22404a0_0 .net *"_ivl_16", 31 0, L_0x22c5fc0;  1 drivers
L_0x7fc5d73b4180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2240700_0 .net *"_ivl_19", 28 0, L_0x7fc5d73b4180;  1 drivers
L_0x7fc5d73b41c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x2240de0_0 .net/2u *"_ivl_20", 31 0, L_0x7fc5d73b41c8;  1 drivers
v0x22412a0_0 .net *"_ivl_22", 0 0, L_0x22c60b0;  1 drivers
v0x22afff0_0 .net *"_ivl_24", 31 0, L_0x22c6230;  1 drivers
L_0x7fc5d73b4210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x22b00d0_0 .net *"_ivl_27", 28 0, L_0x7fc5d73b4210;  1 drivers
L_0x7fc5d73b4258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x22b01b0_0 .net/2u *"_ivl_28", 31 0, L_0x7fc5d73b4258;  1 drivers
L_0x7fc5d73b4060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x22b0290_0 .net *"_ivl_3", 28 0, L_0x7fc5d73b4060;  1 drivers
v0x22b0370_0 .net *"_ivl_30", 0 0, L_0x22c63f0;  1 drivers
v0x22b0430_0 .net *"_ivl_34", 31 0, L_0x22c6620;  1 drivers
L_0x7fc5d73b42a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x22b0510_0 .net *"_ivl_37", 28 0, L_0x7fc5d73b42a0;  1 drivers
L_0x7fc5d73b42e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x22b05f0_0 .net/2u *"_ivl_38", 31 0, L_0x7fc5d73b42e8;  1 drivers
L_0x7fc5d73b40a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x22b06d0_0 .net/2u *"_ivl_4", 31 0, L_0x7fc5d73b40a8;  1 drivers
v0x22b07b0_0 .net *"_ivl_40", 0 0, L_0x22c6710;  1 drivers
v0x22b0870_0 .net *"_ivl_42", 31 0, L_0x22c68b0;  1 drivers
L_0x7fc5d73b4330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x22b0950_0 .net *"_ivl_45", 28 0, L_0x7fc5d73b4330;  1 drivers
L_0x7fc5d73b4378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x22b0a30_0 .net/2u *"_ivl_46", 31 0, L_0x7fc5d73b4378;  1 drivers
v0x22b0b10_0 .net *"_ivl_48", 0 0, L_0x22c6950;  1 drivers
v0x22b0bd0_0 .net *"_ivl_8", 31 0, L_0x22c5c70;  1 drivers
v0x22b0cb0_0 .net "aaah", 0 0, L_0x2240690;  alias, 1 drivers
v0x22b0d70_0 .net "areset", 0 0, L_0x2240430;  alias, 1 drivers
v0x22b0e30_0 .net "bump_left", 0 0, v0x22b2920_0;  alias, 1 drivers
v0x22b0ef0_0 .net "bump_right", 0 0, v0x22b29c0_0;  alias, 1 drivers
v0x22b0fb0_0 .net "clk", 0 0, v0x22b4e70_0;  1 drivers
v0x22b1070_0 .net "dig", 0 0, v0x22b2bf0_0;  alias, 1 drivers
v0x22b1130_0 .net "digging", 0 0, L_0x2240c90;  alias, 1 drivers
v0x22b11f0_0 .net "ground", 0 0, v0x22b2cc0_0;  alias, 1 drivers
v0x22b12b0_0 .var "next", 2 0;
v0x22b1390_0 .var "state", 2 0;
v0x22b1470_0 .net "walk_left", 0 0, L_0x22c5ae0;  alias, 1 drivers
v0x22b1740_0 .net "walk_right", 0 0, L_0x22c5e00;  alias, 1 drivers
E_0x2258d60 .event posedge, v0x22b0d70_0, v0x22b0fb0_0;
E_0x22579a0/0 .event anyedge, v0x22b1390_0, v0x22b11f0_0, v0x22b1070_0, v0x22b0e30_0;
E_0x22579a0/1 .event anyedge, v0x22b0ef0_0;
E_0x22579a0 .event/or E_0x22579a0/0, E_0x22579a0/1;
L_0x22c5930 .concat [ 3 29 0 0], v0x22b1390_0, L_0x7fc5d73b4060;
L_0x22c5ae0 .cmp/eq 32, L_0x22c5930, L_0x7fc5d73b40a8;
L_0x22c5c70 .concat [ 3 29 0 0], v0x22b1390_0, L_0x7fc5d73b40f0;
L_0x22c5e00 .cmp/eq 32, L_0x22c5c70, L_0x7fc5d73b4138;
L_0x22c5fc0 .concat [ 3 29 0 0], v0x22b1390_0, L_0x7fc5d73b4180;
L_0x22c60b0 .cmp/eq 32, L_0x22c5fc0, L_0x7fc5d73b41c8;
L_0x22c6230 .concat [ 3 29 0 0], v0x22b1390_0, L_0x7fc5d73b4210;
L_0x22c63f0 .cmp/eq 32, L_0x22c6230, L_0x7fc5d73b4258;
L_0x22c6620 .concat [ 3 29 0 0], v0x22b1390_0, L_0x7fc5d73b42a0;
L_0x22c6710 .cmp/eq 32, L_0x22c6620, L_0x7fc5d73b42e8;
L_0x22c68b0 .concat [ 3 29 0 0], v0x22b1390_0, L_0x7fc5d73b4330;
L_0x22c6950 .cmp/eq 32, L_0x22c68b0, L_0x7fc5d73b4378;
S_0x22b1940 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0x2287270;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0x2240430 .functor BUFZ 1, v0x22b2d90_0, C4<0>, C4<0>, C4<0>;
v0x22b2860_0 .net "areset", 0 0, L_0x2240430;  alias, 1 drivers
v0x22b2920_0 .var "bump_left", 0 0;
v0x22b29c0_0 .var "bump_right", 0 0;
v0x22b2a60_0 .net "clk", 0 0, v0x22b4e70_0;  alias, 1 drivers
L_0x7fc5d73b4018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0x22b2b00_0 .net "d", 55 0, L_0x7fc5d73b4018;  1 drivers
v0x22b2bf0_0 .var "dig", 0 0;
v0x22b2cc0_0 .var "ground", 0 0;
v0x22b2d90_0 .var "reset", 0 0;
v0x22b2e30_0 .net "tb_match", 0 0, L_0x22c71f0;  alias, 1 drivers
v0x22b2ed0_0 .var "wavedrom_enable", 0 0;
v0x22b2f70_0 .var "wavedrom_title", 511 0;
E_0x2257bf0/0 .event negedge, v0x22b0fb0_0;
E_0x2257bf0/1 .event posedge, v0x22b0fb0_0;
E_0x2257bf0 .event/or E_0x2257bf0/0, E_0x2257bf0/1;
S_0x22b1b60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0x22b1940;
 .timescale -12 -12;
v0x22b1da0_0 .var/2s "i", 31 0;
E_0x22349f0 .event posedge, v0x22b0fb0_0;
S_0x22b1ea0 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0x22b1940;
 .timescale -12 -12;
v0x22b20c0_0 .var/2u "arfail", 0 0;
v0x22b21a0_0 .var "async", 0 0;
v0x22b2260_0 .var/2u "datafail", 0 0;
v0x22b2300_0 .var/2u "srfail", 0 0;
E_0x22936a0 .event negedge, v0x22b0fb0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x22349f0;
    %wait E_0x22349f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b2d90_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x22349f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x22936a0;
    %load/vec4 v0x22b2e30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x22b2260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22b2d90_0, 0;
    %wait E_0x22349f0;
    %load/vec4 v0x22b2e30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x22b20c0_0, 0, 1;
    %wait E_0x22349f0;
    %load/vec4 v0x22b2e30_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x22b2300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b2d90_0, 0;
    %load/vec4 v0x22b2300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x22b20c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x22b21a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x22b2260_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x22b21a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x22b23c0 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0x22b1940;
 .timescale -12 -12;
v0x22b25a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x22b2680 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0x22b1940;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x22b3110 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0x2287270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x22b32d0 .param/l "IDLE" 0 4 17, C4<00>;
P_0x22b3310 .param/l "WALK_LEFT" 0 4 18, C4<01>;
P_0x22b3350 .param/l "WALK_RIGHT" 0 4 19, C4<10>;
v0x22b3660_0 .var "aaah", 0 0;
v0x22b3740_0 .net "areset", 0 0, L_0x2240430;  alias, 1 drivers
v0x22b3850_0 .net "bump_left", 0 0, v0x22b2920_0;  alias, 1 drivers
v0x22b3940_0 .net "bump_right", 0 0, v0x22b29c0_0;  alias, 1 drivers
v0x22b3a30_0 .net "clk", 0 0, v0x22b4e70_0;  alias, 1 drivers
v0x22b3b70_0 .net "dig", 0 0, v0x22b2bf0_0;  alias, 1 drivers
v0x22b3c60_0 .var "digging", 0 0;
v0x22b3d00_0 .net "ground", 0 0, v0x22b2cc0_0;  alias, 1 drivers
v0x22b3df0_0 .var "prev_state", 0 0;
v0x22b3f20_0 .var "state", 1 0;
v0x22b4000_0 .var "walk_left", 0 0;
v0x22b40c0_0 .var "walk_right", 0 0;
E_0x22939c0 .event anyedge, v0x22b3f20_0;
S_0x22b4320 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0x2287270;
 .timescale -12 -12;
E_0x22b44b0 .event anyedge, v0x22b5230_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x22b5230_0;
    %nor/r;
    %assign/vec4 v0x22b5230_0, 0;
    %wait E_0x22b44b0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x22b1940;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22b2d90_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x22b2bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22b2cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22b29c0_0, 0;
    %assign/vec4 v0x22b2920_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x22b21a0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x22b1ea0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22b2d90_0, 0;
    %wait E_0x22349f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b2d90_0, 0;
    %wait E_0x22936a0;
    %fork t_1, S_0x22b1b60;
    %jmp t_0;
    .scope S_0x22b1b60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x22b1da0_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0x22b1da0_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x22349f0;
    %load/vec4 v0x22b2b00_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0x22b1da0_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0x22b2bf0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22b2cc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22b29c0_0, 0;
    %assign/vec4 v0x22b2920_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22b1da0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x22b1da0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x22b1940;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x22b2680;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2257bf0;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x22b2920_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x22b29c0_0, 0;
    %assign/vec4 v0x22b2bf0_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x22b2cc0_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x22b2d90_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2284930;
T_5 ;
Ewait_0 .event/or E_0x22579a0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x22b1390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x22b11f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x22b12b0_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x22b1070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x22b12b0_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x22b0e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x22b12b0_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x22b12b0_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x22b11f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x22b12b0_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x22b1070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x22b12b0_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x22b0ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x22b12b0_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x22b12b0_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x22b11f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0x22b12b0_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x22b11f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0x22b12b0_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x22b11f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0x22b12b0_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x22b11f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0x22b12b0_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x2284930;
T_6 ;
    %wait E_0x2258d60;
    %load/vec4 v0x22b0d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x22b1390_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x22b12b0_0;
    %assign/vec4 v0x22b1390_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x22b3110;
T_7 ;
    %wait E_0x2258d60;
    %load/vec4 v0x22b3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x22b3f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b3df0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x22b3f20_0;
    %pad/u 1;
    %assign/vec4 v0x22b3df0_0, 0;
    %load/vec4 v0x22b3f20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x22b3850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v0x22b3940_0;
    %nor/r;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x22b3f20_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x22b3850_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v0x22b3940_0;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x22b3f20_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x22b3d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x22b3f20_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x22b3b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.14, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x22b3f20_0, 0;
T_7.14 ;
T_7.13 ;
T_7.10 ;
T_7.7 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x22b3850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.18, 9;
    %load/vec4 v0x22b3940_0;
    %nor/r;
    %and;
T_7.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x22b3f20_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x22b3850_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.21, 9;
    %load/vec4 v0x22b3940_0;
    %and;
T_7.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x22b3f20_0, 0;
    %jmp T_7.20;
T_7.19 ;
    %load/vec4 v0x22b3d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x22b3f20_0, 0;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0x22b3b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x22b3f20_0, 0;
T_7.24 ;
T_7.23 ;
T_7.20 ;
T_7.17 ;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x22b3850_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.28, 9;
    %load/vec4 v0x22b3940_0;
    %nor/r;
    %and;
T_7.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x22b3f20_0, 0;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v0x22b3850_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.31, 9;
    %load/vec4 v0x22b3940_0;
    %and;
T_7.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.29, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x22b3f20_0, 0;
    %jmp T_7.30;
T_7.29 ;
    %load/vec4 v0x22b3d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.32, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x22b3f20_0, 0;
    %jmp T_7.33;
T_7.32 ;
    %load/vec4 v0x22b3b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.34, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x22b3f20_0, 0;
T_7.34 ;
T_7.33 ;
T_7.30 ;
T_7.27 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x22b3110;
T_8 ;
    %wait E_0x22939c0;
    %load/vec4 v0x22b3df0_0;
    %pad/u 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22b4000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b40c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b3660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b3c60_0, 0;
    %jmp T_8.3;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22b4000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b40c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b3660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b3c60_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b4000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22b40c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b3660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b3c60_0, 0;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x22b3110;
T_9 ;
    %wait E_0x2258d60;
    %load/vec4 v0x22b3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b3660_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x22b3d00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v0x22b3df0_0;
    %pad/u 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22b3660_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b3660_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x22b3110;
T_10 ;
    %wait E_0x2258d60;
    %load/vec4 v0x22b3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b3c60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x22b3f20_0;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_10.4, 4;
    %load/vec4 v0x22b3b70_0;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x22b3c60_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x22b3c60_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x2287270;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22b4e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x22b5230_0, 0, 1;
    %end;
    .thread T_11, $init;
    .scope S_0x2287270;
T_12 ;
T_12.0 ;
    %delay 5, 0;
    %load/vec4 v0x22b4e70_0;
    %inv;
    %store/vec4 v0x22b4e70_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0x2287270;
T_13 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0x22b2a60_0, v0x22b5370_0, v0x22b4e70_0, v0x22b4c00_0, v0x22b4d30_0, v0x22b4dd0_0, v0x22b50f0_0, v0x22b4f10_0, v0x22b54b0_0, v0x22b5410_0, v0x22b5650_0, v0x22b5580_0, v0x22b4b60_0, v0x22b4ac0_0, v0x22b5050_0, v0x22b4fb0_0 {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x2287270;
T_14 ;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.1;
T_14.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_14.1 ;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.3;
T_14.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_14.3 ;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_14.5 ;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_14.7;
T_14.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_14.7 ;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_14, $final;
    .scope S_0x2287270;
T_15 ;
    %wait E_0x2257bf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22b5190_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b5190_0, 4, 32;
    %load/vec4 v0x22b52d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b5190_0, 4, 32;
T_15.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x22b5190_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b5190_0, 4, 32;
T_15.0 ;
    %load/vec4 v0x22b54b0_0;
    %load/vec4 v0x22b54b0_0;
    %load/vec4 v0x22b5410_0;
    %xor;
    %load/vec4 v0x22b54b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.4, 6;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b5190_0, 4, 32;
T_15.6 ;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b5190_0, 4, 32;
T_15.4 ;
    %load/vec4 v0x22b5650_0;
    %load/vec4 v0x22b5650_0;
    %load/vec4 v0x22b5580_0;
    %xor;
    %load/vec4 v0x22b5650_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.8, 6;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b5190_0, 4, 32;
T_15.10 ;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b5190_0, 4, 32;
T_15.8 ;
    %load/vec4 v0x22b4b60_0;
    %load/vec4 v0x22b4b60_0;
    %load/vec4 v0x22b4ac0_0;
    %xor;
    %load/vec4 v0x22b4b60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.12, 6;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b5190_0, 4, 32;
T_15.14 ;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b5190_0, 4, 32;
T_15.12 ;
    %load/vec4 v0x22b5050_0;
    %load/vec4 v0x22b5050_0;
    %load/vec4 v0x22b4fb0_0;
    %xor;
    %load/vec4 v0x22b5050_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_15.16, 6;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b5190_0, 4, 32;
T_15.18 ;
    %load/vec4 v0x22b5190_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x22b5190_0, 4, 32;
T_15.16 ;
    %jmp T_15;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/lemmings3/iter1/response0/top_module.sv";
