Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  20 Dec 2018 08:42:15 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga003.jf.intel.com (orsmga003.jf.intel.com [10.7.209.27])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 7CE4F580522
	for <like.xu@linux.intel.com>; Wed, 19 Dec 2018 11:25:08 -0800 (PST)
Received: from fmsmga101.fm.intel.com ([10.1.193.65])
  by orsmga003-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 19 Dec 2018 11:25:08 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3Aoh+p4hTh3aJVzmtXSBFP7by2MNpsv+yvbD5Q0YIu?=
 =?us-ascii?q?jvd0So/mwa67ZBOCt8tkgFKBZ4jH8fUM07OQ7/iwHzRYqb+681k6OKRWUBEEjc?=
 =?us-ascii?q?hE1ycBO+WiTXPBEfjxciYhF95DXlI2t1uyMExSBdqsLwaK+i764jEdAAjwOhRo?=
 =?us-ascii?q?LerpBIHSk9631+ev8JHPfglEnjWwba9xIRmssQndqtQdjJd/JKo21hbHuGZDdf?=
 =?us-ascii?q?5MxWNvK1KTnhL86dm18ZV+7SleuO8v+tBZX6nicKs2UbJXDDI9M2Ao/8LrrgXM?=
 =?us-ascii?q?TRGO5nQHTGoblAdDDhXf4xH7WpfxtTb6tvZ41SKHM8D6Uaw4VDK/5KptVRTmij?=
 =?us-ascii?q?oINyQh/W/XlMJwkKxVrhGvpxN9xIDUYZ2aOvVxca3AZdMXR2hPU8lMWyFPHo+z?=
 =?us-ascii?q?cZAPAvEdPeZBtYTxu0EDoQejCQSqGejhyiVIhnjz3aAiz+khFQDG3Bc8H90UsX?=
 =?us-ascii?q?TUtsj+OqcIUe+vyqnH0TTDb+hL0jr69IXIdhEhoeqQXb1qcMrR01MjGQPfjlqK?=
 =?us-ascii?q?r4zqIzKV1v8WvmmV8uVvSfijhHIgqwF0uzWiwNonhIrRho8N1FzI6SZ0zJwoKd?=
 =?us-ascii?q?GlS0N3e8CoHZVQui2AKod7QNsuT3xstSs+0LEKp562cSgQxJkoyBPTceKLfoiU?=
 =?us-ascii?q?7h77WuaePzR1iG5gdb+6gxu+7Umtx+/5W8m6y1lHoSVIn9zNu30MzBPf9M2KR/?=
 =?us-ascii?q?l880u91juC0R3Y5PteLkAuj6XbLoYswr4umZoXtkTOBiv2mETtjK+KbUUo4Oeo?=
 =?us-ascii?q?6+L6Yrn8oZ+cLYB0hhn/MqQohMO/Hfw1PhYSU2WY4+iwyaDv8E7jTLlUgPA7kr?=
 =?us-ascii?q?PVvI3YKMgDo662GQ5V0oIt6xalCDem1cwVnWAZI1JAZRKLlpXmNE/QIP/mCfez?=
 =?us-ascii?q?mk+jkDB2x/DAIrLuHI7NIn/HkLfgfrZy9VRQyQUuzd1H45JUC7cBIO/8W0Prtd?=
 =?us-ascii?q?zYCAM5PBKww+r9FNp90YYeVHmJAq+eNqPSvlmI5v81L+mLfo8Vty7xK+I56P72?=
 =?us-ascii?q?kX85hVgdcLGt3ZsWa3C3AO5qIkqEYXf3htcBEGEKvhcxTeDwiV2CVyJTaGi2X6?=
 =?us-ascii?q?4m+j47D4emXs/+QJuwiumBwDujBc8RIWRHEUyXV3HvcYqCRrELci3VJ8ZgljkN?=
 =?us-ascii?q?U/+mU5Mg0he18xb3zqciIufK9ylLiJT4ydIg4uTSkQ01pyV5CtnY32yTQmUxhG?=
 =?us-ascii?q?4RWjItwIh5pkpyzErF1rJ31OdFH95e7O8cTwEhKJTHxPZ7Ad2hZgWUNM6ETUvj?=
 =?us-ascii?q?Tti4DDUZSNU3zNkTJUFnFJ/q2gnO2jfvD7ILmrijApsy/aTBmX/rKJA5gzzf2a?=
 =?us-ascii?q?w8ykMnWcBRHWuhgKF56k7UHYGD2xGAmqO3ML4dxyXT3GGEy2WIoQdfSgEmAovf?=
 =?us-ascii?q?WnVKT0/Xtsjw51mKYaWnD78mKUMV4MqDMbdDa8evo09PQvziI/zBb2n3kGC1U0?=
 =?us-ascii?q?XbjoiQZZbnLj1OlB7WD1IJxlge?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AaAADPmhpchxHrdtBkHAEBAQQBAQcEA?=
 =?us-ascii?q?QGBUQcBAQsBgTAqJoFZOQqHOgOET1+KU0qBaIEhlmGBJANMFAEYFIctIjQJDQE?=
 =?us-ascii?q?DAQEBAQEBAgETAQEBCgsJCBsOIwyCNgUCAxgJglwCAQMBAg8VGQEBBAoDJgECA?=
 =?us-ascii?q?wECBgEBAQFGCAMBLiUCBAESBR2DAIFqAxUBBJtrPQJgAoEMiQeBbDOCdgEBBYJ?=
 =?us-ascii?q?DgkgYggoIh36DJYEcgVc/gRABM4IqixWJWoZGkRYHAoIpj1GRWYlIkBMCBAIEB?=
 =?us-ascii?q?QINAQEFgUaCDh8UGiODPIIbNW0BAYJJilNygQchi0hYAYEeAQE?=
X-IPAS-Result: =?us-ascii?q?A0AaAADPmhpchxHrdtBkHAEBAQQBAQcEAQGBUQcBAQsBgTA?=
 =?us-ascii?q?qJoFZOQqHOgOET1+KU0qBaIEhlmGBJANMFAEYFIctIjQJDQEDAQEBAQEBAgETA?=
 =?us-ascii?q?QEBCgsJCBsOIwyCNgUCAxgJglwCAQMBAg8VGQEBBAoDJgECAwECBgEBAQFGCAM?=
 =?us-ascii?q?BLiUCBAESBR2DAIFqAxUBBJtrPQJgAoEMiQeBbDOCdgEBBYJDgkgYggoIh36DJ?=
 =?us-ascii?q?YEcgVc/gRABM4IqixWJWoZGkRYHAoIpj1GRWYlIkBMCBAIEBQINAQEFgUaCDh8?=
 =?us-ascii?q?UGiODPIIbNW0BAYJJilNygQchi0hYAYEeAQE?=
X-IronPort-AV: E=Sophos;i="5.56,373,1539673200"; 
   d="scan'208";a="67589361"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mga01b.intel.com with ESMTP/TLS/AES256-SHA; 19 Dec 2018 11:25:01 -0800
Received: from localhost ([::1]:33755 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gZhSm-0006bd-Cf
	for like.xu@linux.intel.com; Wed, 19 Dec 2018 14:25:00 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:45462)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <prvs=884a3e257=Alistair.Francis@wdc.com>)
	id 1gZhLj-0001GV-2G
	for qemu-devel@nongnu.org; Wed, 19 Dec 2018 14:17:44 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <prvs=884a3e257=Alistair.Francis@wdc.com>)
	id 1gZhLe-0000Db-2X
	for qemu-devel@nongnu.org; Wed, 19 Dec 2018 14:17:42 -0500
Received: from esa5.hgst.iphmx.com ([216.71.153.144]:43386)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <prvs=884a3e257=Alistair.Francis@wdc.com>)
	id 1gZhLd-0000CF-OA; Wed, 19 Dec 2018 14:17:37 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple;
	d=wdc.com; i=@wdc.com; q=dns/txt; s=dkim.wdc.com;
	t=1545247058; x=1576783058;
	h=from:to:cc:subject:date:message-id:references:
	in-reply-to:content-transfer-encoding:mime-version;
	bh=eCU3eAPoHbz3xgMfFvlIgMT/7dtwd/EYG10IG5xnEVw=;
	b=PPltWqh8kqjV3H+XZB3bXzn6ThwX8zMx55KfsfAfwlFfa75rpJ0OWokJ
	Cqe0KQ4qqyadcDkhS3XrQ+0tMqMeKj4/3N7UNl0vmAqwJ9u/O8ZTgbwEc
	51SRouNMvflm5csqdrpLjIPyreqnPc2n9saVNrruWf2R6Y24SU3SV0KZm
	ZizujD3iywRpWcdP5GO5OlmRyu8utToqMxHaxU/GDh47dfnpbkZh/sGTb
	OQCYlEDtva1+gaKl9csG1F+tmjjNBjtclJrdoK6TalZ0+wWcqISIk73RH
	bSLL2wf/yL5xCpYgjzR+JlOHYevHQ5V4R66/YEuNwkfS0Sn1ecdymnvtR g==;
X-IronPort-AV: E=Sophos;i="5.56,373,1539619200"; d="scan'208";a="98234189"
Received: from mail-dm3nam03lp2058.outbound.protection.outlook.com (HELO
	NAM03-DM3-obe.outbound.protection.outlook.com) ([104.47.41.58])
	by ob1.hgst.iphmx.com with ESMTP; 20 Dec 2018 03:17:33 +0800
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=sharedspace.onmicrosoft.com; s=selector1-wdc-com;
	h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
	bh=3AbETKu2PI+17kUHagSQCijIltf24uV2q63c5kIj6ak=;
	b=dCMBg+RXkKKf0eStUj1FVJ537h/QWCniGMEcFs+kQM2qQAjG/94CUA7viSxi3yCoZ8d3ZSEIG00gI1eDDOTWrvMyEk7FxiKX2LaMAzs6uev5UQu4xVstbE6hCAdbtsjngHTaCRfYdtM4V06L5iPkxykQastKHWlfojn1bTPwPsg=
Received: from MWHPR04MB0401.namprd04.prod.outlook.com (10.173.48.18) by
	MWHPR04MB0271.namprd04.prod.outlook.com (10.169.202.17) with Microsoft
	SMTP
	Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
	15.20.1425.20; Wed, 19 Dec 2018 19:17:32 +0000
Received: from MWHPR04MB0401.namprd04.prod.outlook.com
	([fe80::9067:fb44:66b2:7604]) by
	MWHPR04MB0401.namprd04.prod.outlook.com
	([fe80::9067:fb44:66b2:7604%4]) with mapi id 15.20.1446.018;
	Wed, 19 Dec 2018 19:17:32 +0000
From: Alistair Francis <Alistair.Francis@wdc.com>
To: "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>, "qemu-riscv@nongnu.org"
	<qemu-riscv@nongnu.org>
Thread-Topic: [PATCH v2 07/23] riscv: tcg-target: Add support for the
	constraints
Thread-Index: AQHUl899MTcXSK0z6EOz3F+jIxdL2w==
Date: Wed, 19 Dec 2018 19:17:32 +0000
Message-ID: <dba7315e4e20e879933f72d47ccf98f1cc612b8a.1545246859.git.alistair.francis@wdc.com>
References: <cover.1545246859.git.alistair.francis@wdc.com>
In-Reply-To: <cover.1545246859.git.alistair.francis@wdc.com>
Accept-Language: en-US
Content-Language: en-US
X-MS-Has-Attach: 
X-MS-TNEF-Correlator: 
x-mailer: git-send-email 2.19.1
x-clientproxiedby: BYAPR05CA0065.namprd05.prod.outlook.com
	(2603:10b6:a03:74::42) To MWHPR04MB0401.namprd04.prod.outlook.com
	(2603:10b6:300:70::18)
x-ms-exchange-messagesentrepresentingtype: 1
x-originating-ip: [199.255.44.250]
x-ms-publictraffictype: Email
x-microsoft-exchange-diagnostics: 1; MWHPR04MB0271;
	6:T7v+HxsjqKnqvMIfL6kraI8oevRsomrm3DA2NpTiW5yLIffwbcMhPpYODyScC1vlE5sCWWVM8STNPhSm/oS/9tXgoD+E1iAP90BjZ17IaDrxOigFCw461OUlbiaiVCLHdRLRr31SaM0wPiIr1DqFcLTGSwyDW3Y5lj7xIeTfVZEZM6MicHmHSJ+zEnhRk1/rPqgi9lDag85ml42tazm1hTCk7YPO4V4Nv/RPZJ9t2aHrQ27MQpd6OMQ01J7Hm3G2C7mmw/UhCqtvpu6kvXd0YoJngzzJ/uhRepMNWvqotrYiFWZPVd8zmrzAT9bRZYGQxvYdyPc+2K+24bTr9/QkIFasE1owuUhePe9JrTRNFNIWj9EnJHl1yBZurbpdQKizYBcBBSR9HFkVhBLgqAu6xFjzyityfqeaBsrrxjgezFpfAo5102ljCyRfkW0i3sV54QwfV7RImW4SBP/HqJptgg==;
	5:+pkwiE/hRgtIVJkIlckdXKVJ6r4r9qkwga34AaGrFQJjVZVQnNpJ/UX74zh8MruC1m5syZIPWFLR91Fnb6nLObK4wCUQcXtm1Bj69J8BSULf4H4lxORRl/jNDhC/EjWp4OmDQ7fFNEGby//DwWw8Pnz+9AoV190w1oAu3nUZf/s=;
	7:OZdJ5cnMXrWC0VWROHfvHPWyvL4RiucqvQTzCamlqGZ1sdC7emdHoFpPMjYDVGSwIf19j948pwNt9Q8XSmzRy7V+a5AiKSueug7Kw5XNtcYMguySZJdNHdhVMz3WcDPL+n/UFGqOvh+l9lOZbD16PA==
x-ms-office365-filtering-correlation-id: 228a8822-1435-40d4-c20e-08d665e69fd9
x-ms-office365-filtering-ht: Tenant
x-microsoft-antispam: BCL:0; PCL:0;
	RULEID:(2390118)(7020095)(4652040)(8989299)(4534185)(4627221)(201703031133081)(201702281549075)(8990200)(5600074)(711020)(4618075)(2017052603328)(7153060)(7193020);
	SRVR:MWHPR04MB0271; 
x-ms-traffictypediagnostic: MWHPR04MB0271:
authentication-results: spf=none (sender IP is )
	smtp.mailfrom=Alistair.Francis@wdc.com; 
wdcipoutbound: EOP-TRUE
x-microsoft-antispam-prvs: <MWHPR04MB02717569EA9123CFA220BE7B90BE0@MWHPR04MB0271.namprd04.prod.outlook.com>
x-ms-exchange-senderadcheck: 1
x-exchange-antispam-report-cfa-test: BCL:0; PCL:0;
	RULEID:(8211001083)(3230021)(999002)(5005020)(6040522)(2401047)(8121501046)(93006095)(93001095)(3231475)(944501520)(52105112)(10201501046)(3002001)(6055026)(149066)(150057)(6041310)(201703131423095)(201702281528075)(20161123555045)(201703061421075)(201703061406153)(20161123558120)(20161123560045)(20161123562045)(20161123564045)(201708071742011)(7699051)(76991095);
	SRVR:MWHPR04MB0271; BCL:0; PCL:0; RULEID:; SRVR:MWHPR04MB0271; 
x-forefront-prvs: 0891BC3F3D
x-forefront-antispam-report: SFV:NSPM;
	SFS:(10019020)(366004)(136003)(376002)(346002)(39860400002)(396003)(189003)(199004)(26005)(186003)(36756003)(54906003)(3846002)(99286004)(110136005)(25786009)(6116002)(14454004)(97736004)(102836004)(256004)(71190400001)(7736002)(71200400001)(5660300001)(305945005)(6506007)(386003)(86362001)(105586002)(478600001)(52116002)(316002)(6512007)(8676002)(81166006)(81156014)(118296001)(66066001)(50226002)(53936002)(486006)(44832011)(39060400002)(2616005)(76176011)(446003)(72206003)(106356001)(8936002)(476003)(11346002)(6486002)(68736007)(2501003)(6436002)(4326008)(2906002);
	DIR:OUT; SFP:1102; SCL:1; SRVR:MWHPR04MB0271;
	H:MWHPR04MB0401.namprd04.prod.outlook.com; FPR:; SPF:None;
	LANG:en; PTR:InfoNoRecords; MX:1; A:1; 
x-microsoft-antispam-message-info: Rm1ZIsnD2Kl7Up/5OJJvYvZx6BwVklM7w9wlzyoNkK1VezNYjyojNdxwrQ1r9cipxtwfkvrOISIaxC7d7u4AJI0bYFqMucotxBYtwrOUPU5oCHv2RKKPBhdI3MG6eT8V+sEsuukK0jcPO8xAPZ9lKrwnqfy6+lK7oSMbrPArXd14iehVQGcBw8wqm+2WZbfXyD4PG5tjRcaTys1bsOINzxgKB0ZvFPB1H1iYw1u86Ws13v1VpGmj5g3IcNLAeHITj+r+0jiXUqpFAxN4ldagENd+3QWjrXdsDGly9C9XH0iIni7wQVh2MWsBvmXAI4Uc
spamdiagnosticoutput: 1:99
spamdiagnosticmetadata: NSPM
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
MIME-Version: 1.0
X-OriginatorOrg: wdc.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 228a8822-1435-40d4-c20e-08d665e69fd9
X-MS-Exchange-CrossTenant-originalarrivaltime: 19 Dec 2018 19:17:32.0677 (UTC)
X-MS-Exchange-CrossTenant-fromentityheader: Hosted
X-MS-Exchange-CrossTenant-id: b61c8803-16f3-4c35-9b17-6f65f441df86
X-MS-Exchange-Transport-CrossTenantHeadersStamped: MWHPR04MB0271
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 216.71.153.144
Subject: [Qemu-devel] [PATCH v2 07/23] riscv: tcg-target: Add support for
 the constraints
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: "alistair23@gmail.com" <alistair23@gmail.com>,
	"richard.henderson@linaro.org" <richard.henderson@linaro.org>,
	Alistair Francis <Alistair.Francis@wdc.com>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
Signed-off-by: Michael Clark <mjc@sifive.com>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
---
 tcg/riscv/tcg-target.inc.c | 168 +++++++++++++++++++++++++++++++++++++
 1 file changed, 168 insertions(+)

diff --git a/tcg/riscv/tcg-target.inc.c b/tcg/riscv/tcg-target.inc.c
index 6c969e3973..f853d01803 100644
--- a/tcg/riscv/tcg-target.inc.c
+++ b/tcg/riscv/tcg-target.inc.c
@@ -116,3 +116,171 @@ static const int tcg_target_call_oarg_regs[] =3D {
     TCG_REG_A0,
     TCG_REG_A1,
 };
+
+#define TCG_CT_CONST_ZERO  0x100
+#define TCG_CT_CONST_S12   0x200
+#define TCG_CT_CONST_N12   0x400
+#define TCG_CT_CONST_M12   0x800
+
+static inline tcg_target_long sextreg(tcg_target_long val, int pos, int le=
n)
+{
+    if (TCG_TARGET_REG_BITS =3D=3D 32) {
+        return sextract32(val, pos, len);
+    } else {
+        return sextract64(val, pos, len);
+    }
+}
+
+/* parse target specific constraints */
+static const char *target_parse_constraint(TCGArgConstraint *ct,
+                                           const char *ct_str, TCGType typ=
e)
+{
+    switch (*ct_str++) {
+    case 'r':
+        ct->ct |=3D TCG_CT_REG;
+        ct->u.regs =3D 0xffffffff;
+        break;
+    case 'L':
+        /* qemu_ld/qemu_st constraint */
+        ct->ct |=3D TCG_CT_REG;
+        ct->u.regs =3D 0xffffffff;
+        /* qemu_ld/qemu_st uses TCG_REG_TMP0 */
+#if defined(CONFIG_SOFTMMU)
+        tcg_regset_reset_reg(ct->u.regs, tcg_target_call_iarg_regs[0]);
+        tcg_regset_reset_reg(ct->u.regs, tcg_target_call_iarg_regs[1]);
+        tcg_regset_reset_reg(ct->u.regs, tcg_target_call_iarg_regs[2]);
+        tcg_regset_reset_reg(ct->u.regs, tcg_target_call_iarg_regs[3]);
+        tcg_regset_reset_reg(ct->u.regs, tcg_target_call_iarg_regs[4]);
+#endif
+        break;
+    case 'I':
+        ct->ct |=3D TCG_CT_CONST_S12;
+        break;
+    case 'N':
+        ct->ct |=3D TCG_CT_CONST_N12;
+        break;
+    case 'M':
+        ct->ct |=3D TCG_CT_CONST_M12;
+        break;
+    case 'Z':
+        /* we can use a zero immediate as a zero register argument. */
+        ct->ct |=3D TCG_CT_CONST_ZERO;
+        break;
+    default:
+        return NULL;
+    }
+    return ct_str;
+}
+
+/* test if a constant matches the constraint */
+static int tcg_target_const_match(tcg_target_long val, TCGType type,
+                                  const TCGArgConstraint *arg_ct)
+{
+    int ct =3D arg_ct->ct;
+    if (ct & TCG_CT_CONST) {
+        return 1;
+    }
+    if ((ct & TCG_CT_CONST_ZERO) && val =3D=3D 0) {
+        return 1;
+    }
+    if ((ct & TCG_CT_CONST_S12) && val =3D=3D sextreg(val, 0, 12)) {
+        return 1;
+    }
+    if ((ct & TCG_CT_CONST_N12) && -val =3D=3D sextreg(-val, 0, 12)) {
+        return 1;
+    }
+    if ((ct & TCG_CT_CONST_M12) && val >=3D -0xfff && val <=3D 0xfff) {
+        return 1;
+    }
+    return 0;
+}
+
+/*
+ * RISC-V Base ISA opcodes (IM)
+ */
+
+typedef enum {
+    OPC_ADD =3D 0x33,
+    OPC_ADDI =3D 0x13,
+    OPC_AND =3D 0x7033,
+    OPC_ANDI =3D 0x7013,
+    OPC_AUIPC =3D 0x17,
+    OPC_BEQ =3D 0x63,
+    OPC_BGE =3D 0x5063,
+    OPC_BGEU =3D 0x7063,
+    OPC_BLT =3D 0x4063,
+    OPC_BLTU =3D 0x6063,
+    OPC_BNE =3D 0x1063,
+    OPC_DIV =3D 0x2004033,
+    OPC_DIVU =3D 0x2005033,
+    OPC_JAL =3D 0x6f,
+    OPC_JALR =3D 0x67,
+    OPC_LB =3D 0x3,
+    OPC_LBU =3D 0x4003,
+    OPC_LD =3D 0x3003,
+    OPC_LH =3D 0x1003,
+    OPC_LHU =3D 0x5003,
+    OPC_LUI =3D 0x37,
+    OPC_LW =3D 0x2003,
+    OPC_LWU =3D 0x6003,
+    OPC_MUL =3D 0x2000033,
+    OPC_MULH =3D 0x2001033,
+    OPC_MULHSU =3D 0x2002033,
+    OPC_MULHU =3D 0x2003033,
+    OPC_OR =3D 0x6033,
+    OPC_ORI =3D 0x6013,
+    OPC_REM =3D 0x2006033,
+    OPC_REMU =3D 0x2007033,
+    OPC_SB =3D 0x23,
+    OPC_SD =3D 0x3023,
+    OPC_SH =3D 0x1023,
+    OPC_SLL =3D 0x1033,
+    OPC_SLLI =3D 0x1013,
+    OPC_SLT =3D 0x2033,
+    OPC_SLTI =3D 0x2013,
+    OPC_SLTIU =3D 0x3013,
+    OPC_SLTU =3D 0x3033,
+    OPC_SRA =3D 0x40005033,
+    OPC_SRAI =3D 0x40005013,
+    OPC_SRL =3D 0x5033,
+    OPC_SRLI =3D 0x5013,
+    OPC_SUB =3D 0x40000033,
+    OPC_SW =3D 0x2023,
+    OPC_XOR =3D 0x4033,
+    OPC_XORI =3D 0x4013,
+
+#if TCG_TARGET_REG_BITS =3D=3D 64
+    OPC_ADDIW =3D 0x1b,
+    OPC_ADDW =3D 0x3b,
+    OPC_DIVUW =3D 0x200503b,
+    OPC_DIVW =3D 0x200403b,
+    OPC_MULW =3D 0x200003b,
+    OPC_REMUW =3D 0x200703b,
+    OPC_REMW =3D 0x200603b,
+    OPC_SLLIW =3D 0x101b,
+    OPC_SLLW =3D 0x103b,
+    OPC_SRAIW =3D 0x4000501b,
+    OPC_SRAW =3D 0x4000503b,
+    OPC_SRLIW =3D 0x501b,
+    OPC_SRLW =3D 0x503b,
+    OPC_SUBW =3D 0x4000003b,
+#else
+    /* Simplify code throughout by defining aliases for RV32.  */
+    OPC_ADDIW =3D OPC_ADDI,
+    OPC_ADDW =3D OPC_ADD,
+    OPC_DIVUW =3D OPC_DIVU,
+    OPC_DIVW =3D OPC_DIV,
+    OPC_MULW =3D OPC_MUL,
+    OPC_REMUW =3D OPC_REMU,
+    OPC_REMW =3D OPC_REM,
+    OPC_SLLIW =3D OPC_SLLI,
+    OPC_SLLW =3D OPC_SLL,
+    OPC_SRAIW =3D OPC_SRAI,
+    OPC_SRAW =3D OPC_SRA,
+    OPC_SRLIW =3D OPC_SRLI,
+    OPC_SRLW =3D OPC_SRL,
+    OPC_SUBW =3D OPC_SUB,
+#endif
+
+    OPC_FENCE =3D 0x0000000f,
+} RISCVInsn;
--=20
2.19.1


