
STM32C031K6T6_DB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000543c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  080054fc  080054fc  000064fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005648  08005648  00007094  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005648  08005648  00007094  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005648  08005648  00007094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005648  08005648  00006648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800564c  0800564c  0000664c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000094  20000000  08005650  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ac  20000098  080056e4  00007098  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000344  080056e4  00007344  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007094  2**0
                  CONTENTS, READONLY
 12 .debug_info   000140b1  00000000  00000000  000070bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002fe9  00000000  00000000  0001b16d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000a459  00000000  00000000  0001e156  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000dd0  00000000  00000000  000285b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000dc8  00000000  00000000  00029380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000148dd  00000000  00000000  0002a148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016d4b  00000000  00000000  0003ea25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007e69d  00000000  00000000  00055770  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d3e0d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002db0  00000000  00000000  000d3e50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  000d6c00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000098 	.word	0x20000098
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080054e4 	.word	0x080054e4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000009c 	.word	0x2000009c
 8000104:	080054e4 	.word	0x080054e4

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			@ (mov r8, r8)

0800011c <__gnu_thumb1_case_shi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5e09      	ldrsh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	@ 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			@ (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_cfrcmple>:
 8000248:	4684      	mov	ip, r0
 800024a:	0008      	movs	r0, r1
 800024c:	4661      	mov	r1, ip
 800024e:	e7ff      	b.n	8000250 <__aeabi_cfcmpeq>

08000250 <__aeabi_cfcmpeq>:
 8000250:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000252:	f000 fbab 	bl	80009ac <__lesf2>
 8000256:	2800      	cmp	r0, #0
 8000258:	d401      	bmi.n	800025e <__aeabi_cfcmpeq+0xe>
 800025a:	2100      	movs	r1, #0
 800025c:	42c8      	cmn	r0, r1
 800025e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000260 <__aeabi_fcmpeq>:
 8000260:	b510      	push	{r4, lr}
 8000262:	f000 fb33 	bl	80008cc <__eqsf2>
 8000266:	4240      	negs	r0, r0
 8000268:	3001      	adds	r0, #1
 800026a:	bd10      	pop	{r4, pc}

0800026c <__aeabi_fcmplt>:
 800026c:	b510      	push	{r4, lr}
 800026e:	f000 fb9d 	bl	80009ac <__lesf2>
 8000272:	2800      	cmp	r0, #0
 8000274:	db01      	blt.n	800027a <__aeabi_fcmplt+0xe>
 8000276:	2000      	movs	r0, #0
 8000278:	bd10      	pop	{r4, pc}
 800027a:	2001      	movs	r0, #1
 800027c:	bd10      	pop	{r4, pc}
 800027e:	46c0      	nop			@ (mov r8, r8)

08000280 <__aeabi_fcmple>:
 8000280:	b510      	push	{r4, lr}
 8000282:	f000 fb93 	bl	80009ac <__lesf2>
 8000286:	2800      	cmp	r0, #0
 8000288:	dd01      	ble.n	800028e <__aeabi_fcmple+0xe>
 800028a:	2000      	movs	r0, #0
 800028c:	bd10      	pop	{r4, pc}
 800028e:	2001      	movs	r0, #1
 8000290:	bd10      	pop	{r4, pc}
 8000292:	46c0      	nop			@ (mov r8, r8)

08000294 <__aeabi_fcmpgt>:
 8000294:	b510      	push	{r4, lr}
 8000296:	f000 fb41 	bl	800091c <__gesf2>
 800029a:	2800      	cmp	r0, #0
 800029c:	dc01      	bgt.n	80002a2 <__aeabi_fcmpgt+0xe>
 800029e:	2000      	movs	r0, #0
 80002a0:	bd10      	pop	{r4, pc}
 80002a2:	2001      	movs	r0, #1
 80002a4:	bd10      	pop	{r4, pc}
 80002a6:	46c0      	nop			@ (mov r8, r8)

080002a8 <__aeabi_fcmpge>:
 80002a8:	b510      	push	{r4, lr}
 80002aa:	f000 fb37 	bl	800091c <__gesf2>
 80002ae:	2800      	cmp	r0, #0
 80002b0:	da01      	bge.n	80002b6 <__aeabi_fcmpge+0xe>
 80002b2:	2000      	movs	r0, #0
 80002b4:	bd10      	pop	{r4, pc}
 80002b6:	2001      	movs	r0, #1
 80002b8:	bd10      	pop	{r4, pc}
 80002ba:	46c0      	nop			@ (mov r8, r8)

080002bc <__aeabi_fadd>:
 80002bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80002be:	024b      	lsls	r3, r1, #9
 80002c0:	0a5a      	lsrs	r2, r3, #9
 80002c2:	4694      	mov	ip, r2
 80002c4:	004a      	lsls	r2, r1, #1
 80002c6:	0fc9      	lsrs	r1, r1, #31
 80002c8:	46ce      	mov	lr, r9
 80002ca:	4647      	mov	r7, r8
 80002cc:	4689      	mov	r9, r1
 80002ce:	0045      	lsls	r5, r0, #1
 80002d0:	0246      	lsls	r6, r0, #9
 80002d2:	0e2d      	lsrs	r5, r5, #24
 80002d4:	0e12      	lsrs	r2, r2, #24
 80002d6:	b580      	push	{r7, lr}
 80002d8:	0999      	lsrs	r1, r3, #6
 80002da:	0a77      	lsrs	r7, r6, #9
 80002dc:	0fc4      	lsrs	r4, r0, #31
 80002de:	09b6      	lsrs	r6, r6, #6
 80002e0:	1aab      	subs	r3, r5, r2
 80002e2:	454c      	cmp	r4, r9
 80002e4:	d020      	beq.n	8000328 <__aeabi_fadd+0x6c>
 80002e6:	2b00      	cmp	r3, #0
 80002e8:	dd0c      	ble.n	8000304 <__aeabi_fadd+0x48>
 80002ea:	2a00      	cmp	r2, #0
 80002ec:	d134      	bne.n	8000358 <__aeabi_fadd+0x9c>
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d02a      	beq.n	8000348 <__aeabi_fadd+0x8c>
 80002f2:	1e5a      	subs	r2, r3, #1
 80002f4:	2b01      	cmp	r3, #1
 80002f6:	d100      	bne.n	80002fa <__aeabi_fadd+0x3e>
 80002f8:	e08f      	b.n	800041a <__aeabi_fadd+0x15e>
 80002fa:	2bff      	cmp	r3, #255	@ 0xff
 80002fc:	d100      	bne.n	8000300 <__aeabi_fadd+0x44>
 80002fe:	e0cd      	b.n	800049c <__aeabi_fadd+0x1e0>
 8000300:	0013      	movs	r3, r2
 8000302:	e02f      	b.n	8000364 <__aeabi_fadd+0xa8>
 8000304:	2b00      	cmp	r3, #0
 8000306:	d060      	beq.n	80003ca <__aeabi_fadd+0x10e>
 8000308:	1b53      	subs	r3, r2, r5
 800030a:	2d00      	cmp	r5, #0
 800030c:	d000      	beq.n	8000310 <__aeabi_fadd+0x54>
 800030e:	e0ee      	b.n	80004ee <__aeabi_fadd+0x232>
 8000310:	2e00      	cmp	r6, #0
 8000312:	d100      	bne.n	8000316 <__aeabi_fadd+0x5a>
 8000314:	e13e      	b.n	8000594 <__aeabi_fadd+0x2d8>
 8000316:	1e5c      	subs	r4, r3, #1
 8000318:	2b01      	cmp	r3, #1
 800031a:	d100      	bne.n	800031e <__aeabi_fadd+0x62>
 800031c:	e16b      	b.n	80005f6 <__aeabi_fadd+0x33a>
 800031e:	2bff      	cmp	r3, #255	@ 0xff
 8000320:	d100      	bne.n	8000324 <__aeabi_fadd+0x68>
 8000322:	e0b9      	b.n	8000498 <__aeabi_fadd+0x1dc>
 8000324:	0023      	movs	r3, r4
 8000326:	e0e7      	b.n	80004f8 <__aeabi_fadd+0x23c>
 8000328:	2b00      	cmp	r3, #0
 800032a:	dc00      	bgt.n	800032e <__aeabi_fadd+0x72>
 800032c:	e0a4      	b.n	8000478 <__aeabi_fadd+0x1bc>
 800032e:	2a00      	cmp	r2, #0
 8000330:	d069      	beq.n	8000406 <__aeabi_fadd+0x14a>
 8000332:	2dff      	cmp	r5, #255	@ 0xff
 8000334:	d100      	bne.n	8000338 <__aeabi_fadd+0x7c>
 8000336:	e0b1      	b.n	800049c <__aeabi_fadd+0x1e0>
 8000338:	2280      	movs	r2, #128	@ 0x80
 800033a:	04d2      	lsls	r2, r2, #19
 800033c:	4311      	orrs	r1, r2
 800033e:	2b1b      	cmp	r3, #27
 8000340:	dc00      	bgt.n	8000344 <__aeabi_fadd+0x88>
 8000342:	e0e9      	b.n	8000518 <__aeabi_fadd+0x25c>
 8000344:	002b      	movs	r3, r5
 8000346:	3605      	adds	r6, #5
 8000348:	08f7      	lsrs	r7, r6, #3
 800034a:	2bff      	cmp	r3, #255	@ 0xff
 800034c:	d100      	bne.n	8000350 <__aeabi_fadd+0x94>
 800034e:	e0a5      	b.n	800049c <__aeabi_fadd+0x1e0>
 8000350:	027a      	lsls	r2, r7, #9
 8000352:	0a52      	lsrs	r2, r2, #9
 8000354:	b2d8      	uxtb	r0, r3
 8000356:	e030      	b.n	80003ba <__aeabi_fadd+0xfe>
 8000358:	2dff      	cmp	r5, #255	@ 0xff
 800035a:	d100      	bne.n	800035e <__aeabi_fadd+0xa2>
 800035c:	e09e      	b.n	800049c <__aeabi_fadd+0x1e0>
 800035e:	2280      	movs	r2, #128	@ 0x80
 8000360:	04d2      	lsls	r2, r2, #19
 8000362:	4311      	orrs	r1, r2
 8000364:	2001      	movs	r0, #1
 8000366:	2b1b      	cmp	r3, #27
 8000368:	dc08      	bgt.n	800037c <__aeabi_fadd+0xc0>
 800036a:	0008      	movs	r0, r1
 800036c:	2220      	movs	r2, #32
 800036e:	40d8      	lsrs	r0, r3
 8000370:	1ad3      	subs	r3, r2, r3
 8000372:	4099      	lsls	r1, r3
 8000374:	000b      	movs	r3, r1
 8000376:	1e5a      	subs	r2, r3, #1
 8000378:	4193      	sbcs	r3, r2
 800037a:	4318      	orrs	r0, r3
 800037c:	1a36      	subs	r6, r6, r0
 800037e:	0173      	lsls	r3, r6, #5
 8000380:	d400      	bmi.n	8000384 <__aeabi_fadd+0xc8>
 8000382:	e071      	b.n	8000468 <__aeabi_fadd+0x1ac>
 8000384:	01b6      	lsls	r6, r6, #6
 8000386:	09b7      	lsrs	r7, r6, #6
 8000388:	0038      	movs	r0, r7
 800038a:	f002 fa3d 	bl	8002808 <__clzsi2>
 800038e:	003b      	movs	r3, r7
 8000390:	3805      	subs	r0, #5
 8000392:	4083      	lsls	r3, r0
 8000394:	4285      	cmp	r5, r0
 8000396:	dd4d      	ble.n	8000434 <__aeabi_fadd+0x178>
 8000398:	4eb4      	ldr	r6, [pc, #720]	@ (800066c <__aeabi_fadd+0x3b0>)
 800039a:	1a2d      	subs	r5, r5, r0
 800039c:	401e      	ands	r6, r3
 800039e:	075a      	lsls	r2, r3, #29
 80003a0:	d068      	beq.n	8000474 <__aeabi_fadd+0x1b8>
 80003a2:	220f      	movs	r2, #15
 80003a4:	4013      	ands	r3, r2
 80003a6:	2b04      	cmp	r3, #4
 80003a8:	d064      	beq.n	8000474 <__aeabi_fadd+0x1b8>
 80003aa:	3604      	adds	r6, #4
 80003ac:	0173      	lsls	r3, r6, #5
 80003ae:	d561      	bpl.n	8000474 <__aeabi_fadd+0x1b8>
 80003b0:	1c68      	adds	r0, r5, #1
 80003b2:	2dfe      	cmp	r5, #254	@ 0xfe
 80003b4:	d154      	bne.n	8000460 <__aeabi_fadd+0x1a4>
 80003b6:	20ff      	movs	r0, #255	@ 0xff
 80003b8:	2200      	movs	r2, #0
 80003ba:	05c0      	lsls	r0, r0, #23
 80003bc:	4310      	orrs	r0, r2
 80003be:	07e4      	lsls	r4, r4, #31
 80003c0:	4320      	orrs	r0, r4
 80003c2:	bcc0      	pop	{r6, r7}
 80003c4:	46b9      	mov	r9, r7
 80003c6:	46b0      	mov	r8, r6
 80003c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80003ca:	22fe      	movs	r2, #254	@ 0xfe
 80003cc:	4690      	mov	r8, r2
 80003ce:	1c68      	adds	r0, r5, #1
 80003d0:	0002      	movs	r2, r0
 80003d2:	4640      	mov	r0, r8
 80003d4:	4210      	tst	r0, r2
 80003d6:	d16b      	bne.n	80004b0 <__aeabi_fadd+0x1f4>
 80003d8:	2d00      	cmp	r5, #0
 80003da:	d000      	beq.n	80003de <__aeabi_fadd+0x122>
 80003dc:	e0dd      	b.n	800059a <__aeabi_fadd+0x2de>
 80003de:	2e00      	cmp	r6, #0
 80003e0:	d100      	bne.n	80003e4 <__aeabi_fadd+0x128>
 80003e2:	e102      	b.n	80005ea <__aeabi_fadd+0x32e>
 80003e4:	2900      	cmp	r1, #0
 80003e6:	d0b3      	beq.n	8000350 <__aeabi_fadd+0x94>
 80003e8:	2280      	movs	r2, #128	@ 0x80
 80003ea:	1a77      	subs	r7, r6, r1
 80003ec:	04d2      	lsls	r2, r2, #19
 80003ee:	4217      	tst	r7, r2
 80003f0:	d100      	bne.n	80003f4 <__aeabi_fadd+0x138>
 80003f2:	e136      	b.n	8000662 <__aeabi_fadd+0x3a6>
 80003f4:	464c      	mov	r4, r9
 80003f6:	1b8e      	subs	r6, r1, r6
 80003f8:	d061      	beq.n	80004be <__aeabi_fadd+0x202>
 80003fa:	2001      	movs	r0, #1
 80003fc:	4216      	tst	r6, r2
 80003fe:	d130      	bne.n	8000462 <__aeabi_fadd+0x1a6>
 8000400:	2300      	movs	r3, #0
 8000402:	08f7      	lsrs	r7, r6, #3
 8000404:	e7a4      	b.n	8000350 <__aeabi_fadd+0x94>
 8000406:	2900      	cmp	r1, #0
 8000408:	d09e      	beq.n	8000348 <__aeabi_fadd+0x8c>
 800040a:	1e5a      	subs	r2, r3, #1
 800040c:	2b01      	cmp	r3, #1
 800040e:	d100      	bne.n	8000412 <__aeabi_fadd+0x156>
 8000410:	e0ca      	b.n	80005a8 <__aeabi_fadd+0x2ec>
 8000412:	2bff      	cmp	r3, #255	@ 0xff
 8000414:	d042      	beq.n	800049c <__aeabi_fadd+0x1e0>
 8000416:	0013      	movs	r3, r2
 8000418:	e791      	b.n	800033e <__aeabi_fadd+0x82>
 800041a:	1a71      	subs	r1, r6, r1
 800041c:	014b      	lsls	r3, r1, #5
 800041e:	d400      	bmi.n	8000422 <__aeabi_fadd+0x166>
 8000420:	e0d1      	b.n	80005c6 <__aeabi_fadd+0x30a>
 8000422:	018f      	lsls	r7, r1, #6
 8000424:	09bf      	lsrs	r7, r7, #6
 8000426:	0038      	movs	r0, r7
 8000428:	f002 f9ee 	bl	8002808 <__clzsi2>
 800042c:	003b      	movs	r3, r7
 800042e:	3805      	subs	r0, #5
 8000430:	4083      	lsls	r3, r0
 8000432:	2501      	movs	r5, #1
 8000434:	2220      	movs	r2, #32
 8000436:	1b40      	subs	r0, r0, r5
 8000438:	3001      	adds	r0, #1
 800043a:	1a12      	subs	r2, r2, r0
 800043c:	001e      	movs	r6, r3
 800043e:	4093      	lsls	r3, r2
 8000440:	40c6      	lsrs	r6, r0
 8000442:	1e5a      	subs	r2, r3, #1
 8000444:	4193      	sbcs	r3, r2
 8000446:	431e      	orrs	r6, r3
 8000448:	d039      	beq.n	80004be <__aeabi_fadd+0x202>
 800044a:	0773      	lsls	r3, r6, #29
 800044c:	d100      	bne.n	8000450 <__aeabi_fadd+0x194>
 800044e:	e11b      	b.n	8000688 <__aeabi_fadd+0x3cc>
 8000450:	230f      	movs	r3, #15
 8000452:	2500      	movs	r5, #0
 8000454:	4033      	ands	r3, r6
 8000456:	2b04      	cmp	r3, #4
 8000458:	d1a7      	bne.n	80003aa <__aeabi_fadd+0xee>
 800045a:	2001      	movs	r0, #1
 800045c:	0172      	lsls	r2, r6, #5
 800045e:	d57c      	bpl.n	800055a <__aeabi_fadd+0x29e>
 8000460:	b2c0      	uxtb	r0, r0
 8000462:	01b2      	lsls	r2, r6, #6
 8000464:	0a52      	lsrs	r2, r2, #9
 8000466:	e7a8      	b.n	80003ba <__aeabi_fadd+0xfe>
 8000468:	0773      	lsls	r3, r6, #29
 800046a:	d003      	beq.n	8000474 <__aeabi_fadd+0x1b8>
 800046c:	230f      	movs	r3, #15
 800046e:	4033      	ands	r3, r6
 8000470:	2b04      	cmp	r3, #4
 8000472:	d19a      	bne.n	80003aa <__aeabi_fadd+0xee>
 8000474:	002b      	movs	r3, r5
 8000476:	e767      	b.n	8000348 <__aeabi_fadd+0x8c>
 8000478:	2b00      	cmp	r3, #0
 800047a:	d023      	beq.n	80004c4 <__aeabi_fadd+0x208>
 800047c:	1b53      	subs	r3, r2, r5
 800047e:	2d00      	cmp	r5, #0
 8000480:	d17b      	bne.n	800057a <__aeabi_fadd+0x2be>
 8000482:	2e00      	cmp	r6, #0
 8000484:	d100      	bne.n	8000488 <__aeabi_fadd+0x1cc>
 8000486:	e086      	b.n	8000596 <__aeabi_fadd+0x2da>
 8000488:	1e5d      	subs	r5, r3, #1
 800048a:	2b01      	cmp	r3, #1
 800048c:	d100      	bne.n	8000490 <__aeabi_fadd+0x1d4>
 800048e:	e08b      	b.n	80005a8 <__aeabi_fadd+0x2ec>
 8000490:	2bff      	cmp	r3, #255	@ 0xff
 8000492:	d002      	beq.n	800049a <__aeabi_fadd+0x1de>
 8000494:	002b      	movs	r3, r5
 8000496:	e075      	b.n	8000584 <__aeabi_fadd+0x2c8>
 8000498:	464c      	mov	r4, r9
 800049a:	4667      	mov	r7, ip
 800049c:	2f00      	cmp	r7, #0
 800049e:	d100      	bne.n	80004a2 <__aeabi_fadd+0x1e6>
 80004a0:	e789      	b.n	80003b6 <__aeabi_fadd+0xfa>
 80004a2:	2280      	movs	r2, #128	@ 0x80
 80004a4:	03d2      	lsls	r2, r2, #15
 80004a6:	433a      	orrs	r2, r7
 80004a8:	0252      	lsls	r2, r2, #9
 80004aa:	20ff      	movs	r0, #255	@ 0xff
 80004ac:	0a52      	lsrs	r2, r2, #9
 80004ae:	e784      	b.n	80003ba <__aeabi_fadd+0xfe>
 80004b0:	1a77      	subs	r7, r6, r1
 80004b2:	017b      	lsls	r3, r7, #5
 80004b4:	d46b      	bmi.n	800058e <__aeabi_fadd+0x2d2>
 80004b6:	2f00      	cmp	r7, #0
 80004b8:	d000      	beq.n	80004bc <__aeabi_fadd+0x200>
 80004ba:	e765      	b.n	8000388 <__aeabi_fadd+0xcc>
 80004bc:	2400      	movs	r4, #0
 80004be:	2000      	movs	r0, #0
 80004c0:	2200      	movs	r2, #0
 80004c2:	e77a      	b.n	80003ba <__aeabi_fadd+0xfe>
 80004c4:	22fe      	movs	r2, #254	@ 0xfe
 80004c6:	1c6b      	adds	r3, r5, #1
 80004c8:	421a      	tst	r2, r3
 80004ca:	d149      	bne.n	8000560 <__aeabi_fadd+0x2a4>
 80004cc:	2d00      	cmp	r5, #0
 80004ce:	d000      	beq.n	80004d2 <__aeabi_fadd+0x216>
 80004d0:	e09f      	b.n	8000612 <__aeabi_fadd+0x356>
 80004d2:	2e00      	cmp	r6, #0
 80004d4:	d100      	bne.n	80004d8 <__aeabi_fadd+0x21c>
 80004d6:	e0ba      	b.n	800064e <__aeabi_fadd+0x392>
 80004d8:	2900      	cmp	r1, #0
 80004da:	d100      	bne.n	80004de <__aeabi_fadd+0x222>
 80004dc:	e0cf      	b.n	800067e <__aeabi_fadd+0x3c2>
 80004de:	1872      	adds	r2, r6, r1
 80004e0:	0153      	lsls	r3, r2, #5
 80004e2:	d400      	bmi.n	80004e6 <__aeabi_fadd+0x22a>
 80004e4:	e0cd      	b.n	8000682 <__aeabi_fadd+0x3c6>
 80004e6:	0192      	lsls	r2, r2, #6
 80004e8:	2001      	movs	r0, #1
 80004ea:	0a52      	lsrs	r2, r2, #9
 80004ec:	e765      	b.n	80003ba <__aeabi_fadd+0xfe>
 80004ee:	2aff      	cmp	r2, #255	@ 0xff
 80004f0:	d0d2      	beq.n	8000498 <__aeabi_fadd+0x1dc>
 80004f2:	2080      	movs	r0, #128	@ 0x80
 80004f4:	04c0      	lsls	r0, r0, #19
 80004f6:	4306      	orrs	r6, r0
 80004f8:	2001      	movs	r0, #1
 80004fa:	2b1b      	cmp	r3, #27
 80004fc:	dc08      	bgt.n	8000510 <__aeabi_fadd+0x254>
 80004fe:	0030      	movs	r0, r6
 8000500:	2420      	movs	r4, #32
 8000502:	40d8      	lsrs	r0, r3
 8000504:	1ae3      	subs	r3, r4, r3
 8000506:	409e      	lsls	r6, r3
 8000508:	0033      	movs	r3, r6
 800050a:	1e5c      	subs	r4, r3, #1
 800050c:	41a3      	sbcs	r3, r4
 800050e:	4318      	orrs	r0, r3
 8000510:	464c      	mov	r4, r9
 8000512:	0015      	movs	r5, r2
 8000514:	1a0e      	subs	r6, r1, r0
 8000516:	e732      	b.n	800037e <__aeabi_fadd+0xc2>
 8000518:	0008      	movs	r0, r1
 800051a:	2220      	movs	r2, #32
 800051c:	40d8      	lsrs	r0, r3
 800051e:	1ad3      	subs	r3, r2, r3
 8000520:	4099      	lsls	r1, r3
 8000522:	000b      	movs	r3, r1
 8000524:	1e5a      	subs	r2, r3, #1
 8000526:	4193      	sbcs	r3, r2
 8000528:	4303      	orrs	r3, r0
 800052a:	18f6      	adds	r6, r6, r3
 800052c:	0173      	lsls	r3, r6, #5
 800052e:	d59b      	bpl.n	8000468 <__aeabi_fadd+0x1ac>
 8000530:	3501      	adds	r5, #1
 8000532:	2dff      	cmp	r5, #255	@ 0xff
 8000534:	d100      	bne.n	8000538 <__aeabi_fadd+0x27c>
 8000536:	e73e      	b.n	80003b6 <__aeabi_fadd+0xfa>
 8000538:	2301      	movs	r3, #1
 800053a:	494d      	ldr	r1, [pc, #308]	@ (8000670 <__aeabi_fadd+0x3b4>)
 800053c:	0872      	lsrs	r2, r6, #1
 800053e:	4033      	ands	r3, r6
 8000540:	400a      	ands	r2, r1
 8000542:	431a      	orrs	r2, r3
 8000544:	0016      	movs	r6, r2
 8000546:	0753      	lsls	r3, r2, #29
 8000548:	d004      	beq.n	8000554 <__aeabi_fadd+0x298>
 800054a:	230f      	movs	r3, #15
 800054c:	4013      	ands	r3, r2
 800054e:	2b04      	cmp	r3, #4
 8000550:	d000      	beq.n	8000554 <__aeabi_fadd+0x298>
 8000552:	e72a      	b.n	80003aa <__aeabi_fadd+0xee>
 8000554:	0173      	lsls	r3, r6, #5
 8000556:	d500      	bpl.n	800055a <__aeabi_fadd+0x29e>
 8000558:	e72a      	b.n	80003b0 <__aeabi_fadd+0xf4>
 800055a:	002b      	movs	r3, r5
 800055c:	08f7      	lsrs	r7, r6, #3
 800055e:	e6f7      	b.n	8000350 <__aeabi_fadd+0x94>
 8000560:	2bff      	cmp	r3, #255	@ 0xff
 8000562:	d100      	bne.n	8000566 <__aeabi_fadd+0x2aa>
 8000564:	e727      	b.n	80003b6 <__aeabi_fadd+0xfa>
 8000566:	1871      	adds	r1, r6, r1
 8000568:	0849      	lsrs	r1, r1, #1
 800056a:	074a      	lsls	r2, r1, #29
 800056c:	d02f      	beq.n	80005ce <__aeabi_fadd+0x312>
 800056e:	220f      	movs	r2, #15
 8000570:	400a      	ands	r2, r1
 8000572:	2a04      	cmp	r2, #4
 8000574:	d02b      	beq.n	80005ce <__aeabi_fadd+0x312>
 8000576:	1d0e      	adds	r6, r1, #4
 8000578:	e6e6      	b.n	8000348 <__aeabi_fadd+0x8c>
 800057a:	2aff      	cmp	r2, #255	@ 0xff
 800057c:	d08d      	beq.n	800049a <__aeabi_fadd+0x1de>
 800057e:	2080      	movs	r0, #128	@ 0x80
 8000580:	04c0      	lsls	r0, r0, #19
 8000582:	4306      	orrs	r6, r0
 8000584:	2b1b      	cmp	r3, #27
 8000586:	dd24      	ble.n	80005d2 <__aeabi_fadd+0x316>
 8000588:	0013      	movs	r3, r2
 800058a:	1d4e      	adds	r6, r1, #5
 800058c:	e6dc      	b.n	8000348 <__aeabi_fadd+0x8c>
 800058e:	464c      	mov	r4, r9
 8000590:	1b8f      	subs	r7, r1, r6
 8000592:	e6f9      	b.n	8000388 <__aeabi_fadd+0xcc>
 8000594:	464c      	mov	r4, r9
 8000596:	000e      	movs	r6, r1
 8000598:	e6d6      	b.n	8000348 <__aeabi_fadd+0x8c>
 800059a:	2e00      	cmp	r6, #0
 800059c:	d149      	bne.n	8000632 <__aeabi_fadd+0x376>
 800059e:	2900      	cmp	r1, #0
 80005a0:	d068      	beq.n	8000674 <__aeabi_fadd+0x3b8>
 80005a2:	4667      	mov	r7, ip
 80005a4:	464c      	mov	r4, r9
 80005a6:	e77c      	b.n	80004a2 <__aeabi_fadd+0x1e6>
 80005a8:	1870      	adds	r0, r6, r1
 80005aa:	0143      	lsls	r3, r0, #5
 80005ac:	d574      	bpl.n	8000698 <__aeabi_fadd+0x3dc>
 80005ae:	4930      	ldr	r1, [pc, #192]	@ (8000670 <__aeabi_fadd+0x3b4>)
 80005b0:	0840      	lsrs	r0, r0, #1
 80005b2:	4001      	ands	r1, r0
 80005b4:	0743      	lsls	r3, r0, #29
 80005b6:	d009      	beq.n	80005cc <__aeabi_fadd+0x310>
 80005b8:	230f      	movs	r3, #15
 80005ba:	4003      	ands	r3, r0
 80005bc:	2b04      	cmp	r3, #4
 80005be:	d005      	beq.n	80005cc <__aeabi_fadd+0x310>
 80005c0:	2302      	movs	r3, #2
 80005c2:	1d0e      	adds	r6, r1, #4
 80005c4:	e6c0      	b.n	8000348 <__aeabi_fadd+0x8c>
 80005c6:	2301      	movs	r3, #1
 80005c8:	08cf      	lsrs	r7, r1, #3
 80005ca:	e6c1      	b.n	8000350 <__aeabi_fadd+0x94>
 80005cc:	2302      	movs	r3, #2
 80005ce:	08cf      	lsrs	r7, r1, #3
 80005d0:	e6be      	b.n	8000350 <__aeabi_fadd+0x94>
 80005d2:	2520      	movs	r5, #32
 80005d4:	0030      	movs	r0, r6
 80005d6:	40d8      	lsrs	r0, r3
 80005d8:	1aeb      	subs	r3, r5, r3
 80005da:	409e      	lsls	r6, r3
 80005dc:	0033      	movs	r3, r6
 80005de:	1e5d      	subs	r5, r3, #1
 80005e0:	41ab      	sbcs	r3, r5
 80005e2:	4303      	orrs	r3, r0
 80005e4:	0015      	movs	r5, r2
 80005e6:	185e      	adds	r6, r3, r1
 80005e8:	e7a0      	b.n	800052c <__aeabi_fadd+0x270>
 80005ea:	2900      	cmp	r1, #0
 80005ec:	d100      	bne.n	80005f0 <__aeabi_fadd+0x334>
 80005ee:	e765      	b.n	80004bc <__aeabi_fadd+0x200>
 80005f0:	464c      	mov	r4, r9
 80005f2:	4667      	mov	r7, ip
 80005f4:	e6ac      	b.n	8000350 <__aeabi_fadd+0x94>
 80005f6:	1b8f      	subs	r7, r1, r6
 80005f8:	017b      	lsls	r3, r7, #5
 80005fa:	d52e      	bpl.n	800065a <__aeabi_fadd+0x39e>
 80005fc:	01bf      	lsls	r7, r7, #6
 80005fe:	09bf      	lsrs	r7, r7, #6
 8000600:	0038      	movs	r0, r7
 8000602:	f002 f901 	bl	8002808 <__clzsi2>
 8000606:	003b      	movs	r3, r7
 8000608:	3805      	subs	r0, #5
 800060a:	4083      	lsls	r3, r0
 800060c:	464c      	mov	r4, r9
 800060e:	3501      	adds	r5, #1
 8000610:	e710      	b.n	8000434 <__aeabi_fadd+0x178>
 8000612:	2e00      	cmp	r6, #0
 8000614:	d100      	bne.n	8000618 <__aeabi_fadd+0x35c>
 8000616:	e740      	b.n	800049a <__aeabi_fadd+0x1de>
 8000618:	2900      	cmp	r1, #0
 800061a:	d100      	bne.n	800061e <__aeabi_fadd+0x362>
 800061c:	e741      	b.n	80004a2 <__aeabi_fadd+0x1e6>
 800061e:	2380      	movs	r3, #128	@ 0x80
 8000620:	03db      	lsls	r3, r3, #15
 8000622:	429f      	cmp	r7, r3
 8000624:	d200      	bcs.n	8000628 <__aeabi_fadd+0x36c>
 8000626:	e73c      	b.n	80004a2 <__aeabi_fadd+0x1e6>
 8000628:	459c      	cmp	ip, r3
 800062a:	d300      	bcc.n	800062e <__aeabi_fadd+0x372>
 800062c:	e739      	b.n	80004a2 <__aeabi_fadd+0x1e6>
 800062e:	4667      	mov	r7, ip
 8000630:	e737      	b.n	80004a2 <__aeabi_fadd+0x1e6>
 8000632:	2900      	cmp	r1, #0
 8000634:	d100      	bne.n	8000638 <__aeabi_fadd+0x37c>
 8000636:	e734      	b.n	80004a2 <__aeabi_fadd+0x1e6>
 8000638:	2380      	movs	r3, #128	@ 0x80
 800063a:	03db      	lsls	r3, r3, #15
 800063c:	429f      	cmp	r7, r3
 800063e:	d200      	bcs.n	8000642 <__aeabi_fadd+0x386>
 8000640:	e72f      	b.n	80004a2 <__aeabi_fadd+0x1e6>
 8000642:	459c      	cmp	ip, r3
 8000644:	d300      	bcc.n	8000648 <__aeabi_fadd+0x38c>
 8000646:	e72c      	b.n	80004a2 <__aeabi_fadd+0x1e6>
 8000648:	464c      	mov	r4, r9
 800064a:	4667      	mov	r7, ip
 800064c:	e729      	b.n	80004a2 <__aeabi_fadd+0x1e6>
 800064e:	2900      	cmp	r1, #0
 8000650:	d100      	bne.n	8000654 <__aeabi_fadd+0x398>
 8000652:	e734      	b.n	80004be <__aeabi_fadd+0x202>
 8000654:	2300      	movs	r3, #0
 8000656:	08cf      	lsrs	r7, r1, #3
 8000658:	e67a      	b.n	8000350 <__aeabi_fadd+0x94>
 800065a:	464c      	mov	r4, r9
 800065c:	2301      	movs	r3, #1
 800065e:	08ff      	lsrs	r7, r7, #3
 8000660:	e676      	b.n	8000350 <__aeabi_fadd+0x94>
 8000662:	2f00      	cmp	r7, #0
 8000664:	d100      	bne.n	8000668 <__aeabi_fadd+0x3ac>
 8000666:	e729      	b.n	80004bc <__aeabi_fadd+0x200>
 8000668:	08ff      	lsrs	r7, r7, #3
 800066a:	e671      	b.n	8000350 <__aeabi_fadd+0x94>
 800066c:	fbffffff 	.word	0xfbffffff
 8000670:	7dffffff 	.word	0x7dffffff
 8000674:	2280      	movs	r2, #128	@ 0x80
 8000676:	2400      	movs	r4, #0
 8000678:	20ff      	movs	r0, #255	@ 0xff
 800067a:	03d2      	lsls	r2, r2, #15
 800067c:	e69d      	b.n	80003ba <__aeabi_fadd+0xfe>
 800067e:	2300      	movs	r3, #0
 8000680:	e666      	b.n	8000350 <__aeabi_fadd+0x94>
 8000682:	2300      	movs	r3, #0
 8000684:	08d7      	lsrs	r7, r2, #3
 8000686:	e663      	b.n	8000350 <__aeabi_fadd+0x94>
 8000688:	2001      	movs	r0, #1
 800068a:	0172      	lsls	r2, r6, #5
 800068c:	d500      	bpl.n	8000690 <__aeabi_fadd+0x3d4>
 800068e:	e6e7      	b.n	8000460 <__aeabi_fadd+0x1a4>
 8000690:	0031      	movs	r1, r6
 8000692:	2300      	movs	r3, #0
 8000694:	08cf      	lsrs	r7, r1, #3
 8000696:	e65b      	b.n	8000350 <__aeabi_fadd+0x94>
 8000698:	2301      	movs	r3, #1
 800069a:	08c7      	lsrs	r7, r0, #3
 800069c:	e658      	b.n	8000350 <__aeabi_fadd+0x94>
 800069e:	46c0      	nop			@ (mov r8, r8)

080006a0 <__aeabi_fdiv>:
 80006a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006a2:	4646      	mov	r6, r8
 80006a4:	464f      	mov	r7, r9
 80006a6:	46d6      	mov	lr, sl
 80006a8:	0245      	lsls	r5, r0, #9
 80006aa:	b5c0      	push	{r6, r7, lr}
 80006ac:	0fc3      	lsrs	r3, r0, #31
 80006ae:	0047      	lsls	r7, r0, #1
 80006b0:	4698      	mov	r8, r3
 80006b2:	1c0e      	adds	r6, r1, #0
 80006b4:	0a6d      	lsrs	r5, r5, #9
 80006b6:	0e3f      	lsrs	r7, r7, #24
 80006b8:	d05b      	beq.n	8000772 <__aeabi_fdiv+0xd2>
 80006ba:	2fff      	cmp	r7, #255	@ 0xff
 80006bc:	d021      	beq.n	8000702 <__aeabi_fdiv+0x62>
 80006be:	2380      	movs	r3, #128	@ 0x80
 80006c0:	00ed      	lsls	r5, r5, #3
 80006c2:	04db      	lsls	r3, r3, #19
 80006c4:	431d      	orrs	r5, r3
 80006c6:	2300      	movs	r3, #0
 80006c8:	4699      	mov	r9, r3
 80006ca:	469a      	mov	sl, r3
 80006cc:	3f7f      	subs	r7, #127	@ 0x7f
 80006ce:	0274      	lsls	r4, r6, #9
 80006d0:	0073      	lsls	r3, r6, #1
 80006d2:	0a64      	lsrs	r4, r4, #9
 80006d4:	0e1b      	lsrs	r3, r3, #24
 80006d6:	0ff6      	lsrs	r6, r6, #31
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d020      	beq.n	800071e <__aeabi_fdiv+0x7e>
 80006dc:	2bff      	cmp	r3, #255	@ 0xff
 80006de:	d043      	beq.n	8000768 <__aeabi_fdiv+0xc8>
 80006e0:	2280      	movs	r2, #128	@ 0x80
 80006e2:	2000      	movs	r0, #0
 80006e4:	00e4      	lsls	r4, r4, #3
 80006e6:	04d2      	lsls	r2, r2, #19
 80006e8:	4314      	orrs	r4, r2
 80006ea:	3b7f      	subs	r3, #127	@ 0x7f
 80006ec:	4642      	mov	r2, r8
 80006ee:	1aff      	subs	r7, r7, r3
 80006f0:	464b      	mov	r3, r9
 80006f2:	4072      	eors	r2, r6
 80006f4:	2b0f      	cmp	r3, #15
 80006f6:	d900      	bls.n	80006fa <__aeabi_fdiv+0x5a>
 80006f8:	e09d      	b.n	8000836 <__aeabi_fdiv+0x196>
 80006fa:	4971      	ldr	r1, [pc, #452]	@ (80008c0 <__aeabi_fdiv+0x220>)
 80006fc:	009b      	lsls	r3, r3, #2
 80006fe:	58cb      	ldr	r3, [r1, r3]
 8000700:	469f      	mov	pc, r3
 8000702:	2d00      	cmp	r5, #0
 8000704:	d15a      	bne.n	80007bc <__aeabi_fdiv+0x11c>
 8000706:	2308      	movs	r3, #8
 8000708:	4699      	mov	r9, r3
 800070a:	3b06      	subs	r3, #6
 800070c:	0274      	lsls	r4, r6, #9
 800070e:	469a      	mov	sl, r3
 8000710:	0073      	lsls	r3, r6, #1
 8000712:	27ff      	movs	r7, #255	@ 0xff
 8000714:	0a64      	lsrs	r4, r4, #9
 8000716:	0e1b      	lsrs	r3, r3, #24
 8000718:	0ff6      	lsrs	r6, r6, #31
 800071a:	2b00      	cmp	r3, #0
 800071c:	d1de      	bne.n	80006dc <__aeabi_fdiv+0x3c>
 800071e:	2c00      	cmp	r4, #0
 8000720:	d13b      	bne.n	800079a <__aeabi_fdiv+0xfa>
 8000722:	2301      	movs	r3, #1
 8000724:	4642      	mov	r2, r8
 8000726:	4649      	mov	r1, r9
 8000728:	4072      	eors	r2, r6
 800072a:	4319      	orrs	r1, r3
 800072c:	290e      	cmp	r1, #14
 800072e:	d818      	bhi.n	8000762 <__aeabi_fdiv+0xc2>
 8000730:	4864      	ldr	r0, [pc, #400]	@ (80008c4 <__aeabi_fdiv+0x224>)
 8000732:	0089      	lsls	r1, r1, #2
 8000734:	5841      	ldr	r1, [r0, r1]
 8000736:	468f      	mov	pc, r1
 8000738:	4653      	mov	r3, sl
 800073a:	2b02      	cmp	r3, #2
 800073c:	d100      	bne.n	8000740 <__aeabi_fdiv+0xa0>
 800073e:	e0b8      	b.n	80008b2 <__aeabi_fdiv+0x212>
 8000740:	2b03      	cmp	r3, #3
 8000742:	d06e      	beq.n	8000822 <__aeabi_fdiv+0x182>
 8000744:	4642      	mov	r2, r8
 8000746:	002c      	movs	r4, r5
 8000748:	2b01      	cmp	r3, #1
 800074a:	d140      	bne.n	80007ce <__aeabi_fdiv+0x12e>
 800074c:	2000      	movs	r0, #0
 800074e:	2400      	movs	r4, #0
 8000750:	05c0      	lsls	r0, r0, #23
 8000752:	4320      	orrs	r0, r4
 8000754:	07d2      	lsls	r2, r2, #31
 8000756:	4310      	orrs	r0, r2
 8000758:	bce0      	pop	{r5, r6, r7}
 800075a:	46ba      	mov	sl, r7
 800075c:	46b1      	mov	r9, r6
 800075e:	46a8      	mov	r8, r5
 8000760:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000762:	20ff      	movs	r0, #255	@ 0xff
 8000764:	2400      	movs	r4, #0
 8000766:	e7f3      	b.n	8000750 <__aeabi_fdiv+0xb0>
 8000768:	2c00      	cmp	r4, #0
 800076a:	d120      	bne.n	80007ae <__aeabi_fdiv+0x10e>
 800076c:	2302      	movs	r3, #2
 800076e:	3fff      	subs	r7, #255	@ 0xff
 8000770:	e7d8      	b.n	8000724 <__aeabi_fdiv+0x84>
 8000772:	2d00      	cmp	r5, #0
 8000774:	d105      	bne.n	8000782 <__aeabi_fdiv+0xe2>
 8000776:	2304      	movs	r3, #4
 8000778:	4699      	mov	r9, r3
 800077a:	3b03      	subs	r3, #3
 800077c:	2700      	movs	r7, #0
 800077e:	469a      	mov	sl, r3
 8000780:	e7a5      	b.n	80006ce <__aeabi_fdiv+0x2e>
 8000782:	0028      	movs	r0, r5
 8000784:	f002 f840 	bl	8002808 <__clzsi2>
 8000788:	2776      	movs	r7, #118	@ 0x76
 800078a:	1f43      	subs	r3, r0, #5
 800078c:	409d      	lsls	r5, r3
 800078e:	2300      	movs	r3, #0
 8000790:	427f      	negs	r7, r7
 8000792:	4699      	mov	r9, r3
 8000794:	469a      	mov	sl, r3
 8000796:	1a3f      	subs	r7, r7, r0
 8000798:	e799      	b.n	80006ce <__aeabi_fdiv+0x2e>
 800079a:	0020      	movs	r0, r4
 800079c:	f002 f834 	bl	8002808 <__clzsi2>
 80007a0:	1f43      	subs	r3, r0, #5
 80007a2:	409c      	lsls	r4, r3
 80007a4:	2376      	movs	r3, #118	@ 0x76
 80007a6:	425b      	negs	r3, r3
 80007a8:	1a1b      	subs	r3, r3, r0
 80007aa:	2000      	movs	r0, #0
 80007ac:	e79e      	b.n	80006ec <__aeabi_fdiv+0x4c>
 80007ae:	2303      	movs	r3, #3
 80007b0:	464a      	mov	r2, r9
 80007b2:	431a      	orrs	r2, r3
 80007b4:	4691      	mov	r9, r2
 80007b6:	2003      	movs	r0, #3
 80007b8:	33fc      	adds	r3, #252	@ 0xfc
 80007ba:	e797      	b.n	80006ec <__aeabi_fdiv+0x4c>
 80007bc:	230c      	movs	r3, #12
 80007be:	4699      	mov	r9, r3
 80007c0:	3b09      	subs	r3, #9
 80007c2:	27ff      	movs	r7, #255	@ 0xff
 80007c4:	469a      	mov	sl, r3
 80007c6:	e782      	b.n	80006ce <__aeabi_fdiv+0x2e>
 80007c8:	2803      	cmp	r0, #3
 80007ca:	d02c      	beq.n	8000826 <__aeabi_fdiv+0x186>
 80007cc:	0032      	movs	r2, r6
 80007ce:	0038      	movs	r0, r7
 80007d0:	307f      	adds	r0, #127	@ 0x7f
 80007d2:	2800      	cmp	r0, #0
 80007d4:	dd47      	ble.n	8000866 <__aeabi_fdiv+0x1c6>
 80007d6:	0763      	lsls	r3, r4, #29
 80007d8:	d004      	beq.n	80007e4 <__aeabi_fdiv+0x144>
 80007da:	230f      	movs	r3, #15
 80007dc:	4023      	ands	r3, r4
 80007de:	2b04      	cmp	r3, #4
 80007e0:	d000      	beq.n	80007e4 <__aeabi_fdiv+0x144>
 80007e2:	3404      	adds	r4, #4
 80007e4:	0123      	lsls	r3, r4, #4
 80007e6:	d503      	bpl.n	80007f0 <__aeabi_fdiv+0x150>
 80007e8:	0038      	movs	r0, r7
 80007ea:	4b37      	ldr	r3, [pc, #220]	@ (80008c8 <__aeabi_fdiv+0x228>)
 80007ec:	3080      	adds	r0, #128	@ 0x80
 80007ee:	401c      	ands	r4, r3
 80007f0:	28fe      	cmp	r0, #254	@ 0xfe
 80007f2:	dcb6      	bgt.n	8000762 <__aeabi_fdiv+0xc2>
 80007f4:	01a4      	lsls	r4, r4, #6
 80007f6:	0a64      	lsrs	r4, r4, #9
 80007f8:	b2c0      	uxtb	r0, r0
 80007fa:	e7a9      	b.n	8000750 <__aeabi_fdiv+0xb0>
 80007fc:	2480      	movs	r4, #128	@ 0x80
 80007fe:	2200      	movs	r2, #0
 8000800:	20ff      	movs	r0, #255	@ 0xff
 8000802:	03e4      	lsls	r4, r4, #15
 8000804:	e7a4      	b.n	8000750 <__aeabi_fdiv+0xb0>
 8000806:	2380      	movs	r3, #128	@ 0x80
 8000808:	03db      	lsls	r3, r3, #15
 800080a:	421d      	tst	r5, r3
 800080c:	d001      	beq.n	8000812 <__aeabi_fdiv+0x172>
 800080e:	421c      	tst	r4, r3
 8000810:	d00b      	beq.n	800082a <__aeabi_fdiv+0x18a>
 8000812:	2480      	movs	r4, #128	@ 0x80
 8000814:	03e4      	lsls	r4, r4, #15
 8000816:	432c      	orrs	r4, r5
 8000818:	0264      	lsls	r4, r4, #9
 800081a:	4642      	mov	r2, r8
 800081c:	20ff      	movs	r0, #255	@ 0xff
 800081e:	0a64      	lsrs	r4, r4, #9
 8000820:	e796      	b.n	8000750 <__aeabi_fdiv+0xb0>
 8000822:	4646      	mov	r6, r8
 8000824:	002c      	movs	r4, r5
 8000826:	2380      	movs	r3, #128	@ 0x80
 8000828:	03db      	lsls	r3, r3, #15
 800082a:	431c      	orrs	r4, r3
 800082c:	0264      	lsls	r4, r4, #9
 800082e:	0032      	movs	r2, r6
 8000830:	20ff      	movs	r0, #255	@ 0xff
 8000832:	0a64      	lsrs	r4, r4, #9
 8000834:	e78c      	b.n	8000750 <__aeabi_fdiv+0xb0>
 8000836:	016d      	lsls	r5, r5, #5
 8000838:	0160      	lsls	r0, r4, #5
 800083a:	4285      	cmp	r5, r0
 800083c:	d22d      	bcs.n	800089a <__aeabi_fdiv+0x1fa>
 800083e:	231b      	movs	r3, #27
 8000840:	2400      	movs	r4, #0
 8000842:	3f01      	subs	r7, #1
 8000844:	2601      	movs	r6, #1
 8000846:	0029      	movs	r1, r5
 8000848:	0064      	lsls	r4, r4, #1
 800084a:	006d      	lsls	r5, r5, #1
 800084c:	2900      	cmp	r1, #0
 800084e:	db01      	blt.n	8000854 <__aeabi_fdiv+0x1b4>
 8000850:	4285      	cmp	r5, r0
 8000852:	d301      	bcc.n	8000858 <__aeabi_fdiv+0x1b8>
 8000854:	1a2d      	subs	r5, r5, r0
 8000856:	4334      	orrs	r4, r6
 8000858:	3b01      	subs	r3, #1
 800085a:	2b00      	cmp	r3, #0
 800085c:	d1f3      	bne.n	8000846 <__aeabi_fdiv+0x1a6>
 800085e:	1e6b      	subs	r3, r5, #1
 8000860:	419d      	sbcs	r5, r3
 8000862:	432c      	orrs	r4, r5
 8000864:	e7b3      	b.n	80007ce <__aeabi_fdiv+0x12e>
 8000866:	2301      	movs	r3, #1
 8000868:	1a1b      	subs	r3, r3, r0
 800086a:	2b1b      	cmp	r3, #27
 800086c:	dd00      	ble.n	8000870 <__aeabi_fdiv+0x1d0>
 800086e:	e76d      	b.n	800074c <__aeabi_fdiv+0xac>
 8000870:	0021      	movs	r1, r4
 8000872:	379e      	adds	r7, #158	@ 0x9e
 8000874:	40d9      	lsrs	r1, r3
 8000876:	40bc      	lsls	r4, r7
 8000878:	000b      	movs	r3, r1
 800087a:	1e61      	subs	r1, r4, #1
 800087c:	418c      	sbcs	r4, r1
 800087e:	4323      	orrs	r3, r4
 8000880:	0759      	lsls	r1, r3, #29
 8000882:	d004      	beq.n	800088e <__aeabi_fdiv+0x1ee>
 8000884:	210f      	movs	r1, #15
 8000886:	4019      	ands	r1, r3
 8000888:	2904      	cmp	r1, #4
 800088a:	d000      	beq.n	800088e <__aeabi_fdiv+0x1ee>
 800088c:	3304      	adds	r3, #4
 800088e:	0159      	lsls	r1, r3, #5
 8000890:	d413      	bmi.n	80008ba <__aeabi_fdiv+0x21a>
 8000892:	019b      	lsls	r3, r3, #6
 8000894:	2000      	movs	r0, #0
 8000896:	0a5c      	lsrs	r4, r3, #9
 8000898:	e75a      	b.n	8000750 <__aeabi_fdiv+0xb0>
 800089a:	231a      	movs	r3, #26
 800089c:	2401      	movs	r4, #1
 800089e:	1a2d      	subs	r5, r5, r0
 80008a0:	e7d0      	b.n	8000844 <__aeabi_fdiv+0x1a4>
 80008a2:	1e98      	subs	r0, r3, #2
 80008a4:	4243      	negs	r3, r0
 80008a6:	4158      	adcs	r0, r3
 80008a8:	4240      	negs	r0, r0
 80008aa:	0032      	movs	r2, r6
 80008ac:	2400      	movs	r4, #0
 80008ae:	b2c0      	uxtb	r0, r0
 80008b0:	e74e      	b.n	8000750 <__aeabi_fdiv+0xb0>
 80008b2:	4642      	mov	r2, r8
 80008b4:	20ff      	movs	r0, #255	@ 0xff
 80008b6:	2400      	movs	r4, #0
 80008b8:	e74a      	b.n	8000750 <__aeabi_fdiv+0xb0>
 80008ba:	2001      	movs	r0, #1
 80008bc:	2400      	movs	r4, #0
 80008be:	e747      	b.n	8000750 <__aeabi_fdiv+0xb0>
 80008c0:	080054fc 	.word	0x080054fc
 80008c4:	0800553c 	.word	0x0800553c
 80008c8:	f7ffffff 	.word	0xf7ffffff

080008cc <__eqsf2>:
 80008cc:	b570      	push	{r4, r5, r6, lr}
 80008ce:	0042      	lsls	r2, r0, #1
 80008d0:	024e      	lsls	r6, r1, #9
 80008d2:	004c      	lsls	r4, r1, #1
 80008d4:	0245      	lsls	r5, r0, #9
 80008d6:	0a6d      	lsrs	r5, r5, #9
 80008d8:	0e12      	lsrs	r2, r2, #24
 80008da:	0fc3      	lsrs	r3, r0, #31
 80008dc:	0a76      	lsrs	r6, r6, #9
 80008de:	0e24      	lsrs	r4, r4, #24
 80008e0:	0fc9      	lsrs	r1, r1, #31
 80008e2:	2aff      	cmp	r2, #255	@ 0xff
 80008e4:	d010      	beq.n	8000908 <__eqsf2+0x3c>
 80008e6:	2cff      	cmp	r4, #255	@ 0xff
 80008e8:	d00c      	beq.n	8000904 <__eqsf2+0x38>
 80008ea:	2001      	movs	r0, #1
 80008ec:	42a2      	cmp	r2, r4
 80008ee:	d10a      	bne.n	8000906 <__eqsf2+0x3a>
 80008f0:	42b5      	cmp	r5, r6
 80008f2:	d108      	bne.n	8000906 <__eqsf2+0x3a>
 80008f4:	428b      	cmp	r3, r1
 80008f6:	d00f      	beq.n	8000918 <__eqsf2+0x4c>
 80008f8:	2a00      	cmp	r2, #0
 80008fa:	d104      	bne.n	8000906 <__eqsf2+0x3a>
 80008fc:	0028      	movs	r0, r5
 80008fe:	1e43      	subs	r3, r0, #1
 8000900:	4198      	sbcs	r0, r3
 8000902:	e000      	b.n	8000906 <__eqsf2+0x3a>
 8000904:	2001      	movs	r0, #1
 8000906:	bd70      	pop	{r4, r5, r6, pc}
 8000908:	2001      	movs	r0, #1
 800090a:	2cff      	cmp	r4, #255	@ 0xff
 800090c:	d1fb      	bne.n	8000906 <__eqsf2+0x3a>
 800090e:	4335      	orrs	r5, r6
 8000910:	d1f9      	bne.n	8000906 <__eqsf2+0x3a>
 8000912:	404b      	eors	r3, r1
 8000914:	0018      	movs	r0, r3
 8000916:	e7f6      	b.n	8000906 <__eqsf2+0x3a>
 8000918:	2000      	movs	r0, #0
 800091a:	e7f4      	b.n	8000906 <__eqsf2+0x3a>

0800091c <__gesf2>:
 800091c:	b530      	push	{r4, r5, lr}
 800091e:	0042      	lsls	r2, r0, #1
 8000920:	0244      	lsls	r4, r0, #9
 8000922:	024d      	lsls	r5, r1, #9
 8000924:	0fc3      	lsrs	r3, r0, #31
 8000926:	0048      	lsls	r0, r1, #1
 8000928:	0a64      	lsrs	r4, r4, #9
 800092a:	0e12      	lsrs	r2, r2, #24
 800092c:	0a6d      	lsrs	r5, r5, #9
 800092e:	0e00      	lsrs	r0, r0, #24
 8000930:	0fc9      	lsrs	r1, r1, #31
 8000932:	2aff      	cmp	r2, #255	@ 0xff
 8000934:	d018      	beq.n	8000968 <__gesf2+0x4c>
 8000936:	28ff      	cmp	r0, #255	@ 0xff
 8000938:	d00a      	beq.n	8000950 <__gesf2+0x34>
 800093a:	2a00      	cmp	r2, #0
 800093c:	d11e      	bne.n	800097c <__gesf2+0x60>
 800093e:	2800      	cmp	r0, #0
 8000940:	d10a      	bne.n	8000958 <__gesf2+0x3c>
 8000942:	2d00      	cmp	r5, #0
 8000944:	d029      	beq.n	800099a <__gesf2+0x7e>
 8000946:	2c00      	cmp	r4, #0
 8000948:	d12d      	bne.n	80009a6 <__gesf2+0x8a>
 800094a:	0048      	lsls	r0, r1, #1
 800094c:	3801      	subs	r0, #1
 800094e:	bd30      	pop	{r4, r5, pc}
 8000950:	2d00      	cmp	r5, #0
 8000952:	d125      	bne.n	80009a0 <__gesf2+0x84>
 8000954:	2a00      	cmp	r2, #0
 8000956:	d101      	bne.n	800095c <__gesf2+0x40>
 8000958:	2c00      	cmp	r4, #0
 800095a:	d0f6      	beq.n	800094a <__gesf2+0x2e>
 800095c:	428b      	cmp	r3, r1
 800095e:	d019      	beq.n	8000994 <__gesf2+0x78>
 8000960:	2001      	movs	r0, #1
 8000962:	425b      	negs	r3, r3
 8000964:	4318      	orrs	r0, r3
 8000966:	e7f2      	b.n	800094e <__gesf2+0x32>
 8000968:	2c00      	cmp	r4, #0
 800096a:	d119      	bne.n	80009a0 <__gesf2+0x84>
 800096c:	28ff      	cmp	r0, #255	@ 0xff
 800096e:	d1f7      	bne.n	8000960 <__gesf2+0x44>
 8000970:	2d00      	cmp	r5, #0
 8000972:	d115      	bne.n	80009a0 <__gesf2+0x84>
 8000974:	2000      	movs	r0, #0
 8000976:	428b      	cmp	r3, r1
 8000978:	d1f2      	bne.n	8000960 <__gesf2+0x44>
 800097a:	e7e8      	b.n	800094e <__gesf2+0x32>
 800097c:	2800      	cmp	r0, #0
 800097e:	d0ef      	beq.n	8000960 <__gesf2+0x44>
 8000980:	428b      	cmp	r3, r1
 8000982:	d1ed      	bne.n	8000960 <__gesf2+0x44>
 8000984:	4282      	cmp	r2, r0
 8000986:	dceb      	bgt.n	8000960 <__gesf2+0x44>
 8000988:	db04      	blt.n	8000994 <__gesf2+0x78>
 800098a:	42ac      	cmp	r4, r5
 800098c:	d8e8      	bhi.n	8000960 <__gesf2+0x44>
 800098e:	2000      	movs	r0, #0
 8000990:	42ac      	cmp	r4, r5
 8000992:	d2dc      	bcs.n	800094e <__gesf2+0x32>
 8000994:	0058      	lsls	r0, r3, #1
 8000996:	3801      	subs	r0, #1
 8000998:	e7d9      	b.n	800094e <__gesf2+0x32>
 800099a:	2c00      	cmp	r4, #0
 800099c:	d0d7      	beq.n	800094e <__gesf2+0x32>
 800099e:	e7df      	b.n	8000960 <__gesf2+0x44>
 80009a0:	2002      	movs	r0, #2
 80009a2:	4240      	negs	r0, r0
 80009a4:	e7d3      	b.n	800094e <__gesf2+0x32>
 80009a6:	428b      	cmp	r3, r1
 80009a8:	d1da      	bne.n	8000960 <__gesf2+0x44>
 80009aa:	e7ee      	b.n	800098a <__gesf2+0x6e>

080009ac <__lesf2>:
 80009ac:	b530      	push	{r4, r5, lr}
 80009ae:	0042      	lsls	r2, r0, #1
 80009b0:	0244      	lsls	r4, r0, #9
 80009b2:	024d      	lsls	r5, r1, #9
 80009b4:	0fc3      	lsrs	r3, r0, #31
 80009b6:	0048      	lsls	r0, r1, #1
 80009b8:	0a64      	lsrs	r4, r4, #9
 80009ba:	0e12      	lsrs	r2, r2, #24
 80009bc:	0a6d      	lsrs	r5, r5, #9
 80009be:	0e00      	lsrs	r0, r0, #24
 80009c0:	0fc9      	lsrs	r1, r1, #31
 80009c2:	2aff      	cmp	r2, #255	@ 0xff
 80009c4:	d017      	beq.n	80009f6 <__lesf2+0x4a>
 80009c6:	28ff      	cmp	r0, #255	@ 0xff
 80009c8:	d00a      	beq.n	80009e0 <__lesf2+0x34>
 80009ca:	2a00      	cmp	r2, #0
 80009cc:	d11b      	bne.n	8000a06 <__lesf2+0x5a>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	d10a      	bne.n	80009e8 <__lesf2+0x3c>
 80009d2:	2d00      	cmp	r5, #0
 80009d4:	d01d      	beq.n	8000a12 <__lesf2+0x66>
 80009d6:	2c00      	cmp	r4, #0
 80009d8:	d12d      	bne.n	8000a36 <__lesf2+0x8a>
 80009da:	0048      	lsls	r0, r1, #1
 80009dc:	3801      	subs	r0, #1
 80009de:	e011      	b.n	8000a04 <__lesf2+0x58>
 80009e0:	2d00      	cmp	r5, #0
 80009e2:	d10e      	bne.n	8000a02 <__lesf2+0x56>
 80009e4:	2a00      	cmp	r2, #0
 80009e6:	d101      	bne.n	80009ec <__lesf2+0x40>
 80009e8:	2c00      	cmp	r4, #0
 80009ea:	d0f6      	beq.n	80009da <__lesf2+0x2e>
 80009ec:	428b      	cmp	r3, r1
 80009ee:	d10c      	bne.n	8000a0a <__lesf2+0x5e>
 80009f0:	0058      	lsls	r0, r3, #1
 80009f2:	3801      	subs	r0, #1
 80009f4:	e006      	b.n	8000a04 <__lesf2+0x58>
 80009f6:	2c00      	cmp	r4, #0
 80009f8:	d103      	bne.n	8000a02 <__lesf2+0x56>
 80009fa:	28ff      	cmp	r0, #255	@ 0xff
 80009fc:	d105      	bne.n	8000a0a <__lesf2+0x5e>
 80009fe:	2d00      	cmp	r5, #0
 8000a00:	d015      	beq.n	8000a2e <__lesf2+0x82>
 8000a02:	2002      	movs	r0, #2
 8000a04:	bd30      	pop	{r4, r5, pc}
 8000a06:	2800      	cmp	r0, #0
 8000a08:	d106      	bne.n	8000a18 <__lesf2+0x6c>
 8000a0a:	2001      	movs	r0, #1
 8000a0c:	425b      	negs	r3, r3
 8000a0e:	4318      	orrs	r0, r3
 8000a10:	e7f8      	b.n	8000a04 <__lesf2+0x58>
 8000a12:	2c00      	cmp	r4, #0
 8000a14:	d0f6      	beq.n	8000a04 <__lesf2+0x58>
 8000a16:	e7f8      	b.n	8000a0a <__lesf2+0x5e>
 8000a18:	428b      	cmp	r3, r1
 8000a1a:	d1f6      	bne.n	8000a0a <__lesf2+0x5e>
 8000a1c:	4282      	cmp	r2, r0
 8000a1e:	dcf4      	bgt.n	8000a0a <__lesf2+0x5e>
 8000a20:	dbe6      	blt.n	80009f0 <__lesf2+0x44>
 8000a22:	42ac      	cmp	r4, r5
 8000a24:	d8f1      	bhi.n	8000a0a <__lesf2+0x5e>
 8000a26:	2000      	movs	r0, #0
 8000a28:	42ac      	cmp	r4, r5
 8000a2a:	d2eb      	bcs.n	8000a04 <__lesf2+0x58>
 8000a2c:	e7e0      	b.n	80009f0 <__lesf2+0x44>
 8000a2e:	2000      	movs	r0, #0
 8000a30:	428b      	cmp	r3, r1
 8000a32:	d1ea      	bne.n	8000a0a <__lesf2+0x5e>
 8000a34:	e7e6      	b.n	8000a04 <__lesf2+0x58>
 8000a36:	428b      	cmp	r3, r1
 8000a38:	d1e7      	bne.n	8000a0a <__lesf2+0x5e>
 8000a3a:	e7f2      	b.n	8000a22 <__lesf2+0x76>

08000a3c <__aeabi_fmul>:
 8000a3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a3e:	464f      	mov	r7, r9
 8000a40:	4646      	mov	r6, r8
 8000a42:	46d6      	mov	lr, sl
 8000a44:	0044      	lsls	r4, r0, #1
 8000a46:	b5c0      	push	{r6, r7, lr}
 8000a48:	0246      	lsls	r6, r0, #9
 8000a4a:	1c0f      	adds	r7, r1, #0
 8000a4c:	0a76      	lsrs	r6, r6, #9
 8000a4e:	0e24      	lsrs	r4, r4, #24
 8000a50:	0fc5      	lsrs	r5, r0, #31
 8000a52:	2c00      	cmp	r4, #0
 8000a54:	d100      	bne.n	8000a58 <__aeabi_fmul+0x1c>
 8000a56:	e0da      	b.n	8000c0e <__aeabi_fmul+0x1d2>
 8000a58:	2cff      	cmp	r4, #255	@ 0xff
 8000a5a:	d074      	beq.n	8000b46 <__aeabi_fmul+0x10a>
 8000a5c:	2380      	movs	r3, #128	@ 0x80
 8000a5e:	00f6      	lsls	r6, r6, #3
 8000a60:	04db      	lsls	r3, r3, #19
 8000a62:	431e      	orrs	r6, r3
 8000a64:	2300      	movs	r3, #0
 8000a66:	4699      	mov	r9, r3
 8000a68:	469a      	mov	sl, r3
 8000a6a:	3c7f      	subs	r4, #127	@ 0x7f
 8000a6c:	027b      	lsls	r3, r7, #9
 8000a6e:	0a5b      	lsrs	r3, r3, #9
 8000a70:	4698      	mov	r8, r3
 8000a72:	007b      	lsls	r3, r7, #1
 8000a74:	0e1b      	lsrs	r3, r3, #24
 8000a76:	0fff      	lsrs	r7, r7, #31
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d074      	beq.n	8000b66 <__aeabi_fmul+0x12a>
 8000a7c:	2bff      	cmp	r3, #255	@ 0xff
 8000a7e:	d100      	bne.n	8000a82 <__aeabi_fmul+0x46>
 8000a80:	e08e      	b.n	8000ba0 <__aeabi_fmul+0x164>
 8000a82:	4642      	mov	r2, r8
 8000a84:	2180      	movs	r1, #128	@ 0x80
 8000a86:	00d2      	lsls	r2, r2, #3
 8000a88:	04c9      	lsls	r1, r1, #19
 8000a8a:	4311      	orrs	r1, r2
 8000a8c:	3b7f      	subs	r3, #127	@ 0x7f
 8000a8e:	002a      	movs	r2, r5
 8000a90:	18e4      	adds	r4, r4, r3
 8000a92:	464b      	mov	r3, r9
 8000a94:	407a      	eors	r2, r7
 8000a96:	4688      	mov	r8, r1
 8000a98:	b2d2      	uxtb	r2, r2
 8000a9a:	2b0a      	cmp	r3, #10
 8000a9c:	dc75      	bgt.n	8000b8a <__aeabi_fmul+0x14e>
 8000a9e:	464b      	mov	r3, r9
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	2b02      	cmp	r3, #2
 8000aa4:	dd0f      	ble.n	8000ac6 <__aeabi_fmul+0x8a>
 8000aa6:	4649      	mov	r1, r9
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	408b      	lsls	r3, r1
 8000aac:	21a6      	movs	r1, #166	@ 0xa6
 8000aae:	00c9      	lsls	r1, r1, #3
 8000ab0:	420b      	tst	r3, r1
 8000ab2:	d169      	bne.n	8000b88 <__aeabi_fmul+0x14c>
 8000ab4:	2190      	movs	r1, #144	@ 0x90
 8000ab6:	0089      	lsls	r1, r1, #2
 8000ab8:	420b      	tst	r3, r1
 8000aba:	d000      	beq.n	8000abe <__aeabi_fmul+0x82>
 8000abc:	e100      	b.n	8000cc0 <__aeabi_fmul+0x284>
 8000abe:	2188      	movs	r1, #136	@ 0x88
 8000ac0:	4219      	tst	r1, r3
 8000ac2:	d000      	beq.n	8000ac6 <__aeabi_fmul+0x8a>
 8000ac4:	e0f5      	b.n	8000cb2 <__aeabi_fmul+0x276>
 8000ac6:	4641      	mov	r1, r8
 8000ac8:	0409      	lsls	r1, r1, #16
 8000aca:	0c09      	lsrs	r1, r1, #16
 8000acc:	4643      	mov	r3, r8
 8000ace:	0008      	movs	r0, r1
 8000ad0:	0c35      	lsrs	r5, r6, #16
 8000ad2:	0436      	lsls	r6, r6, #16
 8000ad4:	0c1b      	lsrs	r3, r3, #16
 8000ad6:	0c36      	lsrs	r6, r6, #16
 8000ad8:	4370      	muls	r0, r6
 8000ada:	4369      	muls	r1, r5
 8000adc:	435e      	muls	r6, r3
 8000ade:	435d      	muls	r5, r3
 8000ae0:	1876      	adds	r6, r6, r1
 8000ae2:	0c03      	lsrs	r3, r0, #16
 8000ae4:	199b      	adds	r3, r3, r6
 8000ae6:	4299      	cmp	r1, r3
 8000ae8:	d903      	bls.n	8000af2 <__aeabi_fmul+0xb6>
 8000aea:	2180      	movs	r1, #128	@ 0x80
 8000aec:	0249      	lsls	r1, r1, #9
 8000aee:	468c      	mov	ip, r1
 8000af0:	4465      	add	r5, ip
 8000af2:	0400      	lsls	r0, r0, #16
 8000af4:	0419      	lsls	r1, r3, #16
 8000af6:	0c00      	lsrs	r0, r0, #16
 8000af8:	1809      	adds	r1, r1, r0
 8000afa:	018e      	lsls	r6, r1, #6
 8000afc:	1e70      	subs	r0, r6, #1
 8000afe:	4186      	sbcs	r6, r0
 8000b00:	0c1b      	lsrs	r3, r3, #16
 8000b02:	0e89      	lsrs	r1, r1, #26
 8000b04:	195b      	adds	r3, r3, r5
 8000b06:	430e      	orrs	r6, r1
 8000b08:	019b      	lsls	r3, r3, #6
 8000b0a:	431e      	orrs	r6, r3
 8000b0c:	011b      	lsls	r3, r3, #4
 8000b0e:	d46c      	bmi.n	8000bea <__aeabi_fmul+0x1ae>
 8000b10:	0023      	movs	r3, r4
 8000b12:	337f      	adds	r3, #127	@ 0x7f
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	dc00      	bgt.n	8000b1a <__aeabi_fmul+0xde>
 8000b18:	e0b1      	b.n	8000c7e <__aeabi_fmul+0x242>
 8000b1a:	0015      	movs	r5, r2
 8000b1c:	0771      	lsls	r1, r6, #29
 8000b1e:	d00b      	beq.n	8000b38 <__aeabi_fmul+0xfc>
 8000b20:	200f      	movs	r0, #15
 8000b22:	0021      	movs	r1, r4
 8000b24:	4030      	ands	r0, r6
 8000b26:	2804      	cmp	r0, #4
 8000b28:	d006      	beq.n	8000b38 <__aeabi_fmul+0xfc>
 8000b2a:	3604      	adds	r6, #4
 8000b2c:	0132      	lsls	r2, r6, #4
 8000b2e:	d503      	bpl.n	8000b38 <__aeabi_fmul+0xfc>
 8000b30:	4b6e      	ldr	r3, [pc, #440]	@ (8000cec <__aeabi_fmul+0x2b0>)
 8000b32:	401e      	ands	r6, r3
 8000b34:	000b      	movs	r3, r1
 8000b36:	3380      	adds	r3, #128	@ 0x80
 8000b38:	2bfe      	cmp	r3, #254	@ 0xfe
 8000b3a:	dd00      	ble.n	8000b3e <__aeabi_fmul+0x102>
 8000b3c:	e0bd      	b.n	8000cba <__aeabi_fmul+0x27e>
 8000b3e:	01b2      	lsls	r2, r6, #6
 8000b40:	0a52      	lsrs	r2, r2, #9
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	e048      	b.n	8000bd8 <__aeabi_fmul+0x19c>
 8000b46:	2e00      	cmp	r6, #0
 8000b48:	d000      	beq.n	8000b4c <__aeabi_fmul+0x110>
 8000b4a:	e092      	b.n	8000c72 <__aeabi_fmul+0x236>
 8000b4c:	2308      	movs	r3, #8
 8000b4e:	4699      	mov	r9, r3
 8000b50:	3b06      	subs	r3, #6
 8000b52:	469a      	mov	sl, r3
 8000b54:	027b      	lsls	r3, r7, #9
 8000b56:	0a5b      	lsrs	r3, r3, #9
 8000b58:	4698      	mov	r8, r3
 8000b5a:	007b      	lsls	r3, r7, #1
 8000b5c:	24ff      	movs	r4, #255	@ 0xff
 8000b5e:	0e1b      	lsrs	r3, r3, #24
 8000b60:	0fff      	lsrs	r7, r7, #31
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d18a      	bne.n	8000a7c <__aeabi_fmul+0x40>
 8000b66:	4642      	mov	r2, r8
 8000b68:	2a00      	cmp	r2, #0
 8000b6a:	d164      	bne.n	8000c36 <__aeabi_fmul+0x1fa>
 8000b6c:	4649      	mov	r1, r9
 8000b6e:	3201      	adds	r2, #1
 8000b70:	4311      	orrs	r1, r2
 8000b72:	4689      	mov	r9, r1
 8000b74:	290a      	cmp	r1, #10
 8000b76:	dc08      	bgt.n	8000b8a <__aeabi_fmul+0x14e>
 8000b78:	407d      	eors	r5, r7
 8000b7a:	2001      	movs	r0, #1
 8000b7c:	b2ea      	uxtb	r2, r5
 8000b7e:	2902      	cmp	r1, #2
 8000b80:	dc91      	bgt.n	8000aa6 <__aeabi_fmul+0x6a>
 8000b82:	0015      	movs	r5, r2
 8000b84:	2200      	movs	r2, #0
 8000b86:	e027      	b.n	8000bd8 <__aeabi_fmul+0x19c>
 8000b88:	0015      	movs	r5, r2
 8000b8a:	4653      	mov	r3, sl
 8000b8c:	2b02      	cmp	r3, #2
 8000b8e:	d100      	bne.n	8000b92 <__aeabi_fmul+0x156>
 8000b90:	e093      	b.n	8000cba <__aeabi_fmul+0x27e>
 8000b92:	2b03      	cmp	r3, #3
 8000b94:	d01a      	beq.n	8000bcc <__aeabi_fmul+0x190>
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d12c      	bne.n	8000bf4 <__aeabi_fmul+0x1b8>
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	e01b      	b.n	8000bd8 <__aeabi_fmul+0x19c>
 8000ba0:	4643      	mov	r3, r8
 8000ba2:	34ff      	adds	r4, #255	@ 0xff
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d055      	beq.n	8000c54 <__aeabi_fmul+0x218>
 8000ba8:	2103      	movs	r1, #3
 8000baa:	464b      	mov	r3, r9
 8000bac:	430b      	orrs	r3, r1
 8000bae:	0019      	movs	r1, r3
 8000bb0:	2b0a      	cmp	r3, #10
 8000bb2:	dc00      	bgt.n	8000bb6 <__aeabi_fmul+0x17a>
 8000bb4:	e092      	b.n	8000cdc <__aeabi_fmul+0x2a0>
 8000bb6:	2b0f      	cmp	r3, #15
 8000bb8:	d000      	beq.n	8000bbc <__aeabi_fmul+0x180>
 8000bba:	e08c      	b.n	8000cd6 <__aeabi_fmul+0x29a>
 8000bbc:	2280      	movs	r2, #128	@ 0x80
 8000bbe:	03d2      	lsls	r2, r2, #15
 8000bc0:	4216      	tst	r6, r2
 8000bc2:	d003      	beq.n	8000bcc <__aeabi_fmul+0x190>
 8000bc4:	4643      	mov	r3, r8
 8000bc6:	4213      	tst	r3, r2
 8000bc8:	d100      	bne.n	8000bcc <__aeabi_fmul+0x190>
 8000bca:	e07d      	b.n	8000cc8 <__aeabi_fmul+0x28c>
 8000bcc:	2280      	movs	r2, #128	@ 0x80
 8000bce:	03d2      	lsls	r2, r2, #15
 8000bd0:	4332      	orrs	r2, r6
 8000bd2:	0252      	lsls	r2, r2, #9
 8000bd4:	0a52      	lsrs	r2, r2, #9
 8000bd6:	23ff      	movs	r3, #255	@ 0xff
 8000bd8:	05d8      	lsls	r0, r3, #23
 8000bda:	07ed      	lsls	r5, r5, #31
 8000bdc:	4310      	orrs	r0, r2
 8000bde:	4328      	orrs	r0, r5
 8000be0:	bce0      	pop	{r5, r6, r7}
 8000be2:	46ba      	mov	sl, r7
 8000be4:	46b1      	mov	r9, r6
 8000be6:	46a8      	mov	r8, r5
 8000be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bea:	2301      	movs	r3, #1
 8000bec:	0015      	movs	r5, r2
 8000bee:	0871      	lsrs	r1, r6, #1
 8000bf0:	401e      	ands	r6, r3
 8000bf2:	430e      	orrs	r6, r1
 8000bf4:	0023      	movs	r3, r4
 8000bf6:	3380      	adds	r3, #128	@ 0x80
 8000bf8:	1c61      	adds	r1, r4, #1
 8000bfa:	2b00      	cmp	r3, #0
 8000bfc:	dd41      	ble.n	8000c82 <__aeabi_fmul+0x246>
 8000bfe:	0772      	lsls	r2, r6, #29
 8000c00:	d094      	beq.n	8000b2c <__aeabi_fmul+0xf0>
 8000c02:	220f      	movs	r2, #15
 8000c04:	4032      	ands	r2, r6
 8000c06:	2a04      	cmp	r2, #4
 8000c08:	d000      	beq.n	8000c0c <__aeabi_fmul+0x1d0>
 8000c0a:	e78e      	b.n	8000b2a <__aeabi_fmul+0xee>
 8000c0c:	e78e      	b.n	8000b2c <__aeabi_fmul+0xf0>
 8000c0e:	2e00      	cmp	r6, #0
 8000c10:	d105      	bne.n	8000c1e <__aeabi_fmul+0x1e2>
 8000c12:	2304      	movs	r3, #4
 8000c14:	4699      	mov	r9, r3
 8000c16:	3b03      	subs	r3, #3
 8000c18:	2400      	movs	r4, #0
 8000c1a:	469a      	mov	sl, r3
 8000c1c:	e726      	b.n	8000a6c <__aeabi_fmul+0x30>
 8000c1e:	0030      	movs	r0, r6
 8000c20:	f001 fdf2 	bl	8002808 <__clzsi2>
 8000c24:	2476      	movs	r4, #118	@ 0x76
 8000c26:	1f43      	subs	r3, r0, #5
 8000c28:	409e      	lsls	r6, r3
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	4264      	negs	r4, r4
 8000c2e:	4699      	mov	r9, r3
 8000c30:	469a      	mov	sl, r3
 8000c32:	1a24      	subs	r4, r4, r0
 8000c34:	e71a      	b.n	8000a6c <__aeabi_fmul+0x30>
 8000c36:	4640      	mov	r0, r8
 8000c38:	f001 fde6 	bl	8002808 <__clzsi2>
 8000c3c:	464b      	mov	r3, r9
 8000c3e:	1a24      	subs	r4, r4, r0
 8000c40:	3c76      	subs	r4, #118	@ 0x76
 8000c42:	2b0a      	cmp	r3, #10
 8000c44:	dca1      	bgt.n	8000b8a <__aeabi_fmul+0x14e>
 8000c46:	4643      	mov	r3, r8
 8000c48:	3805      	subs	r0, #5
 8000c4a:	4083      	lsls	r3, r0
 8000c4c:	407d      	eors	r5, r7
 8000c4e:	4698      	mov	r8, r3
 8000c50:	b2ea      	uxtb	r2, r5
 8000c52:	e724      	b.n	8000a9e <__aeabi_fmul+0x62>
 8000c54:	464a      	mov	r2, r9
 8000c56:	3302      	adds	r3, #2
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	002a      	movs	r2, r5
 8000c5c:	407a      	eors	r2, r7
 8000c5e:	b2d2      	uxtb	r2, r2
 8000c60:	2b0a      	cmp	r3, #10
 8000c62:	dc92      	bgt.n	8000b8a <__aeabi_fmul+0x14e>
 8000c64:	4649      	mov	r1, r9
 8000c66:	0015      	movs	r5, r2
 8000c68:	2900      	cmp	r1, #0
 8000c6a:	d026      	beq.n	8000cba <__aeabi_fmul+0x27e>
 8000c6c:	4699      	mov	r9, r3
 8000c6e:	2002      	movs	r0, #2
 8000c70:	e719      	b.n	8000aa6 <__aeabi_fmul+0x6a>
 8000c72:	230c      	movs	r3, #12
 8000c74:	4699      	mov	r9, r3
 8000c76:	3b09      	subs	r3, #9
 8000c78:	24ff      	movs	r4, #255	@ 0xff
 8000c7a:	469a      	mov	sl, r3
 8000c7c:	e6f6      	b.n	8000a6c <__aeabi_fmul+0x30>
 8000c7e:	0015      	movs	r5, r2
 8000c80:	0021      	movs	r1, r4
 8000c82:	2201      	movs	r2, #1
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	2b1b      	cmp	r3, #27
 8000c88:	dd00      	ble.n	8000c8c <__aeabi_fmul+0x250>
 8000c8a:	e786      	b.n	8000b9a <__aeabi_fmul+0x15e>
 8000c8c:	319e      	adds	r1, #158	@ 0x9e
 8000c8e:	0032      	movs	r2, r6
 8000c90:	408e      	lsls	r6, r1
 8000c92:	40da      	lsrs	r2, r3
 8000c94:	1e73      	subs	r3, r6, #1
 8000c96:	419e      	sbcs	r6, r3
 8000c98:	4332      	orrs	r2, r6
 8000c9a:	0753      	lsls	r3, r2, #29
 8000c9c:	d004      	beq.n	8000ca8 <__aeabi_fmul+0x26c>
 8000c9e:	230f      	movs	r3, #15
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	2b04      	cmp	r3, #4
 8000ca4:	d000      	beq.n	8000ca8 <__aeabi_fmul+0x26c>
 8000ca6:	3204      	adds	r2, #4
 8000ca8:	0153      	lsls	r3, r2, #5
 8000caa:	d510      	bpl.n	8000cce <__aeabi_fmul+0x292>
 8000cac:	2301      	movs	r3, #1
 8000cae:	2200      	movs	r2, #0
 8000cb0:	e792      	b.n	8000bd8 <__aeabi_fmul+0x19c>
 8000cb2:	003d      	movs	r5, r7
 8000cb4:	4646      	mov	r6, r8
 8000cb6:	4682      	mov	sl, r0
 8000cb8:	e767      	b.n	8000b8a <__aeabi_fmul+0x14e>
 8000cba:	23ff      	movs	r3, #255	@ 0xff
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	e78b      	b.n	8000bd8 <__aeabi_fmul+0x19c>
 8000cc0:	2280      	movs	r2, #128	@ 0x80
 8000cc2:	2500      	movs	r5, #0
 8000cc4:	03d2      	lsls	r2, r2, #15
 8000cc6:	e786      	b.n	8000bd6 <__aeabi_fmul+0x19a>
 8000cc8:	003d      	movs	r5, r7
 8000cca:	431a      	orrs	r2, r3
 8000ccc:	e783      	b.n	8000bd6 <__aeabi_fmul+0x19a>
 8000cce:	0192      	lsls	r2, r2, #6
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	0a52      	lsrs	r2, r2, #9
 8000cd4:	e780      	b.n	8000bd8 <__aeabi_fmul+0x19c>
 8000cd6:	003d      	movs	r5, r7
 8000cd8:	4646      	mov	r6, r8
 8000cda:	e777      	b.n	8000bcc <__aeabi_fmul+0x190>
 8000cdc:	002a      	movs	r2, r5
 8000cde:	2301      	movs	r3, #1
 8000ce0:	407a      	eors	r2, r7
 8000ce2:	408b      	lsls	r3, r1
 8000ce4:	2003      	movs	r0, #3
 8000ce6:	b2d2      	uxtb	r2, r2
 8000ce8:	e6e9      	b.n	8000abe <__aeabi_fmul+0x82>
 8000cea:	46c0      	nop			@ (mov r8, r8)
 8000cec:	f7ffffff 	.word	0xf7ffffff

08000cf0 <__aeabi_fsub>:
 8000cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000cf2:	4647      	mov	r7, r8
 8000cf4:	46ce      	mov	lr, r9
 8000cf6:	0243      	lsls	r3, r0, #9
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	0a5f      	lsrs	r7, r3, #9
 8000cfc:	099b      	lsrs	r3, r3, #6
 8000cfe:	0045      	lsls	r5, r0, #1
 8000d00:	004a      	lsls	r2, r1, #1
 8000d02:	469c      	mov	ip, r3
 8000d04:	024b      	lsls	r3, r1, #9
 8000d06:	0fc4      	lsrs	r4, r0, #31
 8000d08:	0fce      	lsrs	r6, r1, #31
 8000d0a:	0e2d      	lsrs	r5, r5, #24
 8000d0c:	0a58      	lsrs	r0, r3, #9
 8000d0e:	0e12      	lsrs	r2, r2, #24
 8000d10:	0999      	lsrs	r1, r3, #6
 8000d12:	2aff      	cmp	r2, #255	@ 0xff
 8000d14:	d06b      	beq.n	8000dee <__aeabi_fsub+0xfe>
 8000d16:	2301      	movs	r3, #1
 8000d18:	405e      	eors	r6, r3
 8000d1a:	1aab      	subs	r3, r5, r2
 8000d1c:	42b4      	cmp	r4, r6
 8000d1e:	d04b      	beq.n	8000db8 <__aeabi_fsub+0xc8>
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	dc00      	bgt.n	8000d26 <__aeabi_fsub+0x36>
 8000d24:	e0ff      	b.n	8000f26 <__aeabi_fsub+0x236>
 8000d26:	2a00      	cmp	r2, #0
 8000d28:	d100      	bne.n	8000d2c <__aeabi_fsub+0x3c>
 8000d2a:	e088      	b.n	8000e3e <__aeabi_fsub+0x14e>
 8000d2c:	2dff      	cmp	r5, #255	@ 0xff
 8000d2e:	d100      	bne.n	8000d32 <__aeabi_fsub+0x42>
 8000d30:	e0ef      	b.n	8000f12 <__aeabi_fsub+0x222>
 8000d32:	2280      	movs	r2, #128	@ 0x80
 8000d34:	04d2      	lsls	r2, r2, #19
 8000d36:	4311      	orrs	r1, r2
 8000d38:	2001      	movs	r0, #1
 8000d3a:	2b1b      	cmp	r3, #27
 8000d3c:	dc08      	bgt.n	8000d50 <__aeabi_fsub+0x60>
 8000d3e:	0008      	movs	r0, r1
 8000d40:	2220      	movs	r2, #32
 8000d42:	40d8      	lsrs	r0, r3
 8000d44:	1ad3      	subs	r3, r2, r3
 8000d46:	4099      	lsls	r1, r3
 8000d48:	000b      	movs	r3, r1
 8000d4a:	1e5a      	subs	r2, r3, #1
 8000d4c:	4193      	sbcs	r3, r2
 8000d4e:	4318      	orrs	r0, r3
 8000d50:	4663      	mov	r3, ip
 8000d52:	1a1b      	subs	r3, r3, r0
 8000d54:	469c      	mov	ip, r3
 8000d56:	4663      	mov	r3, ip
 8000d58:	015b      	lsls	r3, r3, #5
 8000d5a:	d400      	bmi.n	8000d5e <__aeabi_fsub+0x6e>
 8000d5c:	e0cd      	b.n	8000efa <__aeabi_fsub+0x20a>
 8000d5e:	4663      	mov	r3, ip
 8000d60:	019f      	lsls	r7, r3, #6
 8000d62:	09bf      	lsrs	r7, r7, #6
 8000d64:	0038      	movs	r0, r7
 8000d66:	f001 fd4f 	bl	8002808 <__clzsi2>
 8000d6a:	003b      	movs	r3, r7
 8000d6c:	3805      	subs	r0, #5
 8000d6e:	4083      	lsls	r3, r0
 8000d70:	4285      	cmp	r5, r0
 8000d72:	dc00      	bgt.n	8000d76 <__aeabi_fsub+0x86>
 8000d74:	e0a2      	b.n	8000ebc <__aeabi_fsub+0x1cc>
 8000d76:	4ab7      	ldr	r2, [pc, #732]	@ (8001054 <__aeabi_fsub+0x364>)
 8000d78:	1a2d      	subs	r5, r5, r0
 8000d7a:	401a      	ands	r2, r3
 8000d7c:	4694      	mov	ip, r2
 8000d7e:	075a      	lsls	r2, r3, #29
 8000d80:	d100      	bne.n	8000d84 <__aeabi_fsub+0x94>
 8000d82:	e0c3      	b.n	8000f0c <__aeabi_fsub+0x21c>
 8000d84:	220f      	movs	r2, #15
 8000d86:	4013      	ands	r3, r2
 8000d88:	2b04      	cmp	r3, #4
 8000d8a:	d100      	bne.n	8000d8e <__aeabi_fsub+0x9e>
 8000d8c:	e0be      	b.n	8000f0c <__aeabi_fsub+0x21c>
 8000d8e:	2304      	movs	r3, #4
 8000d90:	4698      	mov	r8, r3
 8000d92:	44c4      	add	ip, r8
 8000d94:	4663      	mov	r3, ip
 8000d96:	015b      	lsls	r3, r3, #5
 8000d98:	d400      	bmi.n	8000d9c <__aeabi_fsub+0xac>
 8000d9a:	e0b7      	b.n	8000f0c <__aeabi_fsub+0x21c>
 8000d9c:	1c68      	adds	r0, r5, #1
 8000d9e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000da0:	d000      	beq.n	8000da4 <__aeabi_fsub+0xb4>
 8000da2:	e0a5      	b.n	8000ef0 <__aeabi_fsub+0x200>
 8000da4:	20ff      	movs	r0, #255	@ 0xff
 8000da6:	2200      	movs	r2, #0
 8000da8:	05c0      	lsls	r0, r0, #23
 8000daa:	4310      	orrs	r0, r2
 8000dac:	07e4      	lsls	r4, r4, #31
 8000dae:	4320      	orrs	r0, r4
 8000db0:	bcc0      	pop	{r6, r7}
 8000db2:	46b9      	mov	r9, r7
 8000db4:	46b0      	mov	r8, r6
 8000db6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000db8:	2b00      	cmp	r3, #0
 8000dba:	dc00      	bgt.n	8000dbe <__aeabi_fsub+0xce>
 8000dbc:	e1eb      	b.n	8001196 <__aeabi_fsub+0x4a6>
 8000dbe:	2a00      	cmp	r2, #0
 8000dc0:	d046      	beq.n	8000e50 <__aeabi_fsub+0x160>
 8000dc2:	2dff      	cmp	r5, #255	@ 0xff
 8000dc4:	d100      	bne.n	8000dc8 <__aeabi_fsub+0xd8>
 8000dc6:	e0a4      	b.n	8000f12 <__aeabi_fsub+0x222>
 8000dc8:	2280      	movs	r2, #128	@ 0x80
 8000dca:	04d2      	lsls	r2, r2, #19
 8000dcc:	4311      	orrs	r1, r2
 8000dce:	2b1b      	cmp	r3, #27
 8000dd0:	dc00      	bgt.n	8000dd4 <__aeabi_fsub+0xe4>
 8000dd2:	e0fb      	b.n	8000fcc <__aeabi_fsub+0x2dc>
 8000dd4:	2305      	movs	r3, #5
 8000dd6:	4698      	mov	r8, r3
 8000dd8:	002b      	movs	r3, r5
 8000dda:	44c4      	add	ip, r8
 8000ddc:	4662      	mov	r2, ip
 8000dde:	08d7      	lsrs	r7, r2, #3
 8000de0:	2bff      	cmp	r3, #255	@ 0xff
 8000de2:	d100      	bne.n	8000de6 <__aeabi_fsub+0xf6>
 8000de4:	e095      	b.n	8000f12 <__aeabi_fsub+0x222>
 8000de6:	027a      	lsls	r2, r7, #9
 8000de8:	0a52      	lsrs	r2, r2, #9
 8000dea:	b2d8      	uxtb	r0, r3
 8000dec:	e7dc      	b.n	8000da8 <__aeabi_fsub+0xb8>
 8000dee:	002b      	movs	r3, r5
 8000df0:	3bff      	subs	r3, #255	@ 0xff
 8000df2:	4699      	mov	r9, r3
 8000df4:	2900      	cmp	r1, #0
 8000df6:	d118      	bne.n	8000e2a <__aeabi_fsub+0x13a>
 8000df8:	2301      	movs	r3, #1
 8000dfa:	405e      	eors	r6, r3
 8000dfc:	42b4      	cmp	r4, r6
 8000dfe:	d100      	bne.n	8000e02 <__aeabi_fsub+0x112>
 8000e00:	e0ca      	b.n	8000f98 <__aeabi_fsub+0x2a8>
 8000e02:	464b      	mov	r3, r9
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d02d      	beq.n	8000e64 <__aeabi_fsub+0x174>
 8000e08:	2d00      	cmp	r5, #0
 8000e0a:	d000      	beq.n	8000e0e <__aeabi_fsub+0x11e>
 8000e0c:	e13c      	b.n	8001088 <__aeabi_fsub+0x398>
 8000e0e:	23ff      	movs	r3, #255	@ 0xff
 8000e10:	4664      	mov	r4, ip
 8000e12:	2c00      	cmp	r4, #0
 8000e14:	d100      	bne.n	8000e18 <__aeabi_fsub+0x128>
 8000e16:	e15f      	b.n	80010d8 <__aeabi_fsub+0x3e8>
 8000e18:	1e5d      	subs	r5, r3, #1
 8000e1a:	2b01      	cmp	r3, #1
 8000e1c:	d100      	bne.n	8000e20 <__aeabi_fsub+0x130>
 8000e1e:	e174      	b.n	800110a <__aeabi_fsub+0x41a>
 8000e20:	0034      	movs	r4, r6
 8000e22:	2bff      	cmp	r3, #255	@ 0xff
 8000e24:	d074      	beq.n	8000f10 <__aeabi_fsub+0x220>
 8000e26:	002b      	movs	r3, r5
 8000e28:	e103      	b.n	8001032 <__aeabi_fsub+0x342>
 8000e2a:	42b4      	cmp	r4, r6
 8000e2c:	d100      	bne.n	8000e30 <__aeabi_fsub+0x140>
 8000e2e:	e09c      	b.n	8000f6a <__aeabi_fsub+0x27a>
 8000e30:	2b00      	cmp	r3, #0
 8000e32:	d017      	beq.n	8000e64 <__aeabi_fsub+0x174>
 8000e34:	2d00      	cmp	r5, #0
 8000e36:	d0ea      	beq.n	8000e0e <__aeabi_fsub+0x11e>
 8000e38:	0007      	movs	r7, r0
 8000e3a:	0034      	movs	r4, r6
 8000e3c:	e06c      	b.n	8000f18 <__aeabi_fsub+0x228>
 8000e3e:	2900      	cmp	r1, #0
 8000e40:	d0cc      	beq.n	8000ddc <__aeabi_fsub+0xec>
 8000e42:	1e5a      	subs	r2, r3, #1
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d02b      	beq.n	8000ea0 <__aeabi_fsub+0x1b0>
 8000e48:	2bff      	cmp	r3, #255	@ 0xff
 8000e4a:	d062      	beq.n	8000f12 <__aeabi_fsub+0x222>
 8000e4c:	0013      	movs	r3, r2
 8000e4e:	e773      	b.n	8000d38 <__aeabi_fsub+0x48>
 8000e50:	2900      	cmp	r1, #0
 8000e52:	d0c3      	beq.n	8000ddc <__aeabi_fsub+0xec>
 8000e54:	1e5a      	subs	r2, r3, #1
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d100      	bne.n	8000e5c <__aeabi_fsub+0x16c>
 8000e5a:	e11e      	b.n	800109a <__aeabi_fsub+0x3aa>
 8000e5c:	2bff      	cmp	r3, #255	@ 0xff
 8000e5e:	d058      	beq.n	8000f12 <__aeabi_fsub+0x222>
 8000e60:	0013      	movs	r3, r2
 8000e62:	e7b4      	b.n	8000dce <__aeabi_fsub+0xde>
 8000e64:	22fe      	movs	r2, #254	@ 0xfe
 8000e66:	1c6b      	adds	r3, r5, #1
 8000e68:	421a      	tst	r2, r3
 8000e6a:	d10d      	bne.n	8000e88 <__aeabi_fsub+0x198>
 8000e6c:	2d00      	cmp	r5, #0
 8000e6e:	d060      	beq.n	8000f32 <__aeabi_fsub+0x242>
 8000e70:	4663      	mov	r3, ip
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d000      	beq.n	8000e78 <__aeabi_fsub+0x188>
 8000e76:	e120      	b.n	80010ba <__aeabi_fsub+0x3ca>
 8000e78:	2900      	cmp	r1, #0
 8000e7a:	d000      	beq.n	8000e7e <__aeabi_fsub+0x18e>
 8000e7c:	e128      	b.n	80010d0 <__aeabi_fsub+0x3e0>
 8000e7e:	2280      	movs	r2, #128	@ 0x80
 8000e80:	2400      	movs	r4, #0
 8000e82:	20ff      	movs	r0, #255	@ 0xff
 8000e84:	03d2      	lsls	r2, r2, #15
 8000e86:	e78f      	b.n	8000da8 <__aeabi_fsub+0xb8>
 8000e88:	4663      	mov	r3, ip
 8000e8a:	1a5f      	subs	r7, r3, r1
 8000e8c:	017b      	lsls	r3, r7, #5
 8000e8e:	d500      	bpl.n	8000e92 <__aeabi_fsub+0x1a2>
 8000e90:	e0fe      	b.n	8001090 <__aeabi_fsub+0x3a0>
 8000e92:	2f00      	cmp	r7, #0
 8000e94:	d000      	beq.n	8000e98 <__aeabi_fsub+0x1a8>
 8000e96:	e765      	b.n	8000d64 <__aeabi_fsub+0x74>
 8000e98:	2400      	movs	r4, #0
 8000e9a:	2000      	movs	r0, #0
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	e783      	b.n	8000da8 <__aeabi_fsub+0xb8>
 8000ea0:	4663      	mov	r3, ip
 8000ea2:	1a59      	subs	r1, r3, r1
 8000ea4:	014b      	lsls	r3, r1, #5
 8000ea6:	d400      	bmi.n	8000eaa <__aeabi_fsub+0x1ba>
 8000ea8:	e119      	b.n	80010de <__aeabi_fsub+0x3ee>
 8000eaa:	018f      	lsls	r7, r1, #6
 8000eac:	09bf      	lsrs	r7, r7, #6
 8000eae:	0038      	movs	r0, r7
 8000eb0:	f001 fcaa 	bl	8002808 <__clzsi2>
 8000eb4:	003b      	movs	r3, r7
 8000eb6:	3805      	subs	r0, #5
 8000eb8:	4083      	lsls	r3, r0
 8000eba:	2501      	movs	r5, #1
 8000ebc:	2220      	movs	r2, #32
 8000ebe:	1b40      	subs	r0, r0, r5
 8000ec0:	3001      	adds	r0, #1
 8000ec2:	1a12      	subs	r2, r2, r0
 8000ec4:	0019      	movs	r1, r3
 8000ec6:	4093      	lsls	r3, r2
 8000ec8:	40c1      	lsrs	r1, r0
 8000eca:	1e5a      	subs	r2, r3, #1
 8000ecc:	4193      	sbcs	r3, r2
 8000ece:	4319      	orrs	r1, r3
 8000ed0:	468c      	mov	ip, r1
 8000ed2:	1e0b      	subs	r3, r1, #0
 8000ed4:	d0e1      	beq.n	8000e9a <__aeabi_fsub+0x1aa>
 8000ed6:	075b      	lsls	r3, r3, #29
 8000ed8:	d100      	bne.n	8000edc <__aeabi_fsub+0x1ec>
 8000eda:	e152      	b.n	8001182 <__aeabi_fsub+0x492>
 8000edc:	230f      	movs	r3, #15
 8000ede:	2500      	movs	r5, #0
 8000ee0:	400b      	ands	r3, r1
 8000ee2:	2b04      	cmp	r3, #4
 8000ee4:	d000      	beq.n	8000ee8 <__aeabi_fsub+0x1f8>
 8000ee6:	e752      	b.n	8000d8e <__aeabi_fsub+0x9e>
 8000ee8:	2001      	movs	r0, #1
 8000eea:	014a      	lsls	r2, r1, #5
 8000eec:	d400      	bmi.n	8000ef0 <__aeabi_fsub+0x200>
 8000eee:	e092      	b.n	8001016 <__aeabi_fsub+0x326>
 8000ef0:	b2c0      	uxtb	r0, r0
 8000ef2:	4663      	mov	r3, ip
 8000ef4:	019a      	lsls	r2, r3, #6
 8000ef6:	0a52      	lsrs	r2, r2, #9
 8000ef8:	e756      	b.n	8000da8 <__aeabi_fsub+0xb8>
 8000efa:	4663      	mov	r3, ip
 8000efc:	075b      	lsls	r3, r3, #29
 8000efe:	d005      	beq.n	8000f0c <__aeabi_fsub+0x21c>
 8000f00:	230f      	movs	r3, #15
 8000f02:	4662      	mov	r2, ip
 8000f04:	4013      	ands	r3, r2
 8000f06:	2b04      	cmp	r3, #4
 8000f08:	d000      	beq.n	8000f0c <__aeabi_fsub+0x21c>
 8000f0a:	e740      	b.n	8000d8e <__aeabi_fsub+0x9e>
 8000f0c:	002b      	movs	r3, r5
 8000f0e:	e765      	b.n	8000ddc <__aeabi_fsub+0xec>
 8000f10:	0007      	movs	r7, r0
 8000f12:	2f00      	cmp	r7, #0
 8000f14:	d100      	bne.n	8000f18 <__aeabi_fsub+0x228>
 8000f16:	e745      	b.n	8000da4 <__aeabi_fsub+0xb4>
 8000f18:	2280      	movs	r2, #128	@ 0x80
 8000f1a:	03d2      	lsls	r2, r2, #15
 8000f1c:	433a      	orrs	r2, r7
 8000f1e:	0252      	lsls	r2, r2, #9
 8000f20:	20ff      	movs	r0, #255	@ 0xff
 8000f22:	0a52      	lsrs	r2, r2, #9
 8000f24:	e740      	b.n	8000da8 <__aeabi_fsub+0xb8>
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d179      	bne.n	800101e <__aeabi_fsub+0x32e>
 8000f2a:	22fe      	movs	r2, #254	@ 0xfe
 8000f2c:	1c6b      	adds	r3, r5, #1
 8000f2e:	421a      	tst	r2, r3
 8000f30:	d1aa      	bne.n	8000e88 <__aeabi_fsub+0x198>
 8000f32:	4663      	mov	r3, ip
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d100      	bne.n	8000f3a <__aeabi_fsub+0x24a>
 8000f38:	e0f5      	b.n	8001126 <__aeabi_fsub+0x436>
 8000f3a:	2900      	cmp	r1, #0
 8000f3c:	d100      	bne.n	8000f40 <__aeabi_fsub+0x250>
 8000f3e:	e0d1      	b.n	80010e4 <__aeabi_fsub+0x3f4>
 8000f40:	1a5f      	subs	r7, r3, r1
 8000f42:	2380      	movs	r3, #128	@ 0x80
 8000f44:	04db      	lsls	r3, r3, #19
 8000f46:	421f      	tst	r7, r3
 8000f48:	d100      	bne.n	8000f4c <__aeabi_fsub+0x25c>
 8000f4a:	e10e      	b.n	800116a <__aeabi_fsub+0x47a>
 8000f4c:	4662      	mov	r2, ip
 8000f4e:	2401      	movs	r4, #1
 8000f50:	1a8a      	subs	r2, r1, r2
 8000f52:	4694      	mov	ip, r2
 8000f54:	2000      	movs	r0, #0
 8000f56:	4034      	ands	r4, r6
 8000f58:	2a00      	cmp	r2, #0
 8000f5a:	d100      	bne.n	8000f5e <__aeabi_fsub+0x26e>
 8000f5c:	e724      	b.n	8000da8 <__aeabi_fsub+0xb8>
 8000f5e:	2001      	movs	r0, #1
 8000f60:	421a      	tst	r2, r3
 8000f62:	d1c6      	bne.n	8000ef2 <__aeabi_fsub+0x202>
 8000f64:	2300      	movs	r3, #0
 8000f66:	08d7      	lsrs	r7, r2, #3
 8000f68:	e73d      	b.n	8000de6 <__aeabi_fsub+0xf6>
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d017      	beq.n	8000f9e <__aeabi_fsub+0x2ae>
 8000f6e:	2d00      	cmp	r5, #0
 8000f70:	d000      	beq.n	8000f74 <__aeabi_fsub+0x284>
 8000f72:	e0af      	b.n	80010d4 <__aeabi_fsub+0x3e4>
 8000f74:	23ff      	movs	r3, #255	@ 0xff
 8000f76:	4665      	mov	r5, ip
 8000f78:	2d00      	cmp	r5, #0
 8000f7a:	d100      	bne.n	8000f7e <__aeabi_fsub+0x28e>
 8000f7c:	e0ad      	b.n	80010da <__aeabi_fsub+0x3ea>
 8000f7e:	1e5e      	subs	r6, r3, #1
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d100      	bne.n	8000f86 <__aeabi_fsub+0x296>
 8000f84:	e089      	b.n	800109a <__aeabi_fsub+0x3aa>
 8000f86:	2bff      	cmp	r3, #255	@ 0xff
 8000f88:	d0c2      	beq.n	8000f10 <__aeabi_fsub+0x220>
 8000f8a:	2e1b      	cmp	r6, #27
 8000f8c:	dc00      	bgt.n	8000f90 <__aeabi_fsub+0x2a0>
 8000f8e:	e0ab      	b.n	80010e8 <__aeabi_fsub+0x3f8>
 8000f90:	1d4b      	adds	r3, r1, #5
 8000f92:	469c      	mov	ip, r3
 8000f94:	0013      	movs	r3, r2
 8000f96:	e721      	b.n	8000ddc <__aeabi_fsub+0xec>
 8000f98:	464b      	mov	r3, r9
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d170      	bne.n	8001080 <__aeabi_fsub+0x390>
 8000f9e:	22fe      	movs	r2, #254	@ 0xfe
 8000fa0:	1c6b      	adds	r3, r5, #1
 8000fa2:	421a      	tst	r2, r3
 8000fa4:	d15e      	bne.n	8001064 <__aeabi_fsub+0x374>
 8000fa6:	2d00      	cmp	r5, #0
 8000fa8:	d000      	beq.n	8000fac <__aeabi_fsub+0x2bc>
 8000faa:	e0c3      	b.n	8001134 <__aeabi_fsub+0x444>
 8000fac:	4663      	mov	r3, ip
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_fsub+0x2c4>
 8000fb2:	e0d0      	b.n	8001156 <__aeabi_fsub+0x466>
 8000fb4:	2900      	cmp	r1, #0
 8000fb6:	d100      	bne.n	8000fba <__aeabi_fsub+0x2ca>
 8000fb8:	e094      	b.n	80010e4 <__aeabi_fsub+0x3f4>
 8000fba:	000a      	movs	r2, r1
 8000fbc:	4462      	add	r2, ip
 8000fbe:	0153      	lsls	r3, r2, #5
 8000fc0:	d400      	bmi.n	8000fc4 <__aeabi_fsub+0x2d4>
 8000fc2:	e0d8      	b.n	8001176 <__aeabi_fsub+0x486>
 8000fc4:	0192      	lsls	r2, r2, #6
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	0a52      	lsrs	r2, r2, #9
 8000fca:	e6ed      	b.n	8000da8 <__aeabi_fsub+0xb8>
 8000fcc:	0008      	movs	r0, r1
 8000fce:	2220      	movs	r2, #32
 8000fd0:	40d8      	lsrs	r0, r3
 8000fd2:	1ad3      	subs	r3, r2, r3
 8000fd4:	4099      	lsls	r1, r3
 8000fd6:	000b      	movs	r3, r1
 8000fd8:	1e5a      	subs	r2, r3, #1
 8000fda:	4193      	sbcs	r3, r2
 8000fdc:	4303      	orrs	r3, r0
 8000fde:	449c      	add	ip, r3
 8000fe0:	4663      	mov	r3, ip
 8000fe2:	015b      	lsls	r3, r3, #5
 8000fe4:	d589      	bpl.n	8000efa <__aeabi_fsub+0x20a>
 8000fe6:	3501      	adds	r5, #1
 8000fe8:	2dff      	cmp	r5, #255	@ 0xff
 8000fea:	d100      	bne.n	8000fee <__aeabi_fsub+0x2fe>
 8000fec:	e6da      	b.n	8000da4 <__aeabi_fsub+0xb4>
 8000fee:	4662      	mov	r2, ip
 8000ff0:	2301      	movs	r3, #1
 8000ff2:	4919      	ldr	r1, [pc, #100]	@ (8001058 <__aeabi_fsub+0x368>)
 8000ff4:	4013      	ands	r3, r2
 8000ff6:	0852      	lsrs	r2, r2, #1
 8000ff8:	400a      	ands	r2, r1
 8000ffa:	431a      	orrs	r2, r3
 8000ffc:	0013      	movs	r3, r2
 8000ffe:	4694      	mov	ip, r2
 8001000:	075b      	lsls	r3, r3, #29
 8001002:	d004      	beq.n	800100e <__aeabi_fsub+0x31e>
 8001004:	230f      	movs	r3, #15
 8001006:	4013      	ands	r3, r2
 8001008:	2b04      	cmp	r3, #4
 800100a:	d000      	beq.n	800100e <__aeabi_fsub+0x31e>
 800100c:	e6bf      	b.n	8000d8e <__aeabi_fsub+0x9e>
 800100e:	4663      	mov	r3, ip
 8001010:	015b      	lsls	r3, r3, #5
 8001012:	d500      	bpl.n	8001016 <__aeabi_fsub+0x326>
 8001014:	e6c2      	b.n	8000d9c <__aeabi_fsub+0xac>
 8001016:	4663      	mov	r3, ip
 8001018:	08df      	lsrs	r7, r3, #3
 800101a:	002b      	movs	r3, r5
 800101c:	e6e3      	b.n	8000de6 <__aeabi_fsub+0xf6>
 800101e:	1b53      	subs	r3, r2, r5
 8001020:	2d00      	cmp	r5, #0
 8001022:	d100      	bne.n	8001026 <__aeabi_fsub+0x336>
 8001024:	e6f4      	b.n	8000e10 <__aeabi_fsub+0x120>
 8001026:	2080      	movs	r0, #128	@ 0x80
 8001028:	4664      	mov	r4, ip
 800102a:	04c0      	lsls	r0, r0, #19
 800102c:	4304      	orrs	r4, r0
 800102e:	46a4      	mov	ip, r4
 8001030:	0034      	movs	r4, r6
 8001032:	2001      	movs	r0, #1
 8001034:	2b1b      	cmp	r3, #27
 8001036:	dc09      	bgt.n	800104c <__aeabi_fsub+0x35c>
 8001038:	2520      	movs	r5, #32
 800103a:	4660      	mov	r0, ip
 800103c:	40d8      	lsrs	r0, r3
 800103e:	1aeb      	subs	r3, r5, r3
 8001040:	4665      	mov	r5, ip
 8001042:	409d      	lsls	r5, r3
 8001044:	002b      	movs	r3, r5
 8001046:	1e5d      	subs	r5, r3, #1
 8001048:	41ab      	sbcs	r3, r5
 800104a:	4318      	orrs	r0, r3
 800104c:	1a0b      	subs	r3, r1, r0
 800104e:	469c      	mov	ip, r3
 8001050:	0015      	movs	r5, r2
 8001052:	e680      	b.n	8000d56 <__aeabi_fsub+0x66>
 8001054:	fbffffff 	.word	0xfbffffff
 8001058:	7dffffff 	.word	0x7dffffff
 800105c:	22fe      	movs	r2, #254	@ 0xfe
 800105e:	1c6b      	adds	r3, r5, #1
 8001060:	4213      	tst	r3, r2
 8001062:	d0a3      	beq.n	8000fac <__aeabi_fsub+0x2bc>
 8001064:	2bff      	cmp	r3, #255	@ 0xff
 8001066:	d100      	bne.n	800106a <__aeabi_fsub+0x37a>
 8001068:	e69c      	b.n	8000da4 <__aeabi_fsub+0xb4>
 800106a:	4461      	add	r1, ip
 800106c:	0849      	lsrs	r1, r1, #1
 800106e:	074a      	lsls	r2, r1, #29
 8001070:	d049      	beq.n	8001106 <__aeabi_fsub+0x416>
 8001072:	220f      	movs	r2, #15
 8001074:	400a      	ands	r2, r1
 8001076:	2a04      	cmp	r2, #4
 8001078:	d045      	beq.n	8001106 <__aeabi_fsub+0x416>
 800107a:	1d0a      	adds	r2, r1, #4
 800107c:	4694      	mov	ip, r2
 800107e:	e6ad      	b.n	8000ddc <__aeabi_fsub+0xec>
 8001080:	2d00      	cmp	r5, #0
 8001082:	d100      	bne.n	8001086 <__aeabi_fsub+0x396>
 8001084:	e776      	b.n	8000f74 <__aeabi_fsub+0x284>
 8001086:	e68d      	b.n	8000da4 <__aeabi_fsub+0xb4>
 8001088:	0034      	movs	r4, r6
 800108a:	20ff      	movs	r0, #255	@ 0xff
 800108c:	2200      	movs	r2, #0
 800108e:	e68b      	b.n	8000da8 <__aeabi_fsub+0xb8>
 8001090:	4663      	mov	r3, ip
 8001092:	2401      	movs	r4, #1
 8001094:	1acf      	subs	r7, r1, r3
 8001096:	4034      	ands	r4, r6
 8001098:	e664      	b.n	8000d64 <__aeabi_fsub+0x74>
 800109a:	4461      	add	r1, ip
 800109c:	014b      	lsls	r3, r1, #5
 800109e:	d56d      	bpl.n	800117c <__aeabi_fsub+0x48c>
 80010a0:	0848      	lsrs	r0, r1, #1
 80010a2:	4944      	ldr	r1, [pc, #272]	@ (80011b4 <__aeabi_fsub+0x4c4>)
 80010a4:	4001      	ands	r1, r0
 80010a6:	0743      	lsls	r3, r0, #29
 80010a8:	d02c      	beq.n	8001104 <__aeabi_fsub+0x414>
 80010aa:	230f      	movs	r3, #15
 80010ac:	4003      	ands	r3, r0
 80010ae:	2b04      	cmp	r3, #4
 80010b0:	d028      	beq.n	8001104 <__aeabi_fsub+0x414>
 80010b2:	1d0b      	adds	r3, r1, #4
 80010b4:	469c      	mov	ip, r3
 80010b6:	2302      	movs	r3, #2
 80010b8:	e690      	b.n	8000ddc <__aeabi_fsub+0xec>
 80010ba:	2900      	cmp	r1, #0
 80010bc:	d100      	bne.n	80010c0 <__aeabi_fsub+0x3d0>
 80010be:	e72b      	b.n	8000f18 <__aeabi_fsub+0x228>
 80010c0:	2380      	movs	r3, #128	@ 0x80
 80010c2:	03db      	lsls	r3, r3, #15
 80010c4:	429f      	cmp	r7, r3
 80010c6:	d200      	bcs.n	80010ca <__aeabi_fsub+0x3da>
 80010c8:	e726      	b.n	8000f18 <__aeabi_fsub+0x228>
 80010ca:	4298      	cmp	r0, r3
 80010cc:	d300      	bcc.n	80010d0 <__aeabi_fsub+0x3e0>
 80010ce:	e723      	b.n	8000f18 <__aeabi_fsub+0x228>
 80010d0:	2401      	movs	r4, #1
 80010d2:	4034      	ands	r4, r6
 80010d4:	0007      	movs	r7, r0
 80010d6:	e71f      	b.n	8000f18 <__aeabi_fsub+0x228>
 80010d8:	0034      	movs	r4, r6
 80010da:	468c      	mov	ip, r1
 80010dc:	e67e      	b.n	8000ddc <__aeabi_fsub+0xec>
 80010de:	2301      	movs	r3, #1
 80010e0:	08cf      	lsrs	r7, r1, #3
 80010e2:	e680      	b.n	8000de6 <__aeabi_fsub+0xf6>
 80010e4:	2300      	movs	r3, #0
 80010e6:	e67e      	b.n	8000de6 <__aeabi_fsub+0xf6>
 80010e8:	2020      	movs	r0, #32
 80010ea:	4665      	mov	r5, ip
 80010ec:	1b80      	subs	r0, r0, r6
 80010ee:	4085      	lsls	r5, r0
 80010f0:	4663      	mov	r3, ip
 80010f2:	0028      	movs	r0, r5
 80010f4:	40f3      	lsrs	r3, r6
 80010f6:	1e45      	subs	r5, r0, #1
 80010f8:	41a8      	sbcs	r0, r5
 80010fa:	4303      	orrs	r3, r0
 80010fc:	469c      	mov	ip, r3
 80010fe:	0015      	movs	r5, r2
 8001100:	448c      	add	ip, r1
 8001102:	e76d      	b.n	8000fe0 <__aeabi_fsub+0x2f0>
 8001104:	2302      	movs	r3, #2
 8001106:	08cf      	lsrs	r7, r1, #3
 8001108:	e66d      	b.n	8000de6 <__aeabi_fsub+0xf6>
 800110a:	1b0f      	subs	r7, r1, r4
 800110c:	017b      	lsls	r3, r7, #5
 800110e:	d528      	bpl.n	8001162 <__aeabi_fsub+0x472>
 8001110:	01bf      	lsls	r7, r7, #6
 8001112:	09bf      	lsrs	r7, r7, #6
 8001114:	0038      	movs	r0, r7
 8001116:	f001 fb77 	bl	8002808 <__clzsi2>
 800111a:	003b      	movs	r3, r7
 800111c:	3805      	subs	r0, #5
 800111e:	4083      	lsls	r3, r0
 8001120:	0034      	movs	r4, r6
 8001122:	2501      	movs	r5, #1
 8001124:	e6ca      	b.n	8000ebc <__aeabi_fsub+0x1cc>
 8001126:	2900      	cmp	r1, #0
 8001128:	d100      	bne.n	800112c <__aeabi_fsub+0x43c>
 800112a:	e6b5      	b.n	8000e98 <__aeabi_fsub+0x1a8>
 800112c:	2401      	movs	r4, #1
 800112e:	0007      	movs	r7, r0
 8001130:	4034      	ands	r4, r6
 8001132:	e658      	b.n	8000de6 <__aeabi_fsub+0xf6>
 8001134:	4663      	mov	r3, ip
 8001136:	2b00      	cmp	r3, #0
 8001138:	d100      	bne.n	800113c <__aeabi_fsub+0x44c>
 800113a:	e6e9      	b.n	8000f10 <__aeabi_fsub+0x220>
 800113c:	2900      	cmp	r1, #0
 800113e:	d100      	bne.n	8001142 <__aeabi_fsub+0x452>
 8001140:	e6ea      	b.n	8000f18 <__aeabi_fsub+0x228>
 8001142:	2380      	movs	r3, #128	@ 0x80
 8001144:	03db      	lsls	r3, r3, #15
 8001146:	429f      	cmp	r7, r3
 8001148:	d200      	bcs.n	800114c <__aeabi_fsub+0x45c>
 800114a:	e6e5      	b.n	8000f18 <__aeabi_fsub+0x228>
 800114c:	4298      	cmp	r0, r3
 800114e:	d300      	bcc.n	8001152 <__aeabi_fsub+0x462>
 8001150:	e6e2      	b.n	8000f18 <__aeabi_fsub+0x228>
 8001152:	0007      	movs	r7, r0
 8001154:	e6e0      	b.n	8000f18 <__aeabi_fsub+0x228>
 8001156:	2900      	cmp	r1, #0
 8001158:	d100      	bne.n	800115c <__aeabi_fsub+0x46c>
 800115a:	e69e      	b.n	8000e9a <__aeabi_fsub+0x1aa>
 800115c:	2300      	movs	r3, #0
 800115e:	08cf      	lsrs	r7, r1, #3
 8001160:	e641      	b.n	8000de6 <__aeabi_fsub+0xf6>
 8001162:	0034      	movs	r4, r6
 8001164:	2301      	movs	r3, #1
 8001166:	08ff      	lsrs	r7, r7, #3
 8001168:	e63d      	b.n	8000de6 <__aeabi_fsub+0xf6>
 800116a:	2f00      	cmp	r7, #0
 800116c:	d100      	bne.n	8001170 <__aeabi_fsub+0x480>
 800116e:	e693      	b.n	8000e98 <__aeabi_fsub+0x1a8>
 8001170:	2300      	movs	r3, #0
 8001172:	08ff      	lsrs	r7, r7, #3
 8001174:	e637      	b.n	8000de6 <__aeabi_fsub+0xf6>
 8001176:	2300      	movs	r3, #0
 8001178:	08d7      	lsrs	r7, r2, #3
 800117a:	e634      	b.n	8000de6 <__aeabi_fsub+0xf6>
 800117c:	2301      	movs	r3, #1
 800117e:	08cf      	lsrs	r7, r1, #3
 8001180:	e631      	b.n	8000de6 <__aeabi_fsub+0xf6>
 8001182:	2280      	movs	r2, #128	@ 0x80
 8001184:	000b      	movs	r3, r1
 8001186:	04d2      	lsls	r2, r2, #19
 8001188:	2001      	movs	r0, #1
 800118a:	4013      	ands	r3, r2
 800118c:	4211      	tst	r1, r2
 800118e:	d000      	beq.n	8001192 <__aeabi_fsub+0x4a2>
 8001190:	e6ae      	b.n	8000ef0 <__aeabi_fsub+0x200>
 8001192:	08cf      	lsrs	r7, r1, #3
 8001194:	e627      	b.n	8000de6 <__aeabi_fsub+0xf6>
 8001196:	2b00      	cmp	r3, #0
 8001198:	d100      	bne.n	800119c <__aeabi_fsub+0x4ac>
 800119a:	e75f      	b.n	800105c <__aeabi_fsub+0x36c>
 800119c:	1b56      	subs	r6, r2, r5
 800119e:	2d00      	cmp	r5, #0
 80011a0:	d101      	bne.n	80011a6 <__aeabi_fsub+0x4b6>
 80011a2:	0033      	movs	r3, r6
 80011a4:	e6e7      	b.n	8000f76 <__aeabi_fsub+0x286>
 80011a6:	2380      	movs	r3, #128	@ 0x80
 80011a8:	4660      	mov	r0, ip
 80011aa:	04db      	lsls	r3, r3, #19
 80011ac:	4318      	orrs	r0, r3
 80011ae:	4684      	mov	ip, r0
 80011b0:	e6eb      	b.n	8000f8a <__aeabi_fsub+0x29a>
 80011b2:	46c0      	nop			@ (mov r8, r8)
 80011b4:	7dffffff 	.word	0x7dffffff

080011b8 <__aeabi_f2iz>:
 80011b8:	0241      	lsls	r1, r0, #9
 80011ba:	0042      	lsls	r2, r0, #1
 80011bc:	0fc3      	lsrs	r3, r0, #31
 80011be:	0a49      	lsrs	r1, r1, #9
 80011c0:	2000      	movs	r0, #0
 80011c2:	0e12      	lsrs	r2, r2, #24
 80011c4:	2a7e      	cmp	r2, #126	@ 0x7e
 80011c6:	dd03      	ble.n	80011d0 <__aeabi_f2iz+0x18>
 80011c8:	2a9d      	cmp	r2, #157	@ 0x9d
 80011ca:	dd02      	ble.n	80011d2 <__aeabi_f2iz+0x1a>
 80011cc:	4a09      	ldr	r2, [pc, #36]	@ (80011f4 <__aeabi_f2iz+0x3c>)
 80011ce:	1898      	adds	r0, r3, r2
 80011d0:	4770      	bx	lr
 80011d2:	2080      	movs	r0, #128	@ 0x80
 80011d4:	0400      	lsls	r0, r0, #16
 80011d6:	4301      	orrs	r1, r0
 80011d8:	2a95      	cmp	r2, #149	@ 0x95
 80011da:	dc07      	bgt.n	80011ec <__aeabi_f2iz+0x34>
 80011dc:	2096      	movs	r0, #150	@ 0x96
 80011de:	1a82      	subs	r2, r0, r2
 80011e0:	40d1      	lsrs	r1, r2
 80011e2:	4248      	negs	r0, r1
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d1f3      	bne.n	80011d0 <__aeabi_f2iz+0x18>
 80011e8:	0008      	movs	r0, r1
 80011ea:	e7f1      	b.n	80011d0 <__aeabi_f2iz+0x18>
 80011ec:	3a96      	subs	r2, #150	@ 0x96
 80011ee:	4091      	lsls	r1, r2
 80011f0:	e7f7      	b.n	80011e2 <__aeabi_f2iz+0x2a>
 80011f2:	46c0      	nop			@ (mov r8, r8)
 80011f4:	7fffffff 	.word	0x7fffffff

080011f8 <__aeabi_i2f>:
 80011f8:	b570      	push	{r4, r5, r6, lr}
 80011fa:	2800      	cmp	r0, #0
 80011fc:	d012      	beq.n	8001224 <__aeabi_i2f+0x2c>
 80011fe:	17c3      	asrs	r3, r0, #31
 8001200:	18c5      	adds	r5, r0, r3
 8001202:	405d      	eors	r5, r3
 8001204:	0fc4      	lsrs	r4, r0, #31
 8001206:	0028      	movs	r0, r5
 8001208:	f001 fafe 	bl	8002808 <__clzsi2>
 800120c:	239e      	movs	r3, #158	@ 0x9e
 800120e:	1a1b      	subs	r3, r3, r0
 8001210:	2b96      	cmp	r3, #150	@ 0x96
 8001212:	dc0f      	bgt.n	8001234 <__aeabi_i2f+0x3c>
 8001214:	2808      	cmp	r0, #8
 8001216:	d038      	beq.n	800128a <__aeabi_i2f+0x92>
 8001218:	3808      	subs	r0, #8
 800121a:	4085      	lsls	r5, r0
 800121c:	026d      	lsls	r5, r5, #9
 800121e:	0a6d      	lsrs	r5, r5, #9
 8001220:	b2d8      	uxtb	r0, r3
 8001222:	e002      	b.n	800122a <__aeabi_i2f+0x32>
 8001224:	2400      	movs	r4, #0
 8001226:	2000      	movs	r0, #0
 8001228:	2500      	movs	r5, #0
 800122a:	05c0      	lsls	r0, r0, #23
 800122c:	4328      	orrs	r0, r5
 800122e:	07e4      	lsls	r4, r4, #31
 8001230:	4320      	orrs	r0, r4
 8001232:	bd70      	pop	{r4, r5, r6, pc}
 8001234:	2b99      	cmp	r3, #153	@ 0x99
 8001236:	dc14      	bgt.n	8001262 <__aeabi_i2f+0x6a>
 8001238:	1f42      	subs	r2, r0, #5
 800123a:	4095      	lsls	r5, r2
 800123c:	002a      	movs	r2, r5
 800123e:	4915      	ldr	r1, [pc, #84]	@ (8001294 <__aeabi_i2f+0x9c>)
 8001240:	4011      	ands	r1, r2
 8001242:	0755      	lsls	r5, r2, #29
 8001244:	d01c      	beq.n	8001280 <__aeabi_i2f+0x88>
 8001246:	250f      	movs	r5, #15
 8001248:	402a      	ands	r2, r5
 800124a:	2a04      	cmp	r2, #4
 800124c:	d018      	beq.n	8001280 <__aeabi_i2f+0x88>
 800124e:	3104      	adds	r1, #4
 8001250:	08ca      	lsrs	r2, r1, #3
 8001252:	0149      	lsls	r1, r1, #5
 8001254:	d515      	bpl.n	8001282 <__aeabi_i2f+0x8a>
 8001256:	239f      	movs	r3, #159	@ 0x9f
 8001258:	0252      	lsls	r2, r2, #9
 800125a:	1a18      	subs	r0, r3, r0
 800125c:	0a55      	lsrs	r5, r2, #9
 800125e:	b2c0      	uxtb	r0, r0
 8001260:	e7e3      	b.n	800122a <__aeabi_i2f+0x32>
 8001262:	2205      	movs	r2, #5
 8001264:	0029      	movs	r1, r5
 8001266:	1a12      	subs	r2, r2, r0
 8001268:	40d1      	lsrs	r1, r2
 800126a:	0002      	movs	r2, r0
 800126c:	321b      	adds	r2, #27
 800126e:	4095      	lsls	r5, r2
 8001270:	002a      	movs	r2, r5
 8001272:	1e55      	subs	r5, r2, #1
 8001274:	41aa      	sbcs	r2, r5
 8001276:	430a      	orrs	r2, r1
 8001278:	4906      	ldr	r1, [pc, #24]	@ (8001294 <__aeabi_i2f+0x9c>)
 800127a:	4011      	ands	r1, r2
 800127c:	0755      	lsls	r5, r2, #29
 800127e:	d1e2      	bne.n	8001246 <__aeabi_i2f+0x4e>
 8001280:	08ca      	lsrs	r2, r1, #3
 8001282:	0252      	lsls	r2, r2, #9
 8001284:	0a55      	lsrs	r5, r2, #9
 8001286:	b2d8      	uxtb	r0, r3
 8001288:	e7cf      	b.n	800122a <__aeabi_i2f+0x32>
 800128a:	026d      	lsls	r5, r5, #9
 800128c:	0a6d      	lsrs	r5, r5, #9
 800128e:	308e      	adds	r0, #142	@ 0x8e
 8001290:	e7cb      	b.n	800122a <__aeabi_i2f+0x32>
 8001292:	46c0      	nop			@ (mov r8, r8)
 8001294:	fbffffff 	.word	0xfbffffff

08001298 <__aeabi_ddiv>:
 8001298:	b5f0      	push	{r4, r5, r6, r7, lr}
 800129a:	46de      	mov	lr, fp
 800129c:	4645      	mov	r5, r8
 800129e:	4657      	mov	r7, sl
 80012a0:	464e      	mov	r6, r9
 80012a2:	b5e0      	push	{r5, r6, r7, lr}
 80012a4:	b087      	sub	sp, #28
 80012a6:	9200      	str	r2, [sp, #0]
 80012a8:	9301      	str	r3, [sp, #4]
 80012aa:	030b      	lsls	r3, r1, #12
 80012ac:	0b1b      	lsrs	r3, r3, #12
 80012ae:	469b      	mov	fp, r3
 80012b0:	0fca      	lsrs	r2, r1, #31
 80012b2:	004b      	lsls	r3, r1, #1
 80012b4:	0004      	movs	r4, r0
 80012b6:	4680      	mov	r8, r0
 80012b8:	0d5b      	lsrs	r3, r3, #21
 80012ba:	9202      	str	r2, [sp, #8]
 80012bc:	d100      	bne.n	80012c0 <__aeabi_ddiv+0x28>
 80012be:	e098      	b.n	80013f2 <__aeabi_ddiv+0x15a>
 80012c0:	4a7c      	ldr	r2, [pc, #496]	@ (80014b4 <__aeabi_ddiv+0x21c>)
 80012c2:	4293      	cmp	r3, r2
 80012c4:	d037      	beq.n	8001336 <__aeabi_ddiv+0x9e>
 80012c6:	4659      	mov	r1, fp
 80012c8:	0f42      	lsrs	r2, r0, #29
 80012ca:	00c9      	lsls	r1, r1, #3
 80012cc:	430a      	orrs	r2, r1
 80012ce:	2180      	movs	r1, #128	@ 0x80
 80012d0:	0409      	lsls	r1, r1, #16
 80012d2:	4311      	orrs	r1, r2
 80012d4:	00c2      	lsls	r2, r0, #3
 80012d6:	4690      	mov	r8, r2
 80012d8:	4a77      	ldr	r2, [pc, #476]	@ (80014b8 <__aeabi_ddiv+0x220>)
 80012da:	4689      	mov	r9, r1
 80012dc:	4692      	mov	sl, r2
 80012de:	449a      	add	sl, r3
 80012e0:	2300      	movs	r3, #0
 80012e2:	2400      	movs	r4, #0
 80012e4:	9303      	str	r3, [sp, #12]
 80012e6:	9e00      	ldr	r6, [sp, #0]
 80012e8:	9f01      	ldr	r7, [sp, #4]
 80012ea:	033b      	lsls	r3, r7, #12
 80012ec:	0b1b      	lsrs	r3, r3, #12
 80012ee:	469b      	mov	fp, r3
 80012f0:	007b      	lsls	r3, r7, #1
 80012f2:	0030      	movs	r0, r6
 80012f4:	0d5b      	lsrs	r3, r3, #21
 80012f6:	0ffd      	lsrs	r5, r7, #31
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d059      	beq.n	80013b0 <__aeabi_ddiv+0x118>
 80012fc:	4a6d      	ldr	r2, [pc, #436]	@ (80014b4 <__aeabi_ddiv+0x21c>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d048      	beq.n	8001394 <__aeabi_ddiv+0xfc>
 8001302:	4659      	mov	r1, fp
 8001304:	0f72      	lsrs	r2, r6, #29
 8001306:	00c9      	lsls	r1, r1, #3
 8001308:	430a      	orrs	r2, r1
 800130a:	2180      	movs	r1, #128	@ 0x80
 800130c:	0409      	lsls	r1, r1, #16
 800130e:	4311      	orrs	r1, r2
 8001310:	468b      	mov	fp, r1
 8001312:	4969      	ldr	r1, [pc, #420]	@ (80014b8 <__aeabi_ddiv+0x220>)
 8001314:	00f2      	lsls	r2, r6, #3
 8001316:	468c      	mov	ip, r1
 8001318:	4651      	mov	r1, sl
 800131a:	4463      	add	r3, ip
 800131c:	1acb      	subs	r3, r1, r3
 800131e:	469a      	mov	sl, r3
 8001320:	2100      	movs	r1, #0
 8001322:	9e02      	ldr	r6, [sp, #8]
 8001324:	406e      	eors	r6, r5
 8001326:	b2f6      	uxtb	r6, r6
 8001328:	2c0f      	cmp	r4, #15
 800132a:	d900      	bls.n	800132e <__aeabi_ddiv+0x96>
 800132c:	e0ce      	b.n	80014cc <__aeabi_ddiv+0x234>
 800132e:	4b63      	ldr	r3, [pc, #396]	@ (80014bc <__aeabi_ddiv+0x224>)
 8001330:	00a4      	lsls	r4, r4, #2
 8001332:	591b      	ldr	r3, [r3, r4]
 8001334:	469f      	mov	pc, r3
 8001336:	465a      	mov	r2, fp
 8001338:	4302      	orrs	r2, r0
 800133a:	4691      	mov	r9, r2
 800133c:	d000      	beq.n	8001340 <__aeabi_ddiv+0xa8>
 800133e:	e090      	b.n	8001462 <__aeabi_ddiv+0x1ca>
 8001340:	469a      	mov	sl, r3
 8001342:	2302      	movs	r3, #2
 8001344:	4690      	mov	r8, r2
 8001346:	2408      	movs	r4, #8
 8001348:	9303      	str	r3, [sp, #12]
 800134a:	e7cc      	b.n	80012e6 <__aeabi_ddiv+0x4e>
 800134c:	46cb      	mov	fp, r9
 800134e:	4642      	mov	r2, r8
 8001350:	9d02      	ldr	r5, [sp, #8]
 8001352:	9903      	ldr	r1, [sp, #12]
 8001354:	2902      	cmp	r1, #2
 8001356:	d100      	bne.n	800135a <__aeabi_ddiv+0xc2>
 8001358:	e1de      	b.n	8001718 <__aeabi_ddiv+0x480>
 800135a:	2903      	cmp	r1, #3
 800135c:	d100      	bne.n	8001360 <__aeabi_ddiv+0xc8>
 800135e:	e08d      	b.n	800147c <__aeabi_ddiv+0x1e4>
 8001360:	2901      	cmp	r1, #1
 8001362:	d000      	beq.n	8001366 <__aeabi_ddiv+0xce>
 8001364:	e179      	b.n	800165a <__aeabi_ddiv+0x3c2>
 8001366:	002e      	movs	r6, r5
 8001368:	2200      	movs	r2, #0
 800136a:	2300      	movs	r3, #0
 800136c:	2400      	movs	r4, #0
 800136e:	4690      	mov	r8, r2
 8001370:	051b      	lsls	r3, r3, #20
 8001372:	4323      	orrs	r3, r4
 8001374:	07f6      	lsls	r6, r6, #31
 8001376:	4333      	orrs	r3, r6
 8001378:	4640      	mov	r0, r8
 800137a:	0019      	movs	r1, r3
 800137c:	b007      	add	sp, #28
 800137e:	bcf0      	pop	{r4, r5, r6, r7}
 8001380:	46bb      	mov	fp, r7
 8001382:	46b2      	mov	sl, r6
 8001384:	46a9      	mov	r9, r5
 8001386:	46a0      	mov	r8, r4
 8001388:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800138a:	2200      	movs	r2, #0
 800138c:	2400      	movs	r4, #0
 800138e:	4690      	mov	r8, r2
 8001390:	4b48      	ldr	r3, [pc, #288]	@ (80014b4 <__aeabi_ddiv+0x21c>)
 8001392:	e7ed      	b.n	8001370 <__aeabi_ddiv+0xd8>
 8001394:	465a      	mov	r2, fp
 8001396:	9b00      	ldr	r3, [sp, #0]
 8001398:	431a      	orrs	r2, r3
 800139a:	4b49      	ldr	r3, [pc, #292]	@ (80014c0 <__aeabi_ddiv+0x228>)
 800139c:	469c      	mov	ip, r3
 800139e:	44e2      	add	sl, ip
 80013a0:	2a00      	cmp	r2, #0
 80013a2:	d159      	bne.n	8001458 <__aeabi_ddiv+0x1c0>
 80013a4:	2302      	movs	r3, #2
 80013a6:	431c      	orrs	r4, r3
 80013a8:	2300      	movs	r3, #0
 80013aa:	2102      	movs	r1, #2
 80013ac:	469b      	mov	fp, r3
 80013ae:	e7b8      	b.n	8001322 <__aeabi_ddiv+0x8a>
 80013b0:	465a      	mov	r2, fp
 80013b2:	9b00      	ldr	r3, [sp, #0]
 80013b4:	431a      	orrs	r2, r3
 80013b6:	d049      	beq.n	800144c <__aeabi_ddiv+0x1b4>
 80013b8:	465b      	mov	r3, fp
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d100      	bne.n	80013c0 <__aeabi_ddiv+0x128>
 80013be:	e19c      	b.n	80016fa <__aeabi_ddiv+0x462>
 80013c0:	4658      	mov	r0, fp
 80013c2:	f001 fa21 	bl	8002808 <__clzsi2>
 80013c6:	0002      	movs	r2, r0
 80013c8:	0003      	movs	r3, r0
 80013ca:	3a0b      	subs	r2, #11
 80013cc:	271d      	movs	r7, #29
 80013ce:	9e00      	ldr	r6, [sp, #0]
 80013d0:	1aba      	subs	r2, r7, r2
 80013d2:	0019      	movs	r1, r3
 80013d4:	4658      	mov	r0, fp
 80013d6:	40d6      	lsrs	r6, r2
 80013d8:	3908      	subs	r1, #8
 80013da:	4088      	lsls	r0, r1
 80013dc:	0032      	movs	r2, r6
 80013de:	4302      	orrs	r2, r0
 80013e0:	4693      	mov	fp, r2
 80013e2:	9a00      	ldr	r2, [sp, #0]
 80013e4:	408a      	lsls	r2, r1
 80013e6:	4937      	ldr	r1, [pc, #220]	@ (80014c4 <__aeabi_ddiv+0x22c>)
 80013e8:	4453      	add	r3, sl
 80013ea:	468a      	mov	sl, r1
 80013ec:	2100      	movs	r1, #0
 80013ee:	449a      	add	sl, r3
 80013f0:	e797      	b.n	8001322 <__aeabi_ddiv+0x8a>
 80013f2:	465b      	mov	r3, fp
 80013f4:	4303      	orrs	r3, r0
 80013f6:	4699      	mov	r9, r3
 80013f8:	d021      	beq.n	800143e <__aeabi_ddiv+0x1a6>
 80013fa:	465b      	mov	r3, fp
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d100      	bne.n	8001402 <__aeabi_ddiv+0x16a>
 8001400:	e169      	b.n	80016d6 <__aeabi_ddiv+0x43e>
 8001402:	4658      	mov	r0, fp
 8001404:	f001 fa00 	bl	8002808 <__clzsi2>
 8001408:	230b      	movs	r3, #11
 800140a:	425b      	negs	r3, r3
 800140c:	469c      	mov	ip, r3
 800140e:	0002      	movs	r2, r0
 8001410:	4484      	add	ip, r0
 8001412:	4666      	mov	r6, ip
 8001414:	231d      	movs	r3, #29
 8001416:	1b9b      	subs	r3, r3, r6
 8001418:	0026      	movs	r6, r4
 800141a:	0011      	movs	r1, r2
 800141c:	4658      	mov	r0, fp
 800141e:	40de      	lsrs	r6, r3
 8001420:	3908      	subs	r1, #8
 8001422:	4088      	lsls	r0, r1
 8001424:	0033      	movs	r3, r6
 8001426:	4303      	orrs	r3, r0
 8001428:	4699      	mov	r9, r3
 800142a:	0023      	movs	r3, r4
 800142c:	408b      	lsls	r3, r1
 800142e:	4698      	mov	r8, r3
 8001430:	4b25      	ldr	r3, [pc, #148]	@ (80014c8 <__aeabi_ddiv+0x230>)
 8001432:	2400      	movs	r4, #0
 8001434:	1a9b      	subs	r3, r3, r2
 8001436:	469a      	mov	sl, r3
 8001438:	2300      	movs	r3, #0
 800143a:	9303      	str	r3, [sp, #12]
 800143c:	e753      	b.n	80012e6 <__aeabi_ddiv+0x4e>
 800143e:	2300      	movs	r3, #0
 8001440:	4698      	mov	r8, r3
 8001442:	469a      	mov	sl, r3
 8001444:	3301      	adds	r3, #1
 8001446:	2404      	movs	r4, #4
 8001448:	9303      	str	r3, [sp, #12]
 800144a:	e74c      	b.n	80012e6 <__aeabi_ddiv+0x4e>
 800144c:	2301      	movs	r3, #1
 800144e:	431c      	orrs	r4, r3
 8001450:	2300      	movs	r3, #0
 8001452:	2101      	movs	r1, #1
 8001454:	469b      	mov	fp, r3
 8001456:	e764      	b.n	8001322 <__aeabi_ddiv+0x8a>
 8001458:	2303      	movs	r3, #3
 800145a:	0032      	movs	r2, r6
 800145c:	2103      	movs	r1, #3
 800145e:	431c      	orrs	r4, r3
 8001460:	e75f      	b.n	8001322 <__aeabi_ddiv+0x8a>
 8001462:	469a      	mov	sl, r3
 8001464:	2303      	movs	r3, #3
 8001466:	46d9      	mov	r9, fp
 8001468:	240c      	movs	r4, #12
 800146a:	9303      	str	r3, [sp, #12]
 800146c:	e73b      	b.n	80012e6 <__aeabi_ddiv+0x4e>
 800146e:	2300      	movs	r3, #0
 8001470:	2480      	movs	r4, #128	@ 0x80
 8001472:	4698      	mov	r8, r3
 8001474:	2600      	movs	r6, #0
 8001476:	4b0f      	ldr	r3, [pc, #60]	@ (80014b4 <__aeabi_ddiv+0x21c>)
 8001478:	0324      	lsls	r4, r4, #12
 800147a:	e779      	b.n	8001370 <__aeabi_ddiv+0xd8>
 800147c:	2480      	movs	r4, #128	@ 0x80
 800147e:	465b      	mov	r3, fp
 8001480:	0324      	lsls	r4, r4, #12
 8001482:	431c      	orrs	r4, r3
 8001484:	0324      	lsls	r4, r4, #12
 8001486:	002e      	movs	r6, r5
 8001488:	4690      	mov	r8, r2
 800148a:	4b0a      	ldr	r3, [pc, #40]	@ (80014b4 <__aeabi_ddiv+0x21c>)
 800148c:	0b24      	lsrs	r4, r4, #12
 800148e:	e76f      	b.n	8001370 <__aeabi_ddiv+0xd8>
 8001490:	2480      	movs	r4, #128	@ 0x80
 8001492:	464b      	mov	r3, r9
 8001494:	0324      	lsls	r4, r4, #12
 8001496:	4223      	tst	r3, r4
 8001498:	d002      	beq.n	80014a0 <__aeabi_ddiv+0x208>
 800149a:	465b      	mov	r3, fp
 800149c:	4223      	tst	r3, r4
 800149e:	d0f0      	beq.n	8001482 <__aeabi_ddiv+0x1ea>
 80014a0:	2480      	movs	r4, #128	@ 0x80
 80014a2:	464b      	mov	r3, r9
 80014a4:	0324      	lsls	r4, r4, #12
 80014a6:	431c      	orrs	r4, r3
 80014a8:	0324      	lsls	r4, r4, #12
 80014aa:	9e02      	ldr	r6, [sp, #8]
 80014ac:	4b01      	ldr	r3, [pc, #4]	@ (80014b4 <__aeabi_ddiv+0x21c>)
 80014ae:	0b24      	lsrs	r4, r4, #12
 80014b0:	e75e      	b.n	8001370 <__aeabi_ddiv+0xd8>
 80014b2:	46c0      	nop			@ (mov r8, r8)
 80014b4:	000007ff 	.word	0x000007ff
 80014b8:	fffffc01 	.word	0xfffffc01
 80014bc:	08005578 	.word	0x08005578
 80014c0:	fffff801 	.word	0xfffff801
 80014c4:	000003f3 	.word	0x000003f3
 80014c8:	fffffc0d 	.word	0xfffffc0d
 80014cc:	45cb      	cmp	fp, r9
 80014ce:	d200      	bcs.n	80014d2 <__aeabi_ddiv+0x23a>
 80014d0:	e0f8      	b.n	80016c4 <__aeabi_ddiv+0x42c>
 80014d2:	d100      	bne.n	80014d6 <__aeabi_ddiv+0x23e>
 80014d4:	e0f3      	b.n	80016be <__aeabi_ddiv+0x426>
 80014d6:	2301      	movs	r3, #1
 80014d8:	425b      	negs	r3, r3
 80014da:	469c      	mov	ip, r3
 80014dc:	4644      	mov	r4, r8
 80014de:	4648      	mov	r0, r9
 80014e0:	2500      	movs	r5, #0
 80014e2:	44e2      	add	sl, ip
 80014e4:	465b      	mov	r3, fp
 80014e6:	0e17      	lsrs	r7, r2, #24
 80014e8:	021b      	lsls	r3, r3, #8
 80014ea:	431f      	orrs	r7, r3
 80014ec:	0c19      	lsrs	r1, r3, #16
 80014ee:	043b      	lsls	r3, r7, #16
 80014f0:	0212      	lsls	r2, r2, #8
 80014f2:	9700      	str	r7, [sp, #0]
 80014f4:	0c1f      	lsrs	r7, r3, #16
 80014f6:	4691      	mov	r9, r2
 80014f8:	9102      	str	r1, [sp, #8]
 80014fa:	9703      	str	r7, [sp, #12]
 80014fc:	f7fe fe9e 	bl	800023c <__aeabi_uidivmod>
 8001500:	0002      	movs	r2, r0
 8001502:	437a      	muls	r2, r7
 8001504:	040b      	lsls	r3, r1, #16
 8001506:	0c21      	lsrs	r1, r4, #16
 8001508:	4680      	mov	r8, r0
 800150a:	4319      	orrs	r1, r3
 800150c:	428a      	cmp	r2, r1
 800150e:	d909      	bls.n	8001524 <__aeabi_ddiv+0x28c>
 8001510:	9f00      	ldr	r7, [sp, #0]
 8001512:	2301      	movs	r3, #1
 8001514:	46bc      	mov	ip, r7
 8001516:	425b      	negs	r3, r3
 8001518:	4461      	add	r1, ip
 800151a:	469c      	mov	ip, r3
 800151c:	44e0      	add	r8, ip
 800151e:	428f      	cmp	r7, r1
 8001520:	d800      	bhi.n	8001524 <__aeabi_ddiv+0x28c>
 8001522:	e15c      	b.n	80017de <__aeabi_ddiv+0x546>
 8001524:	1a88      	subs	r0, r1, r2
 8001526:	9902      	ldr	r1, [sp, #8]
 8001528:	f7fe fe88 	bl	800023c <__aeabi_uidivmod>
 800152c:	9a03      	ldr	r2, [sp, #12]
 800152e:	0424      	lsls	r4, r4, #16
 8001530:	4342      	muls	r2, r0
 8001532:	0409      	lsls	r1, r1, #16
 8001534:	0c24      	lsrs	r4, r4, #16
 8001536:	0003      	movs	r3, r0
 8001538:	430c      	orrs	r4, r1
 800153a:	42a2      	cmp	r2, r4
 800153c:	d906      	bls.n	800154c <__aeabi_ddiv+0x2b4>
 800153e:	9900      	ldr	r1, [sp, #0]
 8001540:	3b01      	subs	r3, #1
 8001542:	468c      	mov	ip, r1
 8001544:	4464      	add	r4, ip
 8001546:	42a1      	cmp	r1, r4
 8001548:	d800      	bhi.n	800154c <__aeabi_ddiv+0x2b4>
 800154a:	e142      	b.n	80017d2 <__aeabi_ddiv+0x53a>
 800154c:	1aa0      	subs	r0, r4, r2
 800154e:	4642      	mov	r2, r8
 8001550:	0412      	lsls	r2, r2, #16
 8001552:	431a      	orrs	r2, r3
 8001554:	4693      	mov	fp, r2
 8001556:	464b      	mov	r3, r9
 8001558:	4659      	mov	r1, fp
 800155a:	0c1b      	lsrs	r3, r3, #16
 800155c:	001f      	movs	r7, r3
 800155e:	9304      	str	r3, [sp, #16]
 8001560:	040b      	lsls	r3, r1, #16
 8001562:	4649      	mov	r1, r9
 8001564:	0409      	lsls	r1, r1, #16
 8001566:	0c09      	lsrs	r1, r1, #16
 8001568:	000c      	movs	r4, r1
 800156a:	0c1b      	lsrs	r3, r3, #16
 800156c:	435c      	muls	r4, r3
 800156e:	0c12      	lsrs	r2, r2, #16
 8001570:	437b      	muls	r3, r7
 8001572:	4688      	mov	r8, r1
 8001574:	4351      	muls	r1, r2
 8001576:	437a      	muls	r2, r7
 8001578:	0c27      	lsrs	r7, r4, #16
 800157a:	46bc      	mov	ip, r7
 800157c:	185b      	adds	r3, r3, r1
 800157e:	4463      	add	r3, ip
 8001580:	4299      	cmp	r1, r3
 8001582:	d903      	bls.n	800158c <__aeabi_ddiv+0x2f4>
 8001584:	2180      	movs	r1, #128	@ 0x80
 8001586:	0249      	lsls	r1, r1, #9
 8001588:	468c      	mov	ip, r1
 800158a:	4462      	add	r2, ip
 800158c:	0c19      	lsrs	r1, r3, #16
 800158e:	0424      	lsls	r4, r4, #16
 8001590:	041b      	lsls	r3, r3, #16
 8001592:	0c24      	lsrs	r4, r4, #16
 8001594:	188a      	adds	r2, r1, r2
 8001596:	191c      	adds	r4, r3, r4
 8001598:	4290      	cmp	r0, r2
 800159a:	d302      	bcc.n	80015a2 <__aeabi_ddiv+0x30a>
 800159c:	d116      	bne.n	80015cc <__aeabi_ddiv+0x334>
 800159e:	42a5      	cmp	r5, r4
 80015a0:	d214      	bcs.n	80015cc <__aeabi_ddiv+0x334>
 80015a2:	465b      	mov	r3, fp
 80015a4:	9f00      	ldr	r7, [sp, #0]
 80015a6:	3b01      	subs	r3, #1
 80015a8:	444d      	add	r5, r9
 80015aa:	9305      	str	r3, [sp, #20]
 80015ac:	454d      	cmp	r5, r9
 80015ae:	419b      	sbcs	r3, r3
 80015b0:	46bc      	mov	ip, r7
 80015b2:	425b      	negs	r3, r3
 80015b4:	4463      	add	r3, ip
 80015b6:	18c0      	adds	r0, r0, r3
 80015b8:	4287      	cmp	r7, r0
 80015ba:	d300      	bcc.n	80015be <__aeabi_ddiv+0x326>
 80015bc:	e102      	b.n	80017c4 <__aeabi_ddiv+0x52c>
 80015be:	4282      	cmp	r2, r0
 80015c0:	d900      	bls.n	80015c4 <__aeabi_ddiv+0x32c>
 80015c2:	e129      	b.n	8001818 <__aeabi_ddiv+0x580>
 80015c4:	d100      	bne.n	80015c8 <__aeabi_ddiv+0x330>
 80015c6:	e124      	b.n	8001812 <__aeabi_ddiv+0x57a>
 80015c8:	9b05      	ldr	r3, [sp, #20]
 80015ca:	469b      	mov	fp, r3
 80015cc:	1b2c      	subs	r4, r5, r4
 80015ce:	42a5      	cmp	r5, r4
 80015d0:	41ad      	sbcs	r5, r5
 80015d2:	9b00      	ldr	r3, [sp, #0]
 80015d4:	1a80      	subs	r0, r0, r2
 80015d6:	426d      	negs	r5, r5
 80015d8:	1b40      	subs	r0, r0, r5
 80015da:	4283      	cmp	r3, r0
 80015dc:	d100      	bne.n	80015e0 <__aeabi_ddiv+0x348>
 80015de:	e10f      	b.n	8001800 <__aeabi_ddiv+0x568>
 80015e0:	9902      	ldr	r1, [sp, #8]
 80015e2:	f7fe fe2b 	bl	800023c <__aeabi_uidivmod>
 80015e6:	9a03      	ldr	r2, [sp, #12]
 80015e8:	040b      	lsls	r3, r1, #16
 80015ea:	4342      	muls	r2, r0
 80015ec:	0c21      	lsrs	r1, r4, #16
 80015ee:	0005      	movs	r5, r0
 80015f0:	4319      	orrs	r1, r3
 80015f2:	428a      	cmp	r2, r1
 80015f4:	d900      	bls.n	80015f8 <__aeabi_ddiv+0x360>
 80015f6:	e0cb      	b.n	8001790 <__aeabi_ddiv+0x4f8>
 80015f8:	1a88      	subs	r0, r1, r2
 80015fa:	9902      	ldr	r1, [sp, #8]
 80015fc:	f7fe fe1e 	bl	800023c <__aeabi_uidivmod>
 8001600:	9a03      	ldr	r2, [sp, #12]
 8001602:	0424      	lsls	r4, r4, #16
 8001604:	4342      	muls	r2, r0
 8001606:	0409      	lsls	r1, r1, #16
 8001608:	0c24      	lsrs	r4, r4, #16
 800160a:	0003      	movs	r3, r0
 800160c:	430c      	orrs	r4, r1
 800160e:	42a2      	cmp	r2, r4
 8001610:	d900      	bls.n	8001614 <__aeabi_ddiv+0x37c>
 8001612:	e0ca      	b.n	80017aa <__aeabi_ddiv+0x512>
 8001614:	4641      	mov	r1, r8
 8001616:	1aa4      	subs	r4, r4, r2
 8001618:	042a      	lsls	r2, r5, #16
 800161a:	431a      	orrs	r2, r3
 800161c:	9f04      	ldr	r7, [sp, #16]
 800161e:	0413      	lsls	r3, r2, #16
 8001620:	0c1b      	lsrs	r3, r3, #16
 8001622:	4359      	muls	r1, r3
 8001624:	4640      	mov	r0, r8
 8001626:	437b      	muls	r3, r7
 8001628:	469c      	mov	ip, r3
 800162a:	0c15      	lsrs	r5, r2, #16
 800162c:	4368      	muls	r0, r5
 800162e:	0c0b      	lsrs	r3, r1, #16
 8001630:	4484      	add	ip, r0
 8001632:	4463      	add	r3, ip
 8001634:	437d      	muls	r5, r7
 8001636:	4298      	cmp	r0, r3
 8001638:	d903      	bls.n	8001642 <__aeabi_ddiv+0x3aa>
 800163a:	2080      	movs	r0, #128	@ 0x80
 800163c:	0240      	lsls	r0, r0, #9
 800163e:	4684      	mov	ip, r0
 8001640:	4465      	add	r5, ip
 8001642:	0c18      	lsrs	r0, r3, #16
 8001644:	0409      	lsls	r1, r1, #16
 8001646:	041b      	lsls	r3, r3, #16
 8001648:	0c09      	lsrs	r1, r1, #16
 800164a:	1940      	adds	r0, r0, r5
 800164c:	185b      	adds	r3, r3, r1
 800164e:	4284      	cmp	r4, r0
 8001650:	d327      	bcc.n	80016a2 <__aeabi_ddiv+0x40a>
 8001652:	d023      	beq.n	800169c <__aeabi_ddiv+0x404>
 8001654:	2301      	movs	r3, #1
 8001656:	0035      	movs	r5, r6
 8001658:	431a      	orrs	r2, r3
 800165a:	4b94      	ldr	r3, [pc, #592]	@ (80018ac <__aeabi_ddiv+0x614>)
 800165c:	4453      	add	r3, sl
 800165e:	2b00      	cmp	r3, #0
 8001660:	dd60      	ble.n	8001724 <__aeabi_ddiv+0x48c>
 8001662:	0751      	lsls	r1, r2, #29
 8001664:	d000      	beq.n	8001668 <__aeabi_ddiv+0x3d0>
 8001666:	e086      	b.n	8001776 <__aeabi_ddiv+0x4de>
 8001668:	002e      	movs	r6, r5
 800166a:	08d1      	lsrs	r1, r2, #3
 800166c:	465a      	mov	r2, fp
 800166e:	01d2      	lsls	r2, r2, #7
 8001670:	d506      	bpl.n	8001680 <__aeabi_ddiv+0x3e8>
 8001672:	465a      	mov	r2, fp
 8001674:	4b8e      	ldr	r3, [pc, #568]	@ (80018b0 <__aeabi_ddiv+0x618>)
 8001676:	401a      	ands	r2, r3
 8001678:	2380      	movs	r3, #128	@ 0x80
 800167a:	4693      	mov	fp, r2
 800167c:	00db      	lsls	r3, r3, #3
 800167e:	4453      	add	r3, sl
 8001680:	4a8c      	ldr	r2, [pc, #560]	@ (80018b4 <__aeabi_ddiv+0x61c>)
 8001682:	4293      	cmp	r3, r2
 8001684:	dd00      	ble.n	8001688 <__aeabi_ddiv+0x3f0>
 8001686:	e680      	b.n	800138a <__aeabi_ddiv+0xf2>
 8001688:	465a      	mov	r2, fp
 800168a:	0752      	lsls	r2, r2, #29
 800168c:	430a      	orrs	r2, r1
 800168e:	4690      	mov	r8, r2
 8001690:	465a      	mov	r2, fp
 8001692:	055b      	lsls	r3, r3, #21
 8001694:	0254      	lsls	r4, r2, #9
 8001696:	0b24      	lsrs	r4, r4, #12
 8001698:	0d5b      	lsrs	r3, r3, #21
 800169a:	e669      	b.n	8001370 <__aeabi_ddiv+0xd8>
 800169c:	0035      	movs	r5, r6
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d0db      	beq.n	800165a <__aeabi_ddiv+0x3c2>
 80016a2:	9d00      	ldr	r5, [sp, #0]
 80016a4:	1e51      	subs	r1, r2, #1
 80016a6:	46ac      	mov	ip, r5
 80016a8:	4464      	add	r4, ip
 80016aa:	42ac      	cmp	r4, r5
 80016ac:	d200      	bcs.n	80016b0 <__aeabi_ddiv+0x418>
 80016ae:	e09e      	b.n	80017ee <__aeabi_ddiv+0x556>
 80016b0:	4284      	cmp	r4, r0
 80016b2:	d200      	bcs.n	80016b6 <__aeabi_ddiv+0x41e>
 80016b4:	e0e1      	b.n	800187a <__aeabi_ddiv+0x5e2>
 80016b6:	d100      	bne.n	80016ba <__aeabi_ddiv+0x422>
 80016b8:	e0ee      	b.n	8001898 <__aeabi_ddiv+0x600>
 80016ba:	000a      	movs	r2, r1
 80016bc:	e7ca      	b.n	8001654 <__aeabi_ddiv+0x3bc>
 80016be:	4542      	cmp	r2, r8
 80016c0:	d900      	bls.n	80016c4 <__aeabi_ddiv+0x42c>
 80016c2:	e708      	b.n	80014d6 <__aeabi_ddiv+0x23e>
 80016c4:	464b      	mov	r3, r9
 80016c6:	07dc      	lsls	r4, r3, #31
 80016c8:	0858      	lsrs	r0, r3, #1
 80016ca:	4643      	mov	r3, r8
 80016cc:	085b      	lsrs	r3, r3, #1
 80016ce:	431c      	orrs	r4, r3
 80016d0:	4643      	mov	r3, r8
 80016d2:	07dd      	lsls	r5, r3, #31
 80016d4:	e706      	b.n	80014e4 <__aeabi_ddiv+0x24c>
 80016d6:	f001 f897 	bl	8002808 <__clzsi2>
 80016da:	2315      	movs	r3, #21
 80016dc:	469c      	mov	ip, r3
 80016de:	4484      	add	ip, r0
 80016e0:	0002      	movs	r2, r0
 80016e2:	4663      	mov	r3, ip
 80016e4:	3220      	adds	r2, #32
 80016e6:	2b1c      	cmp	r3, #28
 80016e8:	dc00      	bgt.n	80016ec <__aeabi_ddiv+0x454>
 80016ea:	e692      	b.n	8001412 <__aeabi_ddiv+0x17a>
 80016ec:	0023      	movs	r3, r4
 80016ee:	3808      	subs	r0, #8
 80016f0:	4083      	lsls	r3, r0
 80016f2:	4699      	mov	r9, r3
 80016f4:	2300      	movs	r3, #0
 80016f6:	4698      	mov	r8, r3
 80016f8:	e69a      	b.n	8001430 <__aeabi_ddiv+0x198>
 80016fa:	f001 f885 	bl	8002808 <__clzsi2>
 80016fe:	0002      	movs	r2, r0
 8001700:	0003      	movs	r3, r0
 8001702:	3215      	adds	r2, #21
 8001704:	3320      	adds	r3, #32
 8001706:	2a1c      	cmp	r2, #28
 8001708:	dc00      	bgt.n	800170c <__aeabi_ddiv+0x474>
 800170a:	e65f      	b.n	80013cc <__aeabi_ddiv+0x134>
 800170c:	9900      	ldr	r1, [sp, #0]
 800170e:	3808      	subs	r0, #8
 8001710:	4081      	lsls	r1, r0
 8001712:	2200      	movs	r2, #0
 8001714:	468b      	mov	fp, r1
 8001716:	e666      	b.n	80013e6 <__aeabi_ddiv+0x14e>
 8001718:	2200      	movs	r2, #0
 800171a:	002e      	movs	r6, r5
 800171c:	2400      	movs	r4, #0
 800171e:	4690      	mov	r8, r2
 8001720:	4b65      	ldr	r3, [pc, #404]	@ (80018b8 <__aeabi_ddiv+0x620>)
 8001722:	e625      	b.n	8001370 <__aeabi_ddiv+0xd8>
 8001724:	002e      	movs	r6, r5
 8001726:	2101      	movs	r1, #1
 8001728:	1ac9      	subs	r1, r1, r3
 800172a:	2938      	cmp	r1, #56	@ 0x38
 800172c:	dd00      	ble.n	8001730 <__aeabi_ddiv+0x498>
 800172e:	e61b      	b.n	8001368 <__aeabi_ddiv+0xd0>
 8001730:	291f      	cmp	r1, #31
 8001732:	dc7e      	bgt.n	8001832 <__aeabi_ddiv+0x59a>
 8001734:	4861      	ldr	r0, [pc, #388]	@ (80018bc <__aeabi_ddiv+0x624>)
 8001736:	0014      	movs	r4, r2
 8001738:	4450      	add	r0, sl
 800173a:	465b      	mov	r3, fp
 800173c:	4082      	lsls	r2, r0
 800173e:	4083      	lsls	r3, r0
 8001740:	40cc      	lsrs	r4, r1
 8001742:	1e50      	subs	r0, r2, #1
 8001744:	4182      	sbcs	r2, r0
 8001746:	4323      	orrs	r3, r4
 8001748:	431a      	orrs	r2, r3
 800174a:	465b      	mov	r3, fp
 800174c:	40cb      	lsrs	r3, r1
 800174e:	0751      	lsls	r1, r2, #29
 8001750:	d009      	beq.n	8001766 <__aeabi_ddiv+0x4ce>
 8001752:	210f      	movs	r1, #15
 8001754:	4011      	ands	r1, r2
 8001756:	2904      	cmp	r1, #4
 8001758:	d005      	beq.n	8001766 <__aeabi_ddiv+0x4ce>
 800175a:	1d11      	adds	r1, r2, #4
 800175c:	4291      	cmp	r1, r2
 800175e:	4192      	sbcs	r2, r2
 8001760:	4252      	negs	r2, r2
 8001762:	189b      	adds	r3, r3, r2
 8001764:	000a      	movs	r2, r1
 8001766:	0219      	lsls	r1, r3, #8
 8001768:	d400      	bmi.n	800176c <__aeabi_ddiv+0x4d4>
 800176a:	e09b      	b.n	80018a4 <__aeabi_ddiv+0x60c>
 800176c:	2200      	movs	r2, #0
 800176e:	2301      	movs	r3, #1
 8001770:	2400      	movs	r4, #0
 8001772:	4690      	mov	r8, r2
 8001774:	e5fc      	b.n	8001370 <__aeabi_ddiv+0xd8>
 8001776:	210f      	movs	r1, #15
 8001778:	4011      	ands	r1, r2
 800177a:	2904      	cmp	r1, #4
 800177c:	d100      	bne.n	8001780 <__aeabi_ddiv+0x4e8>
 800177e:	e773      	b.n	8001668 <__aeabi_ddiv+0x3d0>
 8001780:	1d11      	adds	r1, r2, #4
 8001782:	4291      	cmp	r1, r2
 8001784:	4192      	sbcs	r2, r2
 8001786:	4252      	negs	r2, r2
 8001788:	002e      	movs	r6, r5
 800178a:	08c9      	lsrs	r1, r1, #3
 800178c:	4493      	add	fp, r2
 800178e:	e76d      	b.n	800166c <__aeabi_ddiv+0x3d4>
 8001790:	9b00      	ldr	r3, [sp, #0]
 8001792:	3d01      	subs	r5, #1
 8001794:	469c      	mov	ip, r3
 8001796:	4461      	add	r1, ip
 8001798:	428b      	cmp	r3, r1
 800179a:	d900      	bls.n	800179e <__aeabi_ddiv+0x506>
 800179c:	e72c      	b.n	80015f8 <__aeabi_ddiv+0x360>
 800179e:	428a      	cmp	r2, r1
 80017a0:	d800      	bhi.n	80017a4 <__aeabi_ddiv+0x50c>
 80017a2:	e729      	b.n	80015f8 <__aeabi_ddiv+0x360>
 80017a4:	1e85      	subs	r5, r0, #2
 80017a6:	4461      	add	r1, ip
 80017a8:	e726      	b.n	80015f8 <__aeabi_ddiv+0x360>
 80017aa:	9900      	ldr	r1, [sp, #0]
 80017ac:	3b01      	subs	r3, #1
 80017ae:	468c      	mov	ip, r1
 80017b0:	4464      	add	r4, ip
 80017b2:	42a1      	cmp	r1, r4
 80017b4:	d900      	bls.n	80017b8 <__aeabi_ddiv+0x520>
 80017b6:	e72d      	b.n	8001614 <__aeabi_ddiv+0x37c>
 80017b8:	42a2      	cmp	r2, r4
 80017ba:	d800      	bhi.n	80017be <__aeabi_ddiv+0x526>
 80017bc:	e72a      	b.n	8001614 <__aeabi_ddiv+0x37c>
 80017be:	1e83      	subs	r3, r0, #2
 80017c0:	4464      	add	r4, ip
 80017c2:	e727      	b.n	8001614 <__aeabi_ddiv+0x37c>
 80017c4:	4287      	cmp	r7, r0
 80017c6:	d000      	beq.n	80017ca <__aeabi_ddiv+0x532>
 80017c8:	e6fe      	b.n	80015c8 <__aeabi_ddiv+0x330>
 80017ca:	45a9      	cmp	r9, r5
 80017cc:	d900      	bls.n	80017d0 <__aeabi_ddiv+0x538>
 80017ce:	e6fb      	b.n	80015c8 <__aeabi_ddiv+0x330>
 80017d0:	e6f5      	b.n	80015be <__aeabi_ddiv+0x326>
 80017d2:	42a2      	cmp	r2, r4
 80017d4:	d800      	bhi.n	80017d8 <__aeabi_ddiv+0x540>
 80017d6:	e6b9      	b.n	800154c <__aeabi_ddiv+0x2b4>
 80017d8:	1e83      	subs	r3, r0, #2
 80017da:	4464      	add	r4, ip
 80017dc:	e6b6      	b.n	800154c <__aeabi_ddiv+0x2b4>
 80017de:	428a      	cmp	r2, r1
 80017e0:	d800      	bhi.n	80017e4 <__aeabi_ddiv+0x54c>
 80017e2:	e69f      	b.n	8001524 <__aeabi_ddiv+0x28c>
 80017e4:	46bc      	mov	ip, r7
 80017e6:	1e83      	subs	r3, r0, #2
 80017e8:	4698      	mov	r8, r3
 80017ea:	4461      	add	r1, ip
 80017ec:	e69a      	b.n	8001524 <__aeabi_ddiv+0x28c>
 80017ee:	000a      	movs	r2, r1
 80017f0:	4284      	cmp	r4, r0
 80017f2:	d000      	beq.n	80017f6 <__aeabi_ddiv+0x55e>
 80017f4:	e72e      	b.n	8001654 <__aeabi_ddiv+0x3bc>
 80017f6:	454b      	cmp	r3, r9
 80017f8:	d000      	beq.n	80017fc <__aeabi_ddiv+0x564>
 80017fa:	e72b      	b.n	8001654 <__aeabi_ddiv+0x3bc>
 80017fc:	0035      	movs	r5, r6
 80017fe:	e72c      	b.n	800165a <__aeabi_ddiv+0x3c2>
 8001800:	4b2a      	ldr	r3, [pc, #168]	@ (80018ac <__aeabi_ddiv+0x614>)
 8001802:	4a2f      	ldr	r2, [pc, #188]	@ (80018c0 <__aeabi_ddiv+0x628>)
 8001804:	4453      	add	r3, sl
 8001806:	4592      	cmp	sl, r2
 8001808:	db43      	blt.n	8001892 <__aeabi_ddiv+0x5fa>
 800180a:	2201      	movs	r2, #1
 800180c:	2100      	movs	r1, #0
 800180e:	4493      	add	fp, r2
 8001810:	e72c      	b.n	800166c <__aeabi_ddiv+0x3d4>
 8001812:	42ac      	cmp	r4, r5
 8001814:	d800      	bhi.n	8001818 <__aeabi_ddiv+0x580>
 8001816:	e6d7      	b.n	80015c8 <__aeabi_ddiv+0x330>
 8001818:	2302      	movs	r3, #2
 800181a:	425b      	negs	r3, r3
 800181c:	469c      	mov	ip, r3
 800181e:	9900      	ldr	r1, [sp, #0]
 8001820:	444d      	add	r5, r9
 8001822:	454d      	cmp	r5, r9
 8001824:	419b      	sbcs	r3, r3
 8001826:	44e3      	add	fp, ip
 8001828:	468c      	mov	ip, r1
 800182a:	425b      	negs	r3, r3
 800182c:	4463      	add	r3, ip
 800182e:	18c0      	adds	r0, r0, r3
 8001830:	e6cc      	b.n	80015cc <__aeabi_ddiv+0x334>
 8001832:	201f      	movs	r0, #31
 8001834:	4240      	negs	r0, r0
 8001836:	1ac3      	subs	r3, r0, r3
 8001838:	4658      	mov	r0, fp
 800183a:	40d8      	lsrs	r0, r3
 800183c:	2920      	cmp	r1, #32
 800183e:	d004      	beq.n	800184a <__aeabi_ddiv+0x5b2>
 8001840:	4659      	mov	r1, fp
 8001842:	4b20      	ldr	r3, [pc, #128]	@ (80018c4 <__aeabi_ddiv+0x62c>)
 8001844:	4453      	add	r3, sl
 8001846:	4099      	lsls	r1, r3
 8001848:	430a      	orrs	r2, r1
 800184a:	1e53      	subs	r3, r2, #1
 800184c:	419a      	sbcs	r2, r3
 800184e:	2307      	movs	r3, #7
 8001850:	0019      	movs	r1, r3
 8001852:	4302      	orrs	r2, r0
 8001854:	2400      	movs	r4, #0
 8001856:	4011      	ands	r1, r2
 8001858:	4213      	tst	r3, r2
 800185a:	d009      	beq.n	8001870 <__aeabi_ddiv+0x5d8>
 800185c:	3308      	adds	r3, #8
 800185e:	4013      	ands	r3, r2
 8001860:	2b04      	cmp	r3, #4
 8001862:	d01d      	beq.n	80018a0 <__aeabi_ddiv+0x608>
 8001864:	1d13      	adds	r3, r2, #4
 8001866:	4293      	cmp	r3, r2
 8001868:	4189      	sbcs	r1, r1
 800186a:	001a      	movs	r2, r3
 800186c:	4249      	negs	r1, r1
 800186e:	0749      	lsls	r1, r1, #29
 8001870:	08d2      	lsrs	r2, r2, #3
 8001872:	430a      	orrs	r2, r1
 8001874:	4690      	mov	r8, r2
 8001876:	2300      	movs	r3, #0
 8001878:	e57a      	b.n	8001370 <__aeabi_ddiv+0xd8>
 800187a:	4649      	mov	r1, r9
 800187c:	9f00      	ldr	r7, [sp, #0]
 800187e:	004d      	lsls	r5, r1, #1
 8001880:	454d      	cmp	r5, r9
 8001882:	4189      	sbcs	r1, r1
 8001884:	46bc      	mov	ip, r7
 8001886:	4249      	negs	r1, r1
 8001888:	4461      	add	r1, ip
 800188a:	46a9      	mov	r9, r5
 800188c:	3a02      	subs	r2, #2
 800188e:	1864      	adds	r4, r4, r1
 8001890:	e7ae      	b.n	80017f0 <__aeabi_ddiv+0x558>
 8001892:	2201      	movs	r2, #1
 8001894:	4252      	negs	r2, r2
 8001896:	e746      	b.n	8001726 <__aeabi_ddiv+0x48e>
 8001898:	4599      	cmp	r9, r3
 800189a:	d3ee      	bcc.n	800187a <__aeabi_ddiv+0x5e2>
 800189c:	000a      	movs	r2, r1
 800189e:	e7aa      	b.n	80017f6 <__aeabi_ddiv+0x55e>
 80018a0:	2100      	movs	r1, #0
 80018a2:	e7e5      	b.n	8001870 <__aeabi_ddiv+0x5d8>
 80018a4:	0759      	lsls	r1, r3, #29
 80018a6:	025b      	lsls	r3, r3, #9
 80018a8:	0b1c      	lsrs	r4, r3, #12
 80018aa:	e7e1      	b.n	8001870 <__aeabi_ddiv+0x5d8>
 80018ac:	000003ff 	.word	0x000003ff
 80018b0:	feffffff 	.word	0xfeffffff
 80018b4:	000007fe 	.word	0x000007fe
 80018b8:	000007ff 	.word	0x000007ff
 80018bc:	0000041e 	.word	0x0000041e
 80018c0:	fffffc02 	.word	0xfffffc02
 80018c4:	0000043e 	.word	0x0000043e

080018c8 <__aeabi_dmul>:
 80018c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018ca:	4657      	mov	r7, sl
 80018cc:	464e      	mov	r6, r9
 80018ce:	46de      	mov	lr, fp
 80018d0:	4645      	mov	r5, r8
 80018d2:	b5e0      	push	{r5, r6, r7, lr}
 80018d4:	001f      	movs	r7, r3
 80018d6:	030b      	lsls	r3, r1, #12
 80018d8:	0b1b      	lsrs	r3, r3, #12
 80018da:	0016      	movs	r6, r2
 80018dc:	469a      	mov	sl, r3
 80018de:	0fca      	lsrs	r2, r1, #31
 80018e0:	004b      	lsls	r3, r1, #1
 80018e2:	0004      	movs	r4, r0
 80018e4:	4691      	mov	r9, r2
 80018e6:	b085      	sub	sp, #20
 80018e8:	0d5b      	lsrs	r3, r3, #21
 80018ea:	d100      	bne.n	80018ee <__aeabi_dmul+0x26>
 80018ec:	e1cf      	b.n	8001c8e <__aeabi_dmul+0x3c6>
 80018ee:	4acd      	ldr	r2, [pc, #820]	@ (8001c24 <__aeabi_dmul+0x35c>)
 80018f0:	4293      	cmp	r3, r2
 80018f2:	d055      	beq.n	80019a0 <__aeabi_dmul+0xd8>
 80018f4:	4651      	mov	r1, sl
 80018f6:	0f42      	lsrs	r2, r0, #29
 80018f8:	00c9      	lsls	r1, r1, #3
 80018fa:	430a      	orrs	r2, r1
 80018fc:	2180      	movs	r1, #128	@ 0x80
 80018fe:	0409      	lsls	r1, r1, #16
 8001900:	4311      	orrs	r1, r2
 8001902:	00c2      	lsls	r2, r0, #3
 8001904:	4690      	mov	r8, r2
 8001906:	4ac8      	ldr	r2, [pc, #800]	@ (8001c28 <__aeabi_dmul+0x360>)
 8001908:	468a      	mov	sl, r1
 800190a:	4693      	mov	fp, r2
 800190c:	449b      	add	fp, r3
 800190e:	2300      	movs	r3, #0
 8001910:	2500      	movs	r5, #0
 8001912:	9302      	str	r3, [sp, #8]
 8001914:	033c      	lsls	r4, r7, #12
 8001916:	007b      	lsls	r3, r7, #1
 8001918:	0ffa      	lsrs	r2, r7, #31
 800191a:	9601      	str	r6, [sp, #4]
 800191c:	0b24      	lsrs	r4, r4, #12
 800191e:	0d5b      	lsrs	r3, r3, #21
 8001920:	9200      	str	r2, [sp, #0]
 8001922:	d100      	bne.n	8001926 <__aeabi_dmul+0x5e>
 8001924:	e188      	b.n	8001c38 <__aeabi_dmul+0x370>
 8001926:	4abf      	ldr	r2, [pc, #764]	@ (8001c24 <__aeabi_dmul+0x35c>)
 8001928:	4293      	cmp	r3, r2
 800192a:	d100      	bne.n	800192e <__aeabi_dmul+0x66>
 800192c:	e092      	b.n	8001a54 <__aeabi_dmul+0x18c>
 800192e:	4abe      	ldr	r2, [pc, #760]	@ (8001c28 <__aeabi_dmul+0x360>)
 8001930:	4694      	mov	ip, r2
 8001932:	4463      	add	r3, ip
 8001934:	449b      	add	fp, r3
 8001936:	2d0a      	cmp	r5, #10
 8001938:	dc42      	bgt.n	80019c0 <__aeabi_dmul+0xf8>
 800193a:	00e4      	lsls	r4, r4, #3
 800193c:	0f73      	lsrs	r3, r6, #29
 800193e:	4323      	orrs	r3, r4
 8001940:	2480      	movs	r4, #128	@ 0x80
 8001942:	4649      	mov	r1, r9
 8001944:	0424      	lsls	r4, r4, #16
 8001946:	431c      	orrs	r4, r3
 8001948:	00f3      	lsls	r3, r6, #3
 800194a:	9301      	str	r3, [sp, #4]
 800194c:	9b00      	ldr	r3, [sp, #0]
 800194e:	2000      	movs	r0, #0
 8001950:	4059      	eors	r1, r3
 8001952:	b2cb      	uxtb	r3, r1
 8001954:	9303      	str	r3, [sp, #12]
 8001956:	2d02      	cmp	r5, #2
 8001958:	dc00      	bgt.n	800195c <__aeabi_dmul+0x94>
 800195a:	e094      	b.n	8001a86 <__aeabi_dmul+0x1be>
 800195c:	2301      	movs	r3, #1
 800195e:	40ab      	lsls	r3, r5
 8001960:	001d      	movs	r5, r3
 8001962:	23a6      	movs	r3, #166	@ 0xa6
 8001964:	002a      	movs	r2, r5
 8001966:	00db      	lsls	r3, r3, #3
 8001968:	401a      	ands	r2, r3
 800196a:	421d      	tst	r5, r3
 800196c:	d000      	beq.n	8001970 <__aeabi_dmul+0xa8>
 800196e:	e229      	b.n	8001dc4 <__aeabi_dmul+0x4fc>
 8001970:	2390      	movs	r3, #144	@ 0x90
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	421d      	tst	r5, r3
 8001976:	d100      	bne.n	800197a <__aeabi_dmul+0xb2>
 8001978:	e24d      	b.n	8001e16 <__aeabi_dmul+0x54e>
 800197a:	2300      	movs	r3, #0
 800197c:	2480      	movs	r4, #128	@ 0x80
 800197e:	4699      	mov	r9, r3
 8001980:	0324      	lsls	r4, r4, #12
 8001982:	4ba8      	ldr	r3, [pc, #672]	@ (8001c24 <__aeabi_dmul+0x35c>)
 8001984:	0010      	movs	r0, r2
 8001986:	464a      	mov	r2, r9
 8001988:	051b      	lsls	r3, r3, #20
 800198a:	4323      	orrs	r3, r4
 800198c:	07d2      	lsls	r2, r2, #31
 800198e:	4313      	orrs	r3, r2
 8001990:	0019      	movs	r1, r3
 8001992:	b005      	add	sp, #20
 8001994:	bcf0      	pop	{r4, r5, r6, r7}
 8001996:	46bb      	mov	fp, r7
 8001998:	46b2      	mov	sl, r6
 800199a:	46a9      	mov	r9, r5
 800199c:	46a0      	mov	r8, r4
 800199e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80019a0:	4652      	mov	r2, sl
 80019a2:	4302      	orrs	r2, r0
 80019a4:	4690      	mov	r8, r2
 80019a6:	d000      	beq.n	80019aa <__aeabi_dmul+0xe2>
 80019a8:	e1ac      	b.n	8001d04 <__aeabi_dmul+0x43c>
 80019aa:	469b      	mov	fp, r3
 80019ac:	2302      	movs	r3, #2
 80019ae:	4692      	mov	sl, r2
 80019b0:	2508      	movs	r5, #8
 80019b2:	9302      	str	r3, [sp, #8]
 80019b4:	e7ae      	b.n	8001914 <__aeabi_dmul+0x4c>
 80019b6:	9b00      	ldr	r3, [sp, #0]
 80019b8:	46a2      	mov	sl, r4
 80019ba:	4699      	mov	r9, r3
 80019bc:	9b01      	ldr	r3, [sp, #4]
 80019be:	4698      	mov	r8, r3
 80019c0:	9b02      	ldr	r3, [sp, #8]
 80019c2:	2b02      	cmp	r3, #2
 80019c4:	d100      	bne.n	80019c8 <__aeabi_dmul+0x100>
 80019c6:	e1ca      	b.n	8001d5e <__aeabi_dmul+0x496>
 80019c8:	2b03      	cmp	r3, #3
 80019ca:	d100      	bne.n	80019ce <__aeabi_dmul+0x106>
 80019cc:	e192      	b.n	8001cf4 <__aeabi_dmul+0x42c>
 80019ce:	2b01      	cmp	r3, #1
 80019d0:	d110      	bne.n	80019f4 <__aeabi_dmul+0x12c>
 80019d2:	2300      	movs	r3, #0
 80019d4:	2400      	movs	r4, #0
 80019d6:	2200      	movs	r2, #0
 80019d8:	e7d4      	b.n	8001984 <__aeabi_dmul+0xbc>
 80019da:	2201      	movs	r2, #1
 80019dc:	087b      	lsrs	r3, r7, #1
 80019de:	403a      	ands	r2, r7
 80019e0:	4313      	orrs	r3, r2
 80019e2:	4652      	mov	r2, sl
 80019e4:	07d2      	lsls	r2, r2, #31
 80019e6:	4313      	orrs	r3, r2
 80019e8:	4698      	mov	r8, r3
 80019ea:	4653      	mov	r3, sl
 80019ec:	085b      	lsrs	r3, r3, #1
 80019ee:	469a      	mov	sl, r3
 80019f0:	9b03      	ldr	r3, [sp, #12]
 80019f2:	4699      	mov	r9, r3
 80019f4:	465b      	mov	r3, fp
 80019f6:	1c58      	adds	r0, r3, #1
 80019f8:	2380      	movs	r3, #128	@ 0x80
 80019fa:	00db      	lsls	r3, r3, #3
 80019fc:	445b      	add	r3, fp
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	dc00      	bgt.n	8001a04 <__aeabi_dmul+0x13c>
 8001a02:	e1b1      	b.n	8001d68 <__aeabi_dmul+0x4a0>
 8001a04:	4642      	mov	r2, r8
 8001a06:	0752      	lsls	r2, r2, #29
 8001a08:	d00b      	beq.n	8001a22 <__aeabi_dmul+0x15a>
 8001a0a:	220f      	movs	r2, #15
 8001a0c:	4641      	mov	r1, r8
 8001a0e:	400a      	ands	r2, r1
 8001a10:	2a04      	cmp	r2, #4
 8001a12:	d006      	beq.n	8001a22 <__aeabi_dmul+0x15a>
 8001a14:	4642      	mov	r2, r8
 8001a16:	1d11      	adds	r1, r2, #4
 8001a18:	4541      	cmp	r1, r8
 8001a1a:	4192      	sbcs	r2, r2
 8001a1c:	4688      	mov	r8, r1
 8001a1e:	4252      	negs	r2, r2
 8001a20:	4492      	add	sl, r2
 8001a22:	4652      	mov	r2, sl
 8001a24:	01d2      	lsls	r2, r2, #7
 8001a26:	d506      	bpl.n	8001a36 <__aeabi_dmul+0x16e>
 8001a28:	4652      	mov	r2, sl
 8001a2a:	4b80      	ldr	r3, [pc, #512]	@ (8001c2c <__aeabi_dmul+0x364>)
 8001a2c:	401a      	ands	r2, r3
 8001a2e:	2380      	movs	r3, #128	@ 0x80
 8001a30:	4692      	mov	sl, r2
 8001a32:	00db      	lsls	r3, r3, #3
 8001a34:	18c3      	adds	r3, r0, r3
 8001a36:	4a7e      	ldr	r2, [pc, #504]	@ (8001c30 <__aeabi_dmul+0x368>)
 8001a38:	4293      	cmp	r3, r2
 8001a3a:	dd00      	ble.n	8001a3e <__aeabi_dmul+0x176>
 8001a3c:	e18f      	b.n	8001d5e <__aeabi_dmul+0x496>
 8001a3e:	4642      	mov	r2, r8
 8001a40:	08d1      	lsrs	r1, r2, #3
 8001a42:	4652      	mov	r2, sl
 8001a44:	0752      	lsls	r2, r2, #29
 8001a46:	430a      	orrs	r2, r1
 8001a48:	4651      	mov	r1, sl
 8001a4a:	055b      	lsls	r3, r3, #21
 8001a4c:	024c      	lsls	r4, r1, #9
 8001a4e:	0b24      	lsrs	r4, r4, #12
 8001a50:	0d5b      	lsrs	r3, r3, #21
 8001a52:	e797      	b.n	8001984 <__aeabi_dmul+0xbc>
 8001a54:	4b73      	ldr	r3, [pc, #460]	@ (8001c24 <__aeabi_dmul+0x35c>)
 8001a56:	4326      	orrs	r6, r4
 8001a58:	469c      	mov	ip, r3
 8001a5a:	44e3      	add	fp, ip
 8001a5c:	2e00      	cmp	r6, #0
 8001a5e:	d100      	bne.n	8001a62 <__aeabi_dmul+0x19a>
 8001a60:	e16f      	b.n	8001d42 <__aeabi_dmul+0x47a>
 8001a62:	2303      	movs	r3, #3
 8001a64:	4649      	mov	r1, r9
 8001a66:	431d      	orrs	r5, r3
 8001a68:	9b00      	ldr	r3, [sp, #0]
 8001a6a:	4059      	eors	r1, r3
 8001a6c:	b2cb      	uxtb	r3, r1
 8001a6e:	9303      	str	r3, [sp, #12]
 8001a70:	2d0a      	cmp	r5, #10
 8001a72:	dd00      	ble.n	8001a76 <__aeabi_dmul+0x1ae>
 8001a74:	e133      	b.n	8001cde <__aeabi_dmul+0x416>
 8001a76:	2301      	movs	r3, #1
 8001a78:	40ab      	lsls	r3, r5
 8001a7a:	001d      	movs	r5, r3
 8001a7c:	2303      	movs	r3, #3
 8001a7e:	9302      	str	r3, [sp, #8]
 8001a80:	2288      	movs	r2, #136	@ 0x88
 8001a82:	422a      	tst	r2, r5
 8001a84:	d197      	bne.n	80019b6 <__aeabi_dmul+0xee>
 8001a86:	4642      	mov	r2, r8
 8001a88:	4643      	mov	r3, r8
 8001a8a:	0412      	lsls	r2, r2, #16
 8001a8c:	0c12      	lsrs	r2, r2, #16
 8001a8e:	0016      	movs	r6, r2
 8001a90:	9801      	ldr	r0, [sp, #4]
 8001a92:	0c1d      	lsrs	r5, r3, #16
 8001a94:	0c03      	lsrs	r3, r0, #16
 8001a96:	0400      	lsls	r0, r0, #16
 8001a98:	0c00      	lsrs	r0, r0, #16
 8001a9a:	4346      	muls	r6, r0
 8001a9c:	46b4      	mov	ip, r6
 8001a9e:	001e      	movs	r6, r3
 8001aa0:	436e      	muls	r6, r5
 8001aa2:	9600      	str	r6, [sp, #0]
 8001aa4:	0016      	movs	r6, r2
 8001aa6:	0007      	movs	r7, r0
 8001aa8:	435e      	muls	r6, r3
 8001aaa:	4661      	mov	r1, ip
 8001aac:	46b0      	mov	r8, r6
 8001aae:	436f      	muls	r7, r5
 8001ab0:	0c0e      	lsrs	r6, r1, #16
 8001ab2:	44b8      	add	r8, r7
 8001ab4:	4446      	add	r6, r8
 8001ab6:	42b7      	cmp	r7, r6
 8001ab8:	d905      	bls.n	8001ac6 <__aeabi_dmul+0x1fe>
 8001aba:	2180      	movs	r1, #128	@ 0x80
 8001abc:	0249      	lsls	r1, r1, #9
 8001abe:	4688      	mov	r8, r1
 8001ac0:	9f00      	ldr	r7, [sp, #0]
 8001ac2:	4447      	add	r7, r8
 8001ac4:	9700      	str	r7, [sp, #0]
 8001ac6:	4661      	mov	r1, ip
 8001ac8:	0409      	lsls	r1, r1, #16
 8001aca:	0c09      	lsrs	r1, r1, #16
 8001acc:	0c37      	lsrs	r7, r6, #16
 8001ace:	0436      	lsls	r6, r6, #16
 8001ad0:	468c      	mov	ip, r1
 8001ad2:	0031      	movs	r1, r6
 8001ad4:	4461      	add	r1, ip
 8001ad6:	9101      	str	r1, [sp, #4]
 8001ad8:	0011      	movs	r1, r2
 8001ada:	0c26      	lsrs	r6, r4, #16
 8001adc:	0424      	lsls	r4, r4, #16
 8001ade:	0c24      	lsrs	r4, r4, #16
 8001ae0:	4361      	muls	r1, r4
 8001ae2:	468c      	mov	ip, r1
 8001ae4:	0021      	movs	r1, r4
 8001ae6:	4369      	muls	r1, r5
 8001ae8:	4689      	mov	r9, r1
 8001aea:	4661      	mov	r1, ip
 8001aec:	0c09      	lsrs	r1, r1, #16
 8001aee:	4688      	mov	r8, r1
 8001af0:	4372      	muls	r2, r6
 8001af2:	444a      	add	r2, r9
 8001af4:	4442      	add	r2, r8
 8001af6:	4375      	muls	r5, r6
 8001af8:	4591      	cmp	r9, r2
 8001afa:	d903      	bls.n	8001b04 <__aeabi_dmul+0x23c>
 8001afc:	2180      	movs	r1, #128	@ 0x80
 8001afe:	0249      	lsls	r1, r1, #9
 8001b00:	4688      	mov	r8, r1
 8001b02:	4445      	add	r5, r8
 8001b04:	0c11      	lsrs	r1, r2, #16
 8001b06:	4688      	mov	r8, r1
 8001b08:	4661      	mov	r1, ip
 8001b0a:	0409      	lsls	r1, r1, #16
 8001b0c:	0c09      	lsrs	r1, r1, #16
 8001b0e:	468c      	mov	ip, r1
 8001b10:	0412      	lsls	r2, r2, #16
 8001b12:	4462      	add	r2, ip
 8001b14:	18b9      	adds	r1, r7, r2
 8001b16:	9102      	str	r1, [sp, #8]
 8001b18:	4651      	mov	r1, sl
 8001b1a:	0c09      	lsrs	r1, r1, #16
 8001b1c:	468c      	mov	ip, r1
 8001b1e:	4651      	mov	r1, sl
 8001b20:	040f      	lsls	r7, r1, #16
 8001b22:	0c3f      	lsrs	r7, r7, #16
 8001b24:	0039      	movs	r1, r7
 8001b26:	4341      	muls	r1, r0
 8001b28:	4445      	add	r5, r8
 8001b2a:	4688      	mov	r8, r1
 8001b2c:	4661      	mov	r1, ip
 8001b2e:	4341      	muls	r1, r0
 8001b30:	468a      	mov	sl, r1
 8001b32:	4641      	mov	r1, r8
 8001b34:	4660      	mov	r0, ip
 8001b36:	0c09      	lsrs	r1, r1, #16
 8001b38:	4689      	mov	r9, r1
 8001b3a:	4358      	muls	r0, r3
 8001b3c:	437b      	muls	r3, r7
 8001b3e:	4453      	add	r3, sl
 8001b40:	444b      	add	r3, r9
 8001b42:	459a      	cmp	sl, r3
 8001b44:	d903      	bls.n	8001b4e <__aeabi_dmul+0x286>
 8001b46:	2180      	movs	r1, #128	@ 0x80
 8001b48:	0249      	lsls	r1, r1, #9
 8001b4a:	4689      	mov	r9, r1
 8001b4c:	4448      	add	r0, r9
 8001b4e:	0c19      	lsrs	r1, r3, #16
 8001b50:	4689      	mov	r9, r1
 8001b52:	4641      	mov	r1, r8
 8001b54:	0409      	lsls	r1, r1, #16
 8001b56:	0c09      	lsrs	r1, r1, #16
 8001b58:	4688      	mov	r8, r1
 8001b5a:	0039      	movs	r1, r7
 8001b5c:	4361      	muls	r1, r4
 8001b5e:	041b      	lsls	r3, r3, #16
 8001b60:	4443      	add	r3, r8
 8001b62:	4688      	mov	r8, r1
 8001b64:	4661      	mov	r1, ip
 8001b66:	434c      	muls	r4, r1
 8001b68:	4371      	muls	r1, r6
 8001b6a:	468c      	mov	ip, r1
 8001b6c:	4641      	mov	r1, r8
 8001b6e:	4377      	muls	r7, r6
 8001b70:	0c0e      	lsrs	r6, r1, #16
 8001b72:	193f      	adds	r7, r7, r4
 8001b74:	19f6      	adds	r6, r6, r7
 8001b76:	4448      	add	r0, r9
 8001b78:	42b4      	cmp	r4, r6
 8001b7a:	d903      	bls.n	8001b84 <__aeabi_dmul+0x2bc>
 8001b7c:	2180      	movs	r1, #128	@ 0x80
 8001b7e:	0249      	lsls	r1, r1, #9
 8001b80:	4689      	mov	r9, r1
 8001b82:	44cc      	add	ip, r9
 8001b84:	9902      	ldr	r1, [sp, #8]
 8001b86:	9f00      	ldr	r7, [sp, #0]
 8001b88:	4689      	mov	r9, r1
 8001b8a:	0431      	lsls	r1, r6, #16
 8001b8c:	444f      	add	r7, r9
 8001b8e:	4689      	mov	r9, r1
 8001b90:	4641      	mov	r1, r8
 8001b92:	4297      	cmp	r7, r2
 8001b94:	4192      	sbcs	r2, r2
 8001b96:	040c      	lsls	r4, r1, #16
 8001b98:	0c24      	lsrs	r4, r4, #16
 8001b9a:	444c      	add	r4, r9
 8001b9c:	18ff      	adds	r7, r7, r3
 8001b9e:	4252      	negs	r2, r2
 8001ba0:	1964      	adds	r4, r4, r5
 8001ba2:	18a1      	adds	r1, r4, r2
 8001ba4:	429f      	cmp	r7, r3
 8001ba6:	419b      	sbcs	r3, r3
 8001ba8:	4688      	mov	r8, r1
 8001baa:	4682      	mov	sl, r0
 8001bac:	425b      	negs	r3, r3
 8001bae:	4699      	mov	r9, r3
 8001bb0:	4590      	cmp	r8, r2
 8001bb2:	4192      	sbcs	r2, r2
 8001bb4:	42ac      	cmp	r4, r5
 8001bb6:	41a4      	sbcs	r4, r4
 8001bb8:	44c2      	add	sl, r8
 8001bba:	44d1      	add	r9, sl
 8001bbc:	4252      	negs	r2, r2
 8001bbe:	4264      	negs	r4, r4
 8001bc0:	4314      	orrs	r4, r2
 8001bc2:	4599      	cmp	r9, r3
 8001bc4:	419b      	sbcs	r3, r3
 8001bc6:	4582      	cmp	sl, r0
 8001bc8:	4192      	sbcs	r2, r2
 8001bca:	425b      	negs	r3, r3
 8001bcc:	4252      	negs	r2, r2
 8001bce:	4313      	orrs	r3, r2
 8001bd0:	464a      	mov	r2, r9
 8001bd2:	0c36      	lsrs	r6, r6, #16
 8001bd4:	19a4      	adds	r4, r4, r6
 8001bd6:	18e3      	adds	r3, r4, r3
 8001bd8:	4463      	add	r3, ip
 8001bda:	025b      	lsls	r3, r3, #9
 8001bdc:	0dd2      	lsrs	r2, r2, #23
 8001bde:	431a      	orrs	r2, r3
 8001be0:	9901      	ldr	r1, [sp, #4]
 8001be2:	4692      	mov	sl, r2
 8001be4:	027a      	lsls	r2, r7, #9
 8001be6:	430a      	orrs	r2, r1
 8001be8:	1e50      	subs	r0, r2, #1
 8001bea:	4182      	sbcs	r2, r0
 8001bec:	0dff      	lsrs	r7, r7, #23
 8001bee:	4317      	orrs	r7, r2
 8001bf0:	464a      	mov	r2, r9
 8001bf2:	0252      	lsls	r2, r2, #9
 8001bf4:	4317      	orrs	r7, r2
 8001bf6:	46b8      	mov	r8, r7
 8001bf8:	01db      	lsls	r3, r3, #7
 8001bfa:	d500      	bpl.n	8001bfe <__aeabi_dmul+0x336>
 8001bfc:	e6ed      	b.n	80019da <__aeabi_dmul+0x112>
 8001bfe:	4b0d      	ldr	r3, [pc, #52]	@ (8001c34 <__aeabi_dmul+0x36c>)
 8001c00:	9a03      	ldr	r2, [sp, #12]
 8001c02:	445b      	add	r3, fp
 8001c04:	4691      	mov	r9, r2
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	dc00      	bgt.n	8001c0c <__aeabi_dmul+0x344>
 8001c0a:	e0ac      	b.n	8001d66 <__aeabi_dmul+0x49e>
 8001c0c:	003a      	movs	r2, r7
 8001c0e:	0752      	lsls	r2, r2, #29
 8001c10:	d100      	bne.n	8001c14 <__aeabi_dmul+0x34c>
 8001c12:	e710      	b.n	8001a36 <__aeabi_dmul+0x16e>
 8001c14:	220f      	movs	r2, #15
 8001c16:	4658      	mov	r0, fp
 8001c18:	403a      	ands	r2, r7
 8001c1a:	2a04      	cmp	r2, #4
 8001c1c:	d000      	beq.n	8001c20 <__aeabi_dmul+0x358>
 8001c1e:	e6f9      	b.n	8001a14 <__aeabi_dmul+0x14c>
 8001c20:	e709      	b.n	8001a36 <__aeabi_dmul+0x16e>
 8001c22:	46c0      	nop			@ (mov r8, r8)
 8001c24:	000007ff 	.word	0x000007ff
 8001c28:	fffffc01 	.word	0xfffffc01
 8001c2c:	feffffff 	.word	0xfeffffff
 8001c30:	000007fe 	.word	0x000007fe
 8001c34:	000003ff 	.word	0x000003ff
 8001c38:	0022      	movs	r2, r4
 8001c3a:	4332      	orrs	r2, r6
 8001c3c:	d06f      	beq.n	8001d1e <__aeabi_dmul+0x456>
 8001c3e:	2c00      	cmp	r4, #0
 8001c40:	d100      	bne.n	8001c44 <__aeabi_dmul+0x37c>
 8001c42:	e0c2      	b.n	8001dca <__aeabi_dmul+0x502>
 8001c44:	0020      	movs	r0, r4
 8001c46:	f000 fddf 	bl	8002808 <__clzsi2>
 8001c4a:	0002      	movs	r2, r0
 8001c4c:	0003      	movs	r3, r0
 8001c4e:	3a0b      	subs	r2, #11
 8001c50:	201d      	movs	r0, #29
 8001c52:	1a82      	subs	r2, r0, r2
 8001c54:	0030      	movs	r0, r6
 8001c56:	0019      	movs	r1, r3
 8001c58:	40d0      	lsrs	r0, r2
 8001c5a:	3908      	subs	r1, #8
 8001c5c:	408c      	lsls	r4, r1
 8001c5e:	0002      	movs	r2, r0
 8001c60:	4322      	orrs	r2, r4
 8001c62:	0034      	movs	r4, r6
 8001c64:	408c      	lsls	r4, r1
 8001c66:	4659      	mov	r1, fp
 8001c68:	1acb      	subs	r3, r1, r3
 8001c6a:	4986      	ldr	r1, [pc, #536]	@ (8001e84 <__aeabi_dmul+0x5bc>)
 8001c6c:	468b      	mov	fp, r1
 8001c6e:	449b      	add	fp, r3
 8001c70:	2d0a      	cmp	r5, #10
 8001c72:	dd00      	ble.n	8001c76 <__aeabi_dmul+0x3ae>
 8001c74:	e6a4      	b.n	80019c0 <__aeabi_dmul+0xf8>
 8001c76:	4649      	mov	r1, r9
 8001c78:	9b00      	ldr	r3, [sp, #0]
 8001c7a:	9401      	str	r4, [sp, #4]
 8001c7c:	4059      	eors	r1, r3
 8001c7e:	b2cb      	uxtb	r3, r1
 8001c80:	0014      	movs	r4, r2
 8001c82:	2000      	movs	r0, #0
 8001c84:	9303      	str	r3, [sp, #12]
 8001c86:	2d02      	cmp	r5, #2
 8001c88:	dd00      	ble.n	8001c8c <__aeabi_dmul+0x3c4>
 8001c8a:	e667      	b.n	800195c <__aeabi_dmul+0x94>
 8001c8c:	e6fb      	b.n	8001a86 <__aeabi_dmul+0x1be>
 8001c8e:	4653      	mov	r3, sl
 8001c90:	4303      	orrs	r3, r0
 8001c92:	4698      	mov	r8, r3
 8001c94:	d03c      	beq.n	8001d10 <__aeabi_dmul+0x448>
 8001c96:	4653      	mov	r3, sl
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d100      	bne.n	8001c9e <__aeabi_dmul+0x3d6>
 8001c9c:	e0a3      	b.n	8001de6 <__aeabi_dmul+0x51e>
 8001c9e:	4650      	mov	r0, sl
 8001ca0:	f000 fdb2 	bl	8002808 <__clzsi2>
 8001ca4:	230b      	movs	r3, #11
 8001ca6:	425b      	negs	r3, r3
 8001ca8:	469c      	mov	ip, r3
 8001caa:	0002      	movs	r2, r0
 8001cac:	4484      	add	ip, r0
 8001cae:	0011      	movs	r1, r2
 8001cb0:	4650      	mov	r0, sl
 8001cb2:	3908      	subs	r1, #8
 8001cb4:	4088      	lsls	r0, r1
 8001cb6:	231d      	movs	r3, #29
 8001cb8:	4680      	mov	r8, r0
 8001cba:	4660      	mov	r0, ip
 8001cbc:	1a1b      	subs	r3, r3, r0
 8001cbe:	0020      	movs	r0, r4
 8001cc0:	40d8      	lsrs	r0, r3
 8001cc2:	0003      	movs	r3, r0
 8001cc4:	4640      	mov	r0, r8
 8001cc6:	4303      	orrs	r3, r0
 8001cc8:	469a      	mov	sl, r3
 8001cca:	0023      	movs	r3, r4
 8001ccc:	408b      	lsls	r3, r1
 8001cce:	4698      	mov	r8, r3
 8001cd0:	4b6c      	ldr	r3, [pc, #432]	@ (8001e84 <__aeabi_dmul+0x5bc>)
 8001cd2:	2500      	movs	r5, #0
 8001cd4:	1a9b      	subs	r3, r3, r2
 8001cd6:	469b      	mov	fp, r3
 8001cd8:	2300      	movs	r3, #0
 8001cda:	9302      	str	r3, [sp, #8]
 8001cdc:	e61a      	b.n	8001914 <__aeabi_dmul+0x4c>
 8001cde:	2d0f      	cmp	r5, #15
 8001ce0:	d000      	beq.n	8001ce4 <__aeabi_dmul+0x41c>
 8001ce2:	e0c9      	b.n	8001e78 <__aeabi_dmul+0x5b0>
 8001ce4:	2380      	movs	r3, #128	@ 0x80
 8001ce6:	4652      	mov	r2, sl
 8001ce8:	031b      	lsls	r3, r3, #12
 8001cea:	421a      	tst	r2, r3
 8001cec:	d002      	beq.n	8001cf4 <__aeabi_dmul+0x42c>
 8001cee:	421c      	tst	r4, r3
 8001cf0:	d100      	bne.n	8001cf4 <__aeabi_dmul+0x42c>
 8001cf2:	e092      	b.n	8001e1a <__aeabi_dmul+0x552>
 8001cf4:	2480      	movs	r4, #128	@ 0x80
 8001cf6:	4653      	mov	r3, sl
 8001cf8:	0324      	lsls	r4, r4, #12
 8001cfa:	431c      	orrs	r4, r3
 8001cfc:	0324      	lsls	r4, r4, #12
 8001cfe:	4642      	mov	r2, r8
 8001d00:	0b24      	lsrs	r4, r4, #12
 8001d02:	e63e      	b.n	8001982 <__aeabi_dmul+0xba>
 8001d04:	469b      	mov	fp, r3
 8001d06:	2303      	movs	r3, #3
 8001d08:	4680      	mov	r8, r0
 8001d0a:	250c      	movs	r5, #12
 8001d0c:	9302      	str	r3, [sp, #8]
 8001d0e:	e601      	b.n	8001914 <__aeabi_dmul+0x4c>
 8001d10:	2300      	movs	r3, #0
 8001d12:	469a      	mov	sl, r3
 8001d14:	469b      	mov	fp, r3
 8001d16:	3301      	adds	r3, #1
 8001d18:	2504      	movs	r5, #4
 8001d1a:	9302      	str	r3, [sp, #8]
 8001d1c:	e5fa      	b.n	8001914 <__aeabi_dmul+0x4c>
 8001d1e:	2101      	movs	r1, #1
 8001d20:	430d      	orrs	r5, r1
 8001d22:	2d0a      	cmp	r5, #10
 8001d24:	dd00      	ble.n	8001d28 <__aeabi_dmul+0x460>
 8001d26:	e64b      	b.n	80019c0 <__aeabi_dmul+0xf8>
 8001d28:	4649      	mov	r1, r9
 8001d2a:	9800      	ldr	r0, [sp, #0]
 8001d2c:	4041      	eors	r1, r0
 8001d2e:	b2c9      	uxtb	r1, r1
 8001d30:	9103      	str	r1, [sp, #12]
 8001d32:	2d02      	cmp	r5, #2
 8001d34:	dc00      	bgt.n	8001d38 <__aeabi_dmul+0x470>
 8001d36:	e096      	b.n	8001e66 <__aeabi_dmul+0x59e>
 8001d38:	2300      	movs	r3, #0
 8001d3a:	2400      	movs	r4, #0
 8001d3c:	2001      	movs	r0, #1
 8001d3e:	9301      	str	r3, [sp, #4]
 8001d40:	e60c      	b.n	800195c <__aeabi_dmul+0x94>
 8001d42:	4649      	mov	r1, r9
 8001d44:	2302      	movs	r3, #2
 8001d46:	9a00      	ldr	r2, [sp, #0]
 8001d48:	432b      	orrs	r3, r5
 8001d4a:	4051      	eors	r1, r2
 8001d4c:	b2ca      	uxtb	r2, r1
 8001d4e:	9203      	str	r2, [sp, #12]
 8001d50:	2b0a      	cmp	r3, #10
 8001d52:	dd00      	ble.n	8001d56 <__aeabi_dmul+0x48e>
 8001d54:	e634      	b.n	80019c0 <__aeabi_dmul+0xf8>
 8001d56:	2d00      	cmp	r5, #0
 8001d58:	d157      	bne.n	8001e0a <__aeabi_dmul+0x542>
 8001d5a:	9b03      	ldr	r3, [sp, #12]
 8001d5c:	4699      	mov	r9, r3
 8001d5e:	2400      	movs	r4, #0
 8001d60:	2200      	movs	r2, #0
 8001d62:	4b49      	ldr	r3, [pc, #292]	@ (8001e88 <__aeabi_dmul+0x5c0>)
 8001d64:	e60e      	b.n	8001984 <__aeabi_dmul+0xbc>
 8001d66:	4658      	mov	r0, fp
 8001d68:	2101      	movs	r1, #1
 8001d6a:	1ac9      	subs	r1, r1, r3
 8001d6c:	2938      	cmp	r1, #56	@ 0x38
 8001d6e:	dd00      	ble.n	8001d72 <__aeabi_dmul+0x4aa>
 8001d70:	e62f      	b.n	80019d2 <__aeabi_dmul+0x10a>
 8001d72:	291f      	cmp	r1, #31
 8001d74:	dd56      	ble.n	8001e24 <__aeabi_dmul+0x55c>
 8001d76:	221f      	movs	r2, #31
 8001d78:	4654      	mov	r4, sl
 8001d7a:	4252      	negs	r2, r2
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	40dc      	lsrs	r4, r3
 8001d80:	2920      	cmp	r1, #32
 8001d82:	d007      	beq.n	8001d94 <__aeabi_dmul+0x4cc>
 8001d84:	4b41      	ldr	r3, [pc, #260]	@ (8001e8c <__aeabi_dmul+0x5c4>)
 8001d86:	4642      	mov	r2, r8
 8001d88:	469c      	mov	ip, r3
 8001d8a:	4653      	mov	r3, sl
 8001d8c:	4460      	add	r0, ip
 8001d8e:	4083      	lsls	r3, r0
 8001d90:	431a      	orrs	r2, r3
 8001d92:	4690      	mov	r8, r2
 8001d94:	4642      	mov	r2, r8
 8001d96:	2107      	movs	r1, #7
 8001d98:	1e53      	subs	r3, r2, #1
 8001d9a:	419a      	sbcs	r2, r3
 8001d9c:	000b      	movs	r3, r1
 8001d9e:	4322      	orrs	r2, r4
 8001da0:	4013      	ands	r3, r2
 8001da2:	2400      	movs	r4, #0
 8001da4:	4211      	tst	r1, r2
 8001da6:	d009      	beq.n	8001dbc <__aeabi_dmul+0x4f4>
 8001da8:	230f      	movs	r3, #15
 8001daa:	4013      	ands	r3, r2
 8001dac:	2b04      	cmp	r3, #4
 8001dae:	d05d      	beq.n	8001e6c <__aeabi_dmul+0x5a4>
 8001db0:	1d11      	adds	r1, r2, #4
 8001db2:	4291      	cmp	r1, r2
 8001db4:	419b      	sbcs	r3, r3
 8001db6:	000a      	movs	r2, r1
 8001db8:	425b      	negs	r3, r3
 8001dba:	075b      	lsls	r3, r3, #29
 8001dbc:	08d2      	lsrs	r2, r2, #3
 8001dbe:	431a      	orrs	r2, r3
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	e5df      	b.n	8001984 <__aeabi_dmul+0xbc>
 8001dc4:	9b03      	ldr	r3, [sp, #12]
 8001dc6:	4699      	mov	r9, r3
 8001dc8:	e5fa      	b.n	80019c0 <__aeabi_dmul+0xf8>
 8001dca:	9801      	ldr	r0, [sp, #4]
 8001dcc:	f000 fd1c 	bl	8002808 <__clzsi2>
 8001dd0:	0002      	movs	r2, r0
 8001dd2:	0003      	movs	r3, r0
 8001dd4:	3215      	adds	r2, #21
 8001dd6:	3320      	adds	r3, #32
 8001dd8:	2a1c      	cmp	r2, #28
 8001dda:	dc00      	bgt.n	8001dde <__aeabi_dmul+0x516>
 8001ddc:	e738      	b.n	8001c50 <__aeabi_dmul+0x388>
 8001dde:	9a01      	ldr	r2, [sp, #4]
 8001de0:	3808      	subs	r0, #8
 8001de2:	4082      	lsls	r2, r0
 8001de4:	e73f      	b.n	8001c66 <__aeabi_dmul+0x39e>
 8001de6:	f000 fd0f 	bl	8002808 <__clzsi2>
 8001dea:	2315      	movs	r3, #21
 8001dec:	469c      	mov	ip, r3
 8001dee:	4484      	add	ip, r0
 8001df0:	0002      	movs	r2, r0
 8001df2:	4663      	mov	r3, ip
 8001df4:	3220      	adds	r2, #32
 8001df6:	2b1c      	cmp	r3, #28
 8001df8:	dc00      	bgt.n	8001dfc <__aeabi_dmul+0x534>
 8001dfa:	e758      	b.n	8001cae <__aeabi_dmul+0x3e6>
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	4698      	mov	r8, r3
 8001e00:	0023      	movs	r3, r4
 8001e02:	3808      	subs	r0, #8
 8001e04:	4083      	lsls	r3, r0
 8001e06:	469a      	mov	sl, r3
 8001e08:	e762      	b.n	8001cd0 <__aeabi_dmul+0x408>
 8001e0a:	001d      	movs	r5, r3
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	2400      	movs	r4, #0
 8001e10:	2002      	movs	r0, #2
 8001e12:	9301      	str	r3, [sp, #4]
 8001e14:	e5a2      	b.n	800195c <__aeabi_dmul+0x94>
 8001e16:	9002      	str	r0, [sp, #8]
 8001e18:	e632      	b.n	8001a80 <__aeabi_dmul+0x1b8>
 8001e1a:	431c      	orrs	r4, r3
 8001e1c:	9b00      	ldr	r3, [sp, #0]
 8001e1e:	9a01      	ldr	r2, [sp, #4]
 8001e20:	4699      	mov	r9, r3
 8001e22:	e5ae      	b.n	8001982 <__aeabi_dmul+0xba>
 8001e24:	4b1a      	ldr	r3, [pc, #104]	@ (8001e90 <__aeabi_dmul+0x5c8>)
 8001e26:	4652      	mov	r2, sl
 8001e28:	18c3      	adds	r3, r0, r3
 8001e2a:	4640      	mov	r0, r8
 8001e2c:	409a      	lsls	r2, r3
 8001e2e:	40c8      	lsrs	r0, r1
 8001e30:	4302      	orrs	r2, r0
 8001e32:	4640      	mov	r0, r8
 8001e34:	4098      	lsls	r0, r3
 8001e36:	0003      	movs	r3, r0
 8001e38:	1e58      	subs	r0, r3, #1
 8001e3a:	4183      	sbcs	r3, r0
 8001e3c:	4654      	mov	r4, sl
 8001e3e:	431a      	orrs	r2, r3
 8001e40:	40cc      	lsrs	r4, r1
 8001e42:	0753      	lsls	r3, r2, #29
 8001e44:	d009      	beq.n	8001e5a <__aeabi_dmul+0x592>
 8001e46:	230f      	movs	r3, #15
 8001e48:	4013      	ands	r3, r2
 8001e4a:	2b04      	cmp	r3, #4
 8001e4c:	d005      	beq.n	8001e5a <__aeabi_dmul+0x592>
 8001e4e:	1d13      	adds	r3, r2, #4
 8001e50:	4293      	cmp	r3, r2
 8001e52:	4192      	sbcs	r2, r2
 8001e54:	4252      	negs	r2, r2
 8001e56:	18a4      	adds	r4, r4, r2
 8001e58:	001a      	movs	r2, r3
 8001e5a:	0223      	lsls	r3, r4, #8
 8001e5c:	d508      	bpl.n	8001e70 <__aeabi_dmul+0x5a8>
 8001e5e:	2301      	movs	r3, #1
 8001e60:	2400      	movs	r4, #0
 8001e62:	2200      	movs	r2, #0
 8001e64:	e58e      	b.n	8001984 <__aeabi_dmul+0xbc>
 8001e66:	4689      	mov	r9, r1
 8001e68:	2400      	movs	r4, #0
 8001e6a:	e58b      	b.n	8001984 <__aeabi_dmul+0xbc>
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	e7a5      	b.n	8001dbc <__aeabi_dmul+0x4f4>
 8001e70:	0763      	lsls	r3, r4, #29
 8001e72:	0264      	lsls	r4, r4, #9
 8001e74:	0b24      	lsrs	r4, r4, #12
 8001e76:	e7a1      	b.n	8001dbc <__aeabi_dmul+0x4f4>
 8001e78:	9b00      	ldr	r3, [sp, #0]
 8001e7a:	46a2      	mov	sl, r4
 8001e7c:	4699      	mov	r9, r3
 8001e7e:	9b01      	ldr	r3, [sp, #4]
 8001e80:	4698      	mov	r8, r3
 8001e82:	e737      	b.n	8001cf4 <__aeabi_dmul+0x42c>
 8001e84:	fffffc0d 	.word	0xfffffc0d
 8001e88:	000007ff 	.word	0x000007ff
 8001e8c:	0000043e 	.word	0x0000043e
 8001e90:	0000041e 	.word	0x0000041e

08001e94 <__aeabi_dsub>:
 8001e94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e96:	4657      	mov	r7, sl
 8001e98:	464e      	mov	r6, r9
 8001e9a:	4645      	mov	r5, r8
 8001e9c:	46de      	mov	lr, fp
 8001e9e:	b5e0      	push	{r5, r6, r7, lr}
 8001ea0:	b083      	sub	sp, #12
 8001ea2:	9000      	str	r0, [sp, #0]
 8001ea4:	9101      	str	r1, [sp, #4]
 8001ea6:	030c      	lsls	r4, r1, #12
 8001ea8:	004d      	lsls	r5, r1, #1
 8001eaa:	0fce      	lsrs	r6, r1, #31
 8001eac:	0a61      	lsrs	r1, r4, #9
 8001eae:	9c00      	ldr	r4, [sp, #0]
 8001eb0:	005f      	lsls	r7, r3, #1
 8001eb2:	0f64      	lsrs	r4, r4, #29
 8001eb4:	430c      	orrs	r4, r1
 8001eb6:	9900      	ldr	r1, [sp, #0]
 8001eb8:	9200      	str	r2, [sp, #0]
 8001eba:	9301      	str	r3, [sp, #4]
 8001ebc:	00c8      	lsls	r0, r1, #3
 8001ebe:	0319      	lsls	r1, r3, #12
 8001ec0:	0d7b      	lsrs	r3, r7, #21
 8001ec2:	4699      	mov	r9, r3
 8001ec4:	9b01      	ldr	r3, [sp, #4]
 8001ec6:	4fcc      	ldr	r7, [pc, #816]	@ (80021f8 <__aeabi_dsub+0x364>)
 8001ec8:	0fdb      	lsrs	r3, r3, #31
 8001eca:	469c      	mov	ip, r3
 8001ecc:	0a4b      	lsrs	r3, r1, #9
 8001ece:	9900      	ldr	r1, [sp, #0]
 8001ed0:	4680      	mov	r8, r0
 8001ed2:	0f49      	lsrs	r1, r1, #29
 8001ed4:	4319      	orrs	r1, r3
 8001ed6:	9b00      	ldr	r3, [sp, #0]
 8001ed8:	468b      	mov	fp, r1
 8001eda:	00da      	lsls	r2, r3, #3
 8001edc:	4692      	mov	sl, r2
 8001ede:	0d6d      	lsrs	r5, r5, #21
 8001ee0:	45b9      	cmp	r9, r7
 8001ee2:	d100      	bne.n	8001ee6 <__aeabi_dsub+0x52>
 8001ee4:	e0bf      	b.n	8002066 <__aeabi_dsub+0x1d2>
 8001ee6:	2301      	movs	r3, #1
 8001ee8:	4661      	mov	r1, ip
 8001eea:	4059      	eors	r1, r3
 8001eec:	464b      	mov	r3, r9
 8001eee:	468c      	mov	ip, r1
 8001ef0:	1aeb      	subs	r3, r5, r3
 8001ef2:	428e      	cmp	r6, r1
 8001ef4:	d075      	beq.n	8001fe2 <__aeabi_dsub+0x14e>
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	dc00      	bgt.n	8001efc <__aeabi_dsub+0x68>
 8001efa:	e2a3      	b.n	8002444 <__aeabi_dsub+0x5b0>
 8001efc:	4649      	mov	r1, r9
 8001efe:	2900      	cmp	r1, #0
 8001f00:	d100      	bne.n	8001f04 <__aeabi_dsub+0x70>
 8001f02:	e0ce      	b.n	80020a2 <__aeabi_dsub+0x20e>
 8001f04:	42bd      	cmp	r5, r7
 8001f06:	d100      	bne.n	8001f0a <__aeabi_dsub+0x76>
 8001f08:	e200      	b.n	800230c <__aeabi_dsub+0x478>
 8001f0a:	2701      	movs	r7, #1
 8001f0c:	2b38      	cmp	r3, #56	@ 0x38
 8001f0e:	dc19      	bgt.n	8001f44 <__aeabi_dsub+0xb0>
 8001f10:	2780      	movs	r7, #128	@ 0x80
 8001f12:	4659      	mov	r1, fp
 8001f14:	043f      	lsls	r7, r7, #16
 8001f16:	4339      	orrs	r1, r7
 8001f18:	468b      	mov	fp, r1
 8001f1a:	2b1f      	cmp	r3, #31
 8001f1c:	dd00      	ble.n	8001f20 <__aeabi_dsub+0x8c>
 8001f1e:	e1fa      	b.n	8002316 <__aeabi_dsub+0x482>
 8001f20:	2720      	movs	r7, #32
 8001f22:	1af9      	subs	r1, r7, r3
 8001f24:	468c      	mov	ip, r1
 8001f26:	4659      	mov	r1, fp
 8001f28:	4667      	mov	r7, ip
 8001f2a:	40b9      	lsls	r1, r7
 8001f2c:	000f      	movs	r7, r1
 8001f2e:	0011      	movs	r1, r2
 8001f30:	40d9      	lsrs	r1, r3
 8001f32:	430f      	orrs	r7, r1
 8001f34:	4661      	mov	r1, ip
 8001f36:	408a      	lsls	r2, r1
 8001f38:	1e51      	subs	r1, r2, #1
 8001f3a:	418a      	sbcs	r2, r1
 8001f3c:	4659      	mov	r1, fp
 8001f3e:	40d9      	lsrs	r1, r3
 8001f40:	4317      	orrs	r7, r2
 8001f42:	1a64      	subs	r4, r4, r1
 8001f44:	1bc7      	subs	r7, r0, r7
 8001f46:	42b8      	cmp	r0, r7
 8001f48:	4180      	sbcs	r0, r0
 8001f4a:	4240      	negs	r0, r0
 8001f4c:	1a24      	subs	r4, r4, r0
 8001f4e:	0223      	lsls	r3, r4, #8
 8001f50:	d400      	bmi.n	8001f54 <__aeabi_dsub+0xc0>
 8001f52:	e140      	b.n	80021d6 <__aeabi_dsub+0x342>
 8001f54:	0264      	lsls	r4, r4, #9
 8001f56:	0a64      	lsrs	r4, r4, #9
 8001f58:	2c00      	cmp	r4, #0
 8001f5a:	d100      	bne.n	8001f5e <__aeabi_dsub+0xca>
 8001f5c:	e154      	b.n	8002208 <__aeabi_dsub+0x374>
 8001f5e:	0020      	movs	r0, r4
 8001f60:	f000 fc52 	bl	8002808 <__clzsi2>
 8001f64:	0003      	movs	r3, r0
 8001f66:	3b08      	subs	r3, #8
 8001f68:	2120      	movs	r1, #32
 8001f6a:	0038      	movs	r0, r7
 8001f6c:	1aca      	subs	r2, r1, r3
 8001f6e:	40d0      	lsrs	r0, r2
 8001f70:	409c      	lsls	r4, r3
 8001f72:	0002      	movs	r2, r0
 8001f74:	409f      	lsls	r7, r3
 8001f76:	4322      	orrs	r2, r4
 8001f78:	429d      	cmp	r5, r3
 8001f7a:	dd00      	ble.n	8001f7e <__aeabi_dsub+0xea>
 8001f7c:	e1a6      	b.n	80022cc <__aeabi_dsub+0x438>
 8001f7e:	1b58      	subs	r0, r3, r5
 8001f80:	3001      	adds	r0, #1
 8001f82:	1a09      	subs	r1, r1, r0
 8001f84:	003c      	movs	r4, r7
 8001f86:	408f      	lsls	r7, r1
 8001f88:	40c4      	lsrs	r4, r0
 8001f8a:	1e7b      	subs	r3, r7, #1
 8001f8c:	419f      	sbcs	r7, r3
 8001f8e:	0013      	movs	r3, r2
 8001f90:	408b      	lsls	r3, r1
 8001f92:	4327      	orrs	r7, r4
 8001f94:	431f      	orrs	r7, r3
 8001f96:	40c2      	lsrs	r2, r0
 8001f98:	003b      	movs	r3, r7
 8001f9a:	0014      	movs	r4, r2
 8001f9c:	2500      	movs	r5, #0
 8001f9e:	4313      	orrs	r3, r2
 8001fa0:	d100      	bne.n	8001fa4 <__aeabi_dsub+0x110>
 8001fa2:	e1f7      	b.n	8002394 <__aeabi_dsub+0x500>
 8001fa4:	077b      	lsls	r3, r7, #29
 8001fa6:	d100      	bne.n	8001faa <__aeabi_dsub+0x116>
 8001fa8:	e377      	b.n	800269a <__aeabi_dsub+0x806>
 8001faa:	230f      	movs	r3, #15
 8001fac:	0038      	movs	r0, r7
 8001fae:	403b      	ands	r3, r7
 8001fb0:	2b04      	cmp	r3, #4
 8001fb2:	d004      	beq.n	8001fbe <__aeabi_dsub+0x12a>
 8001fb4:	1d38      	adds	r0, r7, #4
 8001fb6:	42b8      	cmp	r0, r7
 8001fb8:	41bf      	sbcs	r7, r7
 8001fba:	427f      	negs	r7, r7
 8001fbc:	19e4      	adds	r4, r4, r7
 8001fbe:	0223      	lsls	r3, r4, #8
 8001fc0:	d400      	bmi.n	8001fc4 <__aeabi_dsub+0x130>
 8001fc2:	e368      	b.n	8002696 <__aeabi_dsub+0x802>
 8001fc4:	4b8c      	ldr	r3, [pc, #560]	@ (80021f8 <__aeabi_dsub+0x364>)
 8001fc6:	3501      	adds	r5, #1
 8001fc8:	429d      	cmp	r5, r3
 8001fca:	d100      	bne.n	8001fce <__aeabi_dsub+0x13a>
 8001fcc:	e0f4      	b.n	80021b8 <__aeabi_dsub+0x324>
 8001fce:	4b8b      	ldr	r3, [pc, #556]	@ (80021fc <__aeabi_dsub+0x368>)
 8001fd0:	056d      	lsls	r5, r5, #21
 8001fd2:	401c      	ands	r4, r3
 8001fd4:	0d6d      	lsrs	r5, r5, #21
 8001fd6:	0767      	lsls	r7, r4, #29
 8001fd8:	08c0      	lsrs	r0, r0, #3
 8001fda:	0264      	lsls	r4, r4, #9
 8001fdc:	4307      	orrs	r7, r0
 8001fde:	0b24      	lsrs	r4, r4, #12
 8001fe0:	e0ec      	b.n	80021bc <__aeabi_dsub+0x328>
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	dc00      	bgt.n	8001fe8 <__aeabi_dsub+0x154>
 8001fe6:	e329      	b.n	800263c <__aeabi_dsub+0x7a8>
 8001fe8:	4649      	mov	r1, r9
 8001fea:	2900      	cmp	r1, #0
 8001fec:	d000      	beq.n	8001ff0 <__aeabi_dsub+0x15c>
 8001fee:	e0d6      	b.n	800219e <__aeabi_dsub+0x30a>
 8001ff0:	4659      	mov	r1, fp
 8001ff2:	4311      	orrs	r1, r2
 8001ff4:	d100      	bne.n	8001ff8 <__aeabi_dsub+0x164>
 8001ff6:	e12e      	b.n	8002256 <__aeabi_dsub+0x3c2>
 8001ff8:	1e59      	subs	r1, r3, #1
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d100      	bne.n	8002000 <__aeabi_dsub+0x16c>
 8001ffe:	e1e6      	b.n	80023ce <__aeabi_dsub+0x53a>
 8002000:	42bb      	cmp	r3, r7
 8002002:	d100      	bne.n	8002006 <__aeabi_dsub+0x172>
 8002004:	e182      	b.n	800230c <__aeabi_dsub+0x478>
 8002006:	2701      	movs	r7, #1
 8002008:	000b      	movs	r3, r1
 800200a:	2938      	cmp	r1, #56	@ 0x38
 800200c:	dc14      	bgt.n	8002038 <__aeabi_dsub+0x1a4>
 800200e:	2b1f      	cmp	r3, #31
 8002010:	dd00      	ble.n	8002014 <__aeabi_dsub+0x180>
 8002012:	e23c      	b.n	800248e <__aeabi_dsub+0x5fa>
 8002014:	2720      	movs	r7, #32
 8002016:	1af9      	subs	r1, r7, r3
 8002018:	468c      	mov	ip, r1
 800201a:	4659      	mov	r1, fp
 800201c:	4667      	mov	r7, ip
 800201e:	40b9      	lsls	r1, r7
 8002020:	000f      	movs	r7, r1
 8002022:	0011      	movs	r1, r2
 8002024:	40d9      	lsrs	r1, r3
 8002026:	430f      	orrs	r7, r1
 8002028:	4661      	mov	r1, ip
 800202a:	408a      	lsls	r2, r1
 800202c:	1e51      	subs	r1, r2, #1
 800202e:	418a      	sbcs	r2, r1
 8002030:	4659      	mov	r1, fp
 8002032:	40d9      	lsrs	r1, r3
 8002034:	4317      	orrs	r7, r2
 8002036:	1864      	adds	r4, r4, r1
 8002038:	183f      	adds	r7, r7, r0
 800203a:	4287      	cmp	r7, r0
 800203c:	4180      	sbcs	r0, r0
 800203e:	4240      	negs	r0, r0
 8002040:	1824      	adds	r4, r4, r0
 8002042:	0223      	lsls	r3, r4, #8
 8002044:	d400      	bmi.n	8002048 <__aeabi_dsub+0x1b4>
 8002046:	e0c6      	b.n	80021d6 <__aeabi_dsub+0x342>
 8002048:	4b6b      	ldr	r3, [pc, #428]	@ (80021f8 <__aeabi_dsub+0x364>)
 800204a:	3501      	adds	r5, #1
 800204c:	429d      	cmp	r5, r3
 800204e:	d100      	bne.n	8002052 <__aeabi_dsub+0x1be>
 8002050:	e0b2      	b.n	80021b8 <__aeabi_dsub+0x324>
 8002052:	2101      	movs	r1, #1
 8002054:	4b69      	ldr	r3, [pc, #420]	@ (80021fc <__aeabi_dsub+0x368>)
 8002056:	087a      	lsrs	r2, r7, #1
 8002058:	401c      	ands	r4, r3
 800205a:	4039      	ands	r1, r7
 800205c:	430a      	orrs	r2, r1
 800205e:	07e7      	lsls	r7, r4, #31
 8002060:	4317      	orrs	r7, r2
 8002062:	0864      	lsrs	r4, r4, #1
 8002064:	e79e      	b.n	8001fa4 <__aeabi_dsub+0x110>
 8002066:	4b66      	ldr	r3, [pc, #408]	@ (8002200 <__aeabi_dsub+0x36c>)
 8002068:	4311      	orrs	r1, r2
 800206a:	468a      	mov	sl, r1
 800206c:	18eb      	adds	r3, r5, r3
 800206e:	2900      	cmp	r1, #0
 8002070:	d028      	beq.n	80020c4 <__aeabi_dsub+0x230>
 8002072:	4566      	cmp	r6, ip
 8002074:	d02c      	beq.n	80020d0 <__aeabi_dsub+0x23c>
 8002076:	2b00      	cmp	r3, #0
 8002078:	d05b      	beq.n	8002132 <__aeabi_dsub+0x29e>
 800207a:	2d00      	cmp	r5, #0
 800207c:	d100      	bne.n	8002080 <__aeabi_dsub+0x1ec>
 800207e:	e12c      	b.n	80022da <__aeabi_dsub+0x446>
 8002080:	465b      	mov	r3, fp
 8002082:	4666      	mov	r6, ip
 8002084:	075f      	lsls	r7, r3, #29
 8002086:	08d2      	lsrs	r2, r2, #3
 8002088:	4317      	orrs	r7, r2
 800208a:	08dd      	lsrs	r5, r3, #3
 800208c:	003b      	movs	r3, r7
 800208e:	432b      	orrs	r3, r5
 8002090:	d100      	bne.n	8002094 <__aeabi_dsub+0x200>
 8002092:	e0e2      	b.n	800225a <__aeabi_dsub+0x3c6>
 8002094:	2480      	movs	r4, #128	@ 0x80
 8002096:	0324      	lsls	r4, r4, #12
 8002098:	432c      	orrs	r4, r5
 800209a:	0324      	lsls	r4, r4, #12
 800209c:	4d56      	ldr	r5, [pc, #344]	@ (80021f8 <__aeabi_dsub+0x364>)
 800209e:	0b24      	lsrs	r4, r4, #12
 80020a0:	e08c      	b.n	80021bc <__aeabi_dsub+0x328>
 80020a2:	4659      	mov	r1, fp
 80020a4:	4311      	orrs	r1, r2
 80020a6:	d100      	bne.n	80020aa <__aeabi_dsub+0x216>
 80020a8:	e0d5      	b.n	8002256 <__aeabi_dsub+0x3c2>
 80020aa:	1e59      	subs	r1, r3, #1
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d100      	bne.n	80020b2 <__aeabi_dsub+0x21e>
 80020b0:	e1b9      	b.n	8002426 <__aeabi_dsub+0x592>
 80020b2:	42bb      	cmp	r3, r7
 80020b4:	d100      	bne.n	80020b8 <__aeabi_dsub+0x224>
 80020b6:	e1b1      	b.n	800241c <__aeabi_dsub+0x588>
 80020b8:	2701      	movs	r7, #1
 80020ba:	000b      	movs	r3, r1
 80020bc:	2938      	cmp	r1, #56	@ 0x38
 80020be:	dd00      	ble.n	80020c2 <__aeabi_dsub+0x22e>
 80020c0:	e740      	b.n	8001f44 <__aeabi_dsub+0xb0>
 80020c2:	e72a      	b.n	8001f1a <__aeabi_dsub+0x86>
 80020c4:	4661      	mov	r1, ip
 80020c6:	2701      	movs	r7, #1
 80020c8:	4079      	eors	r1, r7
 80020ca:	468c      	mov	ip, r1
 80020cc:	4566      	cmp	r6, ip
 80020ce:	d1d2      	bne.n	8002076 <__aeabi_dsub+0x1e2>
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d100      	bne.n	80020d6 <__aeabi_dsub+0x242>
 80020d4:	e0c5      	b.n	8002262 <__aeabi_dsub+0x3ce>
 80020d6:	2d00      	cmp	r5, #0
 80020d8:	d000      	beq.n	80020dc <__aeabi_dsub+0x248>
 80020da:	e155      	b.n	8002388 <__aeabi_dsub+0x4f4>
 80020dc:	464b      	mov	r3, r9
 80020de:	0025      	movs	r5, r4
 80020e0:	4305      	orrs	r5, r0
 80020e2:	d100      	bne.n	80020e6 <__aeabi_dsub+0x252>
 80020e4:	e212      	b.n	800250c <__aeabi_dsub+0x678>
 80020e6:	1e59      	subs	r1, r3, #1
 80020e8:	468c      	mov	ip, r1
 80020ea:	2b01      	cmp	r3, #1
 80020ec:	d100      	bne.n	80020f0 <__aeabi_dsub+0x25c>
 80020ee:	e249      	b.n	8002584 <__aeabi_dsub+0x6f0>
 80020f0:	4d41      	ldr	r5, [pc, #260]	@ (80021f8 <__aeabi_dsub+0x364>)
 80020f2:	42ab      	cmp	r3, r5
 80020f4:	d100      	bne.n	80020f8 <__aeabi_dsub+0x264>
 80020f6:	e28f      	b.n	8002618 <__aeabi_dsub+0x784>
 80020f8:	2701      	movs	r7, #1
 80020fa:	2938      	cmp	r1, #56	@ 0x38
 80020fc:	dc11      	bgt.n	8002122 <__aeabi_dsub+0x28e>
 80020fe:	4663      	mov	r3, ip
 8002100:	2b1f      	cmp	r3, #31
 8002102:	dd00      	ble.n	8002106 <__aeabi_dsub+0x272>
 8002104:	e25b      	b.n	80025be <__aeabi_dsub+0x72a>
 8002106:	4661      	mov	r1, ip
 8002108:	2320      	movs	r3, #32
 800210a:	0027      	movs	r7, r4
 800210c:	1a5b      	subs	r3, r3, r1
 800210e:	0005      	movs	r5, r0
 8002110:	4098      	lsls	r0, r3
 8002112:	409f      	lsls	r7, r3
 8002114:	40cd      	lsrs	r5, r1
 8002116:	1e43      	subs	r3, r0, #1
 8002118:	4198      	sbcs	r0, r3
 800211a:	40cc      	lsrs	r4, r1
 800211c:	432f      	orrs	r7, r5
 800211e:	4307      	orrs	r7, r0
 8002120:	44a3      	add	fp, r4
 8002122:	18bf      	adds	r7, r7, r2
 8002124:	4297      	cmp	r7, r2
 8002126:	4192      	sbcs	r2, r2
 8002128:	4252      	negs	r2, r2
 800212a:	445a      	add	r2, fp
 800212c:	0014      	movs	r4, r2
 800212e:	464d      	mov	r5, r9
 8002130:	e787      	b.n	8002042 <__aeabi_dsub+0x1ae>
 8002132:	4f34      	ldr	r7, [pc, #208]	@ (8002204 <__aeabi_dsub+0x370>)
 8002134:	1c6b      	adds	r3, r5, #1
 8002136:	423b      	tst	r3, r7
 8002138:	d000      	beq.n	800213c <__aeabi_dsub+0x2a8>
 800213a:	e0b6      	b.n	80022aa <__aeabi_dsub+0x416>
 800213c:	4659      	mov	r1, fp
 800213e:	0023      	movs	r3, r4
 8002140:	4311      	orrs	r1, r2
 8002142:	000f      	movs	r7, r1
 8002144:	4303      	orrs	r3, r0
 8002146:	2d00      	cmp	r5, #0
 8002148:	d000      	beq.n	800214c <__aeabi_dsub+0x2b8>
 800214a:	e126      	b.n	800239a <__aeabi_dsub+0x506>
 800214c:	2b00      	cmp	r3, #0
 800214e:	d100      	bne.n	8002152 <__aeabi_dsub+0x2be>
 8002150:	e1c0      	b.n	80024d4 <__aeabi_dsub+0x640>
 8002152:	2900      	cmp	r1, #0
 8002154:	d100      	bne.n	8002158 <__aeabi_dsub+0x2c4>
 8002156:	e0a1      	b.n	800229c <__aeabi_dsub+0x408>
 8002158:	1a83      	subs	r3, r0, r2
 800215a:	4698      	mov	r8, r3
 800215c:	465b      	mov	r3, fp
 800215e:	4540      	cmp	r0, r8
 8002160:	41ad      	sbcs	r5, r5
 8002162:	1ae3      	subs	r3, r4, r3
 8002164:	426d      	negs	r5, r5
 8002166:	1b5b      	subs	r3, r3, r5
 8002168:	2580      	movs	r5, #128	@ 0x80
 800216a:	042d      	lsls	r5, r5, #16
 800216c:	422b      	tst	r3, r5
 800216e:	d100      	bne.n	8002172 <__aeabi_dsub+0x2de>
 8002170:	e14b      	b.n	800240a <__aeabi_dsub+0x576>
 8002172:	465b      	mov	r3, fp
 8002174:	1a10      	subs	r0, r2, r0
 8002176:	4282      	cmp	r2, r0
 8002178:	4192      	sbcs	r2, r2
 800217a:	1b1c      	subs	r4, r3, r4
 800217c:	0007      	movs	r7, r0
 800217e:	2601      	movs	r6, #1
 8002180:	4663      	mov	r3, ip
 8002182:	4252      	negs	r2, r2
 8002184:	1aa4      	subs	r4, r4, r2
 8002186:	4327      	orrs	r7, r4
 8002188:	401e      	ands	r6, r3
 800218a:	2f00      	cmp	r7, #0
 800218c:	d100      	bne.n	8002190 <__aeabi_dsub+0x2fc>
 800218e:	e142      	b.n	8002416 <__aeabi_dsub+0x582>
 8002190:	422c      	tst	r4, r5
 8002192:	d100      	bne.n	8002196 <__aeabi_dsub+0x302>
 8002194:	e26d      	b.n	8002672 <__aeabi_dsub+0x7de>
 8002196:	4b19      	ldr	r3, [pc, #100]	@ (80021fc <__aeabi_dsub+0x368>)
 8002198:	2501      	movs	r5, #1
 800219a:	401c      	ands	r4, r3
 800219c:	e71b      	b.n	8001fd6 <__aeabi_dsub+0x142>
 800219e:	42bd      	cmp	r5, r7
 80021a0:	d100      	bne.n	80021a4 <__aeabi_dsub+0x310>
 80021a2:	e13b      	b.n	800241c <__aeabi_dsub+0x588>
 80021a4:	2701      	movs	r7, #1
 80021a6:	2b38      	cmp	r3, #56	@ 0x38
 80021a8:	dd00      	ble.n	80021ac <__aeabi_dsub+0x318>
 80021aa:	e745      	b.n	8002038 <__aeabi_dsub+0x1a4>
 80021ac:	2780      	movs	r7, #128	@ 0x80
 80021ae:	4659      	mov	r1, fp
 80021b0:	043f      	lsls	r7, r7, #16
 80021b2:	4339      	orrs	r1, r7
 80021b4:	468b      	mov	fp, r1
 80021b6:	e72a      	b.n	800200e <__aeabi_dsub+0x17a>
 80021b8:	2400      	movs	r4, #0
 80021ba:	2700      	movs	r7, #0
 80021bc:	052d      	lsls	r5, r5, #20
 80021be:	4325      	orrs	r5, r4
 80021c0:	07f6      	lsls	r6, r6, #31
 80021c2:	4335      	orrs	r5, r6
 80021c4:	0038      	movs	r0, r7
 80021c6:	0029      	movs	r1, r5
 80021c8:	b003      	add	sp, #12
 80021ca:	bcf0      	pop	{r4, r5, r6, r7}
 80021cc:	46bb      	mov	fp, r7
 80021ce:	46b2      	mov	sl, r6
 80021d0:	46a9      	mov	r9, r5
 80021d2:	46a0      	mov	r8, r4
 80021d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021d6:	077b      	lsls	r3, r7, #29
 80021d8:	d004      	beq.n	80021e4 <__aeabi_dsub+0x350>
 80021da:	230f      	movs	r3, #15
 80021dc:	403b      	ands	r3, r7
 80021de:	2b04      	cmp	r3, #4
 80021e0:	d000      	beq.n	80021e4 <__aeabi_dsub+0x350>
 80021e2:	e6e7      	b.n	8001fb4 <__aeabi_dsub+0x120>
 80021e4:	002b      	movs	r3, r5
 80021e6:	08f8      	lsrs	r0, r7, #3
 80021e8:	4a03      	ldr	r2, [pc, #12]	@ (80021f8 <__aeabi_dsub+0x364>)
 80021ea:	0767      	lsls	r7, r4, #29
 80021ec:	4307      	orrs	r7, r0
 80021ee:	08e5      	lsrs	r5, r4, #3
 80021f0:	4293      	cmp	r3, r2
 80021f2:	d100      	bne.n	80021f6 <__aeabi_dsub+0x362>
 80021f4:	e74a      	b.n	800208c <__aeabi_dsub+0x1f8>
 80021f6:	e0a5      	b.n	8002344 <__aeabi_dsub+0x4b0>
 80021f8:	000007ff 	.word	0x000007ff
 80021fc:	ff7fffff 	.word	0xff7fffff
 8002200:	fffff801 	.word	0xfffff801
 8002204:	000007fe 	.word	0x000007fe
 8002208:	0038      	movs	r0, r7
 800220a:	f000 fafd 	bl	8002808 <__clzsi2>
 800220e:	0003      	movs	r3, r0
 8002210:	3318      	adds	r3, #24
 8002212:	2b1f      	cmp	r3, #31
 8002214:	dc00      	bgt.n	8002218 <__aeabi_dsub+0x384>
 8002216:	e6a7      	b.n	8001f68 <__aeabi_dsub+0xd4>
 8002218:	003a      	movs	r2, r7
 800221a:	3808      	subs	r0, #8
 800221c:	4082      	lsls	r2, r0
 800221e:	429d      	cmp	r5, r3
 8002220:	dd00      	ble.n	8002224 <__aeabi_dsub+0x390>
 8002222:	e08a      	b.n	800233a <__aeabi_dsub+0x4a6>
 8002224:	1b5b      	subs	r3, r3, r5
 8002226:	1c58      	adds	r0, r3, #1
 8002228:	281f      	cmp	r0, #31
 800222a:	dc00      	bgt.n	800222e <__aeabi_dsub+0x39a>
 800222c:	e1d8      	b.n	80025e0 <__aeabi_dsub+0x74c>
 800222e:	0017      	movs	r7, r2
 8002230:	3b1f      	subs	r3, #31
 8002232:	40df      	lsrs	r7, r3
 8002234:	2820      	cmp	r0, #32
 8002236:	d005      	beq.n	8002244 <__aeabi_dsub+0x3b0>
 8002238:	2340      	movs	r3, #64	@ 0x40
 800223a:	1a1b      	subs	r3, r3, r0
 800223c:	409a      	lsls	r2, r3
 800223e:	1e53      	subs	r3, r2, #1
 8002240:	419a      	sbcs	r2, r3
 8002242:	4317      	orrs	r7, r2
 8002244:	2500      	movs	r5, #0
 8002246:	2f00      	cmp	r7, #0
 8002248:	d100      	bne.n	800224c <__aeabi_dsub+0x3b8>
 800224a:	e0e5      	b.n	8002418 <__aeabi_dsub+0x584>
 800224c:	077b      	lsls	r3, r7, #29
 800224e:	d000      	beq.n	8002252 <__aeabi_dsub+0x3be>
 8002250:	e6ab      	b.n	8001faa <__aeabi_dsub+0x116>
 8002252:	002c      	movs	r4, r5
 8002254:	e7c6      	b.n	80021e4 <__aeabi_dsub+0x350>
 8002256:	08c0      	lsrs	r0, r0, #3
 8002258:	e7c6      	b.n	80021e8 <__aeabi_dsub+0x354>
 800225a:	2700      	movs	r7, #0
 800225c:	2400      	movs	r4, #0
 800225e:	4dd1      	ldr	r5, [pc, #836]	@ (80025a4 <__aeabi_dsub+0x710>)
 8002260:	e7ac      	b.n	80021bc <__aeabi_dsub+0x328>
 8002262:	4fd1      	ldr	r7, [pc, #836]	@ (80025a8 <__aeabi_dsub+0x714>)
 8002264:	1c6b      	adds	r3, r5, #1
 8002266:	423b      	tst	r3, r7
 8002268:	d171      	bne.n	800234e <__aeabi_dsub+0x4ba>
 800226a:	0023      	movs	r3, r4
 800226c:	4303      	orrs	r3, r0
 800226e:	2d00      	cmp	r5, #0
 8002270:	d000      	beq.n	8002274 <__aeabi_dsub+0x3e0>
 8002272:	e14e      	b.n	8002512 <__aeabi_dsub+0x67e>
 8002274:	4657      	mov	r7, sl
 8002276:	2b00      	cmp	r3, #0
 8002278:	d100      	bne.n	800227c <__aeabi_dsub+0x3e8>
 800227a:	e1b5      	b.n	80025e8 <__aeabi_dsub+0x754>
 800227c:	2f00      	cmp	r7, #0
 800227e:	d00d      	beq.n	800229c <__aeabi_dsub+0x408>
 8002280:	1883      	adds	r3, r0, r2
 8002282:	4283      	cmp	r3, r0
 8002284:	4180      	sbcs	r0, r0
 8002286:	445c      	add	r4, fp
 8002288:	4240      	negs	r0, r0
 800228a:	1824      	adds	r4, r4, r0
 800228c:	0222      	lsls	r2, r4, #8
 800228e:	d500      	bpl.n	8002292 <__aeabi_dsub+0x3fe>
 8002290:	e1c8      	b.n	8002624 <__aeabi_dsub+0x790>
 8002292:	001f      	movs	r7, r3
 8002294:	4698      	mov	r8, r3
 8002296:	4327      	orrs	r7, r4
 8002298:	d100      	bne.n	800229c <__aeabi_dsub+0x408>
 800229a:	e0bc      	b.n	8002416 <__aeabi_dsub+0x582>
 800229c:	4643      	mov	r3, r8
 800229e:	0767      	lsls	r7, r4, #29
 80022a0:	08db      	lsrs	r3, r3, #3
 80022a2:	431f      	orrs	r7, r3
 80022a4:	08e5      	lsrs	r5, r4, #3
 80022a6:	2300      	movs	r3, #0
 80022a8:	e04c      	b.n	8002344 <__aeabi_dsub+0x4b0>
 80022aa:	1a83      	subs	r3, r0, r2
 80022ac:	4698      	mov	r8, r3
 80022ae:	465b      	mov	r3, fp
 80022b0:	4540      	cmp	r0, r8
 80022b2:	41bf      	sbcs	r7, r7
 80022b4:	1ae3      	subs	r3, r4, r3
 80022b6:	427f      	negs	r7, r7
 80022b8:	1bdb      	subs	r3, r3, r7
 80022ba:	021f      	lsls	r7, r3, #8
 80022bc:	d47c      	bmi.n	80023b8 <__aeabi_dsub+0x524>
 80022be:	4647      	mov	r7, r8
 80022c0:	431f      	orrs	r7, r3
 80022c2:	d100      	bne.n	80022c6 <__aeabi_dsub+0x432>
 80022c4:	e0a6      	b.n	8002414 <__aeabi_dsub+0x580>
 80022c6:	001c      	movs	r4, r3
 80022c8:	4647      	mov	r7, r8
 80022ca:	e645      	b.n	8001f58 <__aeabi_dsub+0xc4>
 80022cc:	4cb7      	ldr	r4, [pc, #732]	@ (80025ac <__aeabi_dsub+0x718>)
 80022ce:	1aed      	subs	r5, r5, r3
 80022d0:	4014      	ands	r4, r2
 80022d2:	077b      	lsls	r3, r7, #29
 80022d4:	d000      	beq.n	80022d8 <__aeabi_dsub+0x444>
 80022d6:	e780      	b.n	80021da <__aeabi_dsub+0x346>
 80022d8:	e784      	b.n	80021e4 <__aeabi_dsub+0x350>
 80022da:	464b      	mov	r3, r9
 80022dc:	0025      	movs	r5, r4
 80022de:	4305      	orrs	r5, r0
 80022e0:	d066      	beq.n	80023b0 <__aeabi_dsub+0x51c>
 80022e2:	1e5f      	subs	r7, r3, #1
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d100      	bne.n	80022ea <__aeabi_dsub+0x456>
 80022e8:	e0fc      	b.n	80024e4 <__aeabi_dsub+0x650>
 80022ea:	4dae      	ldr	r5, [pc, #696]	@ (80025a4 <__aeabi_dsub+0x710>)
 80022ec:	42ab      	cmp	r3, r5
 80022ee:	d100      	bne.n	80022f2 <__aeabi_dsub+0x45e>
 80022f0:	e15e      	b.n	80025b0 <__aeabi_dsub+0x71c>
 80022f2:	4666      	mov	r6, ip
 80022f4:	2f38      	cmp	r7, #56	@ 0x38
 80022f6:	dc00      	bgt.n	80022fa <__aeabi_dsub+0x466>
 80022f8:	e0b4      	b.n	8002464 <__aeabi_dsub+0x5d0>
 80022fa:	2001      	movs	r0, #1
 80022fc:	1a17      	subs	r7, r2, r0
 80022fe:	42ba      	cmp	r2, r7
 8002300:	4192      	sbcs	r2, r2
 8002302:	465b      	mov	r3, fp
 8002304:	4252      	negs	r2, r2
 8002306:	464d      	mov	r5, r9
 8002308:	1a9c      	subs	r4, r3, r2
 800230a:	e620      	b.n	8001f4e <__aeabi_dsub+0xba>
 800230c:	0767      	lsls	r7, r4, #29
 800230e:	08c0      	lsrs	r0, r0, #3
 8002310:	4307      	orrs	r7, r0
 8002312:	08e5      	lsrs	r5, r4, #3
 8002314:	e6ba      	b.n	800208c <__aeabi_dsub+0x1f8>
 8002316:	001f      	movs	r7, r3
 8002318:	4659      	mov	r1, fp
 800231a:	3f20      	subs	r7, #32
 800231c:	40f9      	lsrs	r1, r7
 800231e:	000f      	movs	r7, r1
 8002320:	2b20      	cmp	r3, #32
 8002322:	d005      	beq.n	8002330 <__aeabi_dsub+0x49c>
 8002324:	2140      	movs	r1, #64	@ 0x40
 8002326:	1acb      	subs	r3, r1, r3
 8002328:	4659      	mov	r1, fp
 800232a:	4099      	lsls	r1, r3
 800232c:	430a      	orrs	r2, r1
 800232e:	4692      	mov	sl, r2
 8002330:	4653      	mov	r3, sl
 8002332:	1e5a      	subs	r2, r3, #1
 8002334:	4193      	sbcs	r3, r2
 8002336:	431f      	orrs	r7, r3
 8002338:	e604      	b.n	8001f44 <__aeabi_dsub+0xb0>
 800233a:	1aeb      	subs	r3, r5, r3
 800233c:	4d9b      	ldr	r5, [pc, #620]	@ (80025ac <__aeabi_dsub+0x718>)
 800233e:	4015      	ands	r5, r2
 8002340:	076f      	lsls	r7, r5, #29
 8002342:	08ed      	lsrs	r5, r5, #3
 8002344:	032c      	lsls	r4, r5, #12
 8002346:	055d      	lsls	r5, r3, #21
 8002348:	0b24      	lsrs	r4, r4, #12
 800234a:	0d6d      	lsrs	r5, r5, #21
 800234c:	e736      	b.n	80021bc <__aeabi_dsub+0x328>
 800234e:	4d95      	ldr	r5, [pc, #596]	@ (80025a4 <__aeabi_dsub+0x710>)
 8002350:	42ab      	cmp	r3, r5
 8002352:	d100      	bne.n	8002356 <__aeabi_dsub+0x4c2>
 8002354:	e0d6      	b.n	8002504 <__aeabi_dsub+0x670>
 8002356:	1882      	adds	r2, r0, r2
 8002358:	0021      	movs	r1, r4
 800235a:	4282      	cmp	r2, r0
 800235c:	4180      	sbcs	r0, r0
 800235e:	4459      	add	r1, fp
 8002360:	4240      	negs	r0, r0
 8002362:	1808      	adds	r0, r1, r0
 8002364:	07c7      	lsls	r7, r0, #31
 8002366:	0852      	lsrs	r2, r2, #1
 8002368:	4317      	orrs	r7, r2
 800236a:	0844      	lsrs	r4, r0, #1
 800236c:	0752      	lsls	r2, r2, #29
 800236e:	d400      	bmi.n	8002372 <__aeabi_dsub+0x4de>
 8002370:	e185      	b.n	800267e <__aeabi_dsub+0x7ea>
 8002372:	220f      	movs	r2, #15
 8002374:	001d      	movs	r5, r3
 8002376:	403a      	ands	r2, r7
 8002378:	2a04      	cmp	r2, #4
 800237a:	d000      	beq.n	800237e <__aeabi_dsub+0x4ea>
 800237c:	e61a      	b.n	8001fb4 <__aeabi_dsub+0x120>
 800237e:	08ff      	lsrs	r7, r7, #3
 8002380:	0764      	lsls	r4, r4, #29
 8002382:	4327      	orrs	r7, r4
 8002384:	0905      	lsrs	r5, r0, #4
 8002386:	e7dd      	b.n	8002344 <__aeabi_dsub+0x4b0>
 8002388:	465b      	mov	r3, fp
 800238a:	08d2      	lsrs	r2, r2, #3
 800238c:	075f      	lsls	r7, r3, #29
 800238e:	4317      	orrs	r7, r2
 8002390:	08dd      	lsrs	r5, r3, #3
 8002392:	e67b      	b.n	800208c <__aeabi_dsub+0x1f8>
 8002394:	2700      	movs	r7, #0
 8002396:	2400      	movs	r4, #0
 8002398:	e710      	b.n	80021bc <__aeabi_dsub+0x328>
 800239a:	2b00      	cmp	r3, #0
 800239c:	d000      	beq.n	80023a0 <__aeabi_dsub+0x50c>
 800239e:	e0d6      	b.n	800254e <__aeabi_dsub+0x6ba>
 80023a0:	2900      	cmp	r1, #0
 80023a2:	d000      	beq.n	80023a6 <__aeabi_dsub+0x512>
 80023a4:	e12f      	b.n	8002606 <__aeabi_dsub+0x772>
 80023a6:	2480      	movs	r4, #128	@ 0x80
 80023a8:	2600      	movs	r6, #0
 80023aa:	4d7e      	ldr	r5, [pc, #504]	@ (80025a4 <__aeabi_dsub+0x710>)
 80023ac:	0324      	lsls	r4, r4, #12
 80023ae:	e705      	b.n	80021bc <__aeabi_dsub+0x328>
 80023b0:	4666      	mov	r6, ip
 80023b2:	465c      	mov	r4, fp
 80023b4:	08d0      	lsrs	r0, r2, #3
 80023b6:	e717      	b.n	80021e8 <__aeabi_dsub+0x354>
 80023b8:	465b      	mov	r3, fp
 80023ba:	1a17      	subs	r7, r2, r0
 80023bc:	42ba      	cmp	r2, r7
 80023be:	4192      	sbcs	r2, r2
 80023c0:	1b1c      	subs	r4, r3, r4
 80023c2:	2601      	movs	r6, #1
 80023c4:	4663      	mov	r3, ip
 80023c6:	4252      	negs	r2, r2
 80023c8:	1aa4      	subs	r4, r4, r2
 80023ca:	401e      	ands	r6, r3
 80023cc:	e5c4      	b.n	8001f58 <__aeabi_dsub+0xc4>
 80023ce:	1883      	adds	r3, r0, r2
 80023d0:	4283      	cmp	r3, r0
 80023d2:	4180      	sbcs	r0, r0
 80023d4:	445c      	add	r4, fp
 80023d6:	4240      	negs	r0, r0
 80023d8:	1825      	adds	r5, r4, r0
 80023da:	022a      	lsls	r2, r5, #8
 80023dc:	d400      	bmi.n	80023e0 <__aeabi_dsub+0x54c>
 80023de:	e0da      	b.n	8002596 <__aeabi_dsub+0x702>
 80023e0:	4a72      	ldr	r2, [pc, #456]	@ (80025ac <__aeabi_dsub+0x718>)
 80023e2:	085b      	lsrs	r3, r3, #1
 80023e4:	4015      	ands	r5, r2
 80023e6:	07ea      	lsls	r2, r5, #31
 80023e8:	431a      	orrs	r2, r3
 80023ea:	0869      	lsrs	r1, r5, #1
 80023ec:	075b      	lsls	r3, r3, #29
 80023ee:	d400      	bmi.n	80023f2 <__aeabi_dsub+0x55e>
 80023f0:	e14a      	b.n	8002688 <__aeabi_dsub+0x7f4>
 80023f2:	230f      	movs	r3, #15
 80023f4:	4013      	ands	r3, r2
 80023f6:	2b04      	cmp	r3, #4
 80023f8:	d100      	bne.n	80023fc <__aeabi_dsub+0x568>
 80023fa:	e0fc      	b.n	80025f6 <__aeabi_dsub+0x762>
 80023fc:	1d17      	adds	r7, r2, #4
 80023fe:	4297      	cmp	r7, r2
 8002400:	41a4      	sbcs	r4, r4
 8002402:	4264      	negs	r4, r4
 8002404:	2502      	movs	r5, #2
 8002406:	1864      	adds	r4, r4, r1
 8002408:	e6ec      	b.n	80021e4 <__aeabi_dsub+0x350>
 800240a:	4647      	mov	r7, r8
 800240c:	001c      	movs	r4, r3
 800240e:	431f      	orrs	r7, r3
 8002410:	d000      	beq.n	8002414 <__aeabi_dsub+0x580>
 8002412:	e743      	b.n	800229c <__aeabi_dsub+0x408>
 8002414:	2600      	movs	r6, #0
 8002416:	2500      	movs	r5, #0
 8002418:	2400      	movs	r4, #0
 800241a:	e6cf      	b.n	80021bc <__aeabi_dsub+0x328>
 800241c:	08c0      	lsrs	r0, r0, #3
 800241e:	0767      	lsls	r7, r4, #29
 8002420:	4307      	orrs	r7, r0
 8002422:	08e5      	lsrs	r5, r4, #3
 8002424:	e632      	b.n	800208c <__aeabi_dsub+0x1f8>
 8002426:	1a87      	subs	r7, r0, r2
 8002428:	465b      	mov	r3, fp
 800242a:	42b8      	cmp	r0, r7
 800242c:	4180      	sbcs	r0, r0
 800242e:	1ae4      	subs	r4, r4, r3
 8002430:	4240      	negs	r0, r0
 8002432:	1a24      	subs	r4, r4, r0
 8002434:	0223      	lsls	r3, r4, #8
 8002436:	d428      	bmi.n	800248a <__aeabi_dsub+0x5f6>
 8002438:	0763      	lsls	r3, r4, #29
 800243a:	08ff      	lsrs	r7, r7, #3
 800243c:	431f      	orrs	r7, r3
 800243e:	08e5      	lsrs	r5, r4, #3
 8002440:	2301      	movs	r3, #1
 8002442:	e77f      	b.n	8002344 <__aeabi_dsub+0x4b0>
 8002444:	2b00      	cmp	r3, #0
 8002446:	d100      	bne.n	800244a <__aeabi_dsub+0x5b6>
 8002448:	e673      	b.n	8002132 <__aeabi_dsub+0x29e>
 800244a:	464b      	mov	r3, r9
 800244c:	1b5f      	subs	r7, r3, r5
 800244e:	003b      	movs	r3, r7
 8002450:	2d00      	cmp	r5, #0
 8002452:	d100      	bne.n	8002456 <__aeabi_dsub+0x5c2>
 8002454:	e742      	b.n	80022dc <__aeabi_dsub+0x448>
 8002456:	2f38      	cmp	r7, #56	@ 0x38
 8002458:	dd00      	ble.n	800245c <__aeabi_dsub+0x5c8>
 800245a:	e0ec      	b.n	8002636 <__aeabi_dsub+0x7a2>
 800245c:	2380      	movs	r3, #128	@ 0x80
 800245e:	000e      	movs	r6, r1
 8002460:	041b      	lsls	r3, r3, #16
 8002462:	431c      	orrs	r4, r3
 8002464:	2f1f      	cmp	r7, #31
 8002466:	dc25      	bgt.n	80024b4 <__aeabi_dsub+0x620>
 8002468:	2520      	movs	r5, #32
 800246a:	0023      	movs	r3, r4
 800246c:	1bed      	subs	r5, r5, r7
 800246e:	0001      	movs	r1, r0
 8002470:	40a8      	lsls	r0, r5
 8002472:	40ab      	lsls	r3, r5
 8002474:	40f9      	lsrs	r1, r7
 8002476:	1e45      	subs	r5, r0, #1
 8002478:	41a8      	sbcs	r0, r5
 800247a:	430b      	orrs	r3, r1
 800247c:	40fc      	lsrs	r4, r7
 800247e:	4318      	orrs	r0, r3
 8002480:	465b      	mov	r3, fp
 8002482:	1b1b      	subs	r3, r3, r4
 8002484:	469b      	mov	fp, r3
 8002486:	e739      	b.n	80022fc <__aeabi_dsub+0x468>
 8002488:	4666      	mov	r6, ip
 800248a:	2501      	movs	r5, #1
 800248c:	e562      	b.n	8001f54 <__aeabi_dsub+0xc0>
 800248e:	001f      	movs	r7, r3
 8002490:	4659      	mov	r1, fp
 8002492:	3f20      	subs	r7, #32
 8002494:	40f9      	lsrs	r1, r7
 8002496:	468c      	mov	ip, r1
 8002498:	2b20      	cmp	r3, #32
 800249a:	d005      	beq.n	80024a8 <__aeabi_dsub+0x614>
 800249c:	2740      	movs	r7, #64	@ 0x40
 800249e:	4659      	mov	r1, fp
 80024a0:	1afb      	subs	r3, r7, r3
 80024a2:	4099      	lsls	r1, r3
 80024a4:	430a      	orrs	r2, r1
 80024a6:	4692      	mov	sl, r2
 80024a8:	4657      	mov	r7, sl
 80024aa:	1e7b      	subs	r3, r7, #1
 80024ac:	419f      	sbcs	r7, r3
 80024ae:	4663      	mov	r3, ip
 80024b0:	431f      	orrs	r7, r3
 80024b2:	e5c1      	b.n	8002038 <__aeabi_dsub+0x1a4>
 80024b4:	003b      	movs	r3, r7
 80024b6:	0025      	movs	r5, r4
 80024b8:	3b20      	subs	r3, #32
 80024ba:	40dd      	lsrs	r5, r3
 80024bc:	2f20      	cmp	r7, #32
 80024be:	d004      	beq.n	80024ca <__aeabi_dsub+0x636>
 80024c0:	2340      	movs	r3, #64	@ 0x40
 80024c2:	1bdb      	subs	r3, r3, r7
 80024c4:	409c      	lsls	r4, r3
 80024c6:	4320      	orrs	r0, r4
 80024c8:	4680      	mov	r8, r0
 80024ca:	4640      	mov	r0, r8
 80024cc:	1e43      	subs	r3, r0, #1
 80024ce:	4198      	sbcs	r0, r3
 80024d0:	4328      	orrs	r0, r5
 80024d2:	e713      	b.n	80022fc <__aeabi_dsub+0x468>
 80024d4:	2900      	cmp	r1, #0
 80024d6:	d09d      	beq.n	8002414 <__aeabi_dsub+0x580>
 80024d8:	2601      	movs	r6, #1
 80024da:	4663      	mov	r3, ip
 80024dc:	465c      	mov	r4, fp
 80024de:	4690      	mov	r8, r2
 80024e0:	401e      	ands	r6, r3
 80024e2:	e6db      	b.n	800229c <__aeabi_dsub+0x408>
 80024e4:	1a17      	subs	r7, r2, r0
 80024e6:	465b      	mov	r3, fp
 80024e8:	42ba      	cmp	r2, r7
 80024ea:	4192      	sbcs	r2, r2
 80024ec:	1b1c      	subs	r4, r3, r4
 80024ee:	4252      	negs	r2, r2
 80024f0:	1aa4      	subs	r4, r4, r2
 80024f2:	0223      	lsls	r3, r4, #8
 80024f4:	d4c8      	bmi.n	8002488 <__aeabi_dsub+0x5f4>
 80024f6:	0763      	lsls	r3, r4, #29
 80024f8:	08ff      	lsrs	r7, r7, #3
 80024fa:	431f      	orrs	r7, r3
 80024fc:	4666      	mov	r6, ip
 80024fe:	2301      	movs	r3, #1
 8002500:	08e5      	lsrs	r5, r4, #3
 8002502:	e71f      	b.n	8002344 <__aeabi_dsub+0x4b0>
 8002504:	001d      	movs	r5, r3
 8002506:	2400      	movs	r4, #0
 8002508:	2700      	movs	r7, #0
 800250a:	e657      	b.n	80021bc <__aeabi_dsub+0x328>
 800250c:	465c      	mov	r4, fp
 800250e:	08d0      	lsrs	r0, r2, #3
 8002510:	e66a      	b.n	80021e8 <__aeabi_dsub+0x354>
 8002512:	2b00      	cmp	r3, #0
 8002514:	d100      	bne.n	8002518 <__aeabi_dsub+0x684>
 8002516:	e737      	b.n	8002388 <__aeabi_dsub+0x4f4>
 8002518:	4653      	mov	r3, sl
 800251a:	08c0      	lsrs	r0, r0, #3
 800251c:	0767      	lsls	r7, r4, #29
 800251e:	4307      	orrs	r7, r0
 8002520:	08e5      	lsrs	r5, r4, #3
 8002522:	2b00      	cmp	r3, #0
 8002524:	d100      	bne.n	8002528 <__aeabi_dsub+0x694>
 8002526:	e5b1      	b.n	800208c <__aeabi_dsub+0x1f8>
 8002528:	2380      	movs	r3, #128	@ 0x80
 800252a:	031b      	lsls	r3, r3, #12
 800252c:	421d      	tst	r5, r3
 800252e:	d008      	beq.n	8002542 <__aeabi_dsub+0x6ae>
 8002530:	4659      	mov	r1, fp
 8002532:	08c8      	lsrs	r0, r1, #3
 8002534:	4218      	tst	r0, r3
 8002536:	d104      	bne.n	8002542 <__aeabi_dsub+0x6ae>
 8002538:	08d2      	lsrs	r2, r2, #3
 800253a:	0749      	lsls	r1, r1, #29
 800253c:	430a      	orrs	r2, r1
 800253e:	0017      	movs	r7, r2
 8002540:	0005      	movs	r5, r0
 8002542:	0f7b      	lsrs	r3, r7, #29
 8002544:	00ff      	lsls	r7, r7, #3
 8002546:	08ff      	lsrs	r7, r7, #3
 8002548:	075b      	lsls	r3, r3, #29
 800254a:	431f      	orrs	r7, r3
 800254c:	e59e      	b.n	800208c <__aeabi_dsub+0x1f8>
 800254e:	08c0      	lsrs	r0, r0, #3
 8002550:	0763      	lsls	r3, r4, #29
 8002552:	4318      	orrs	r0, r3
 8002554:	08e5      	lsrs	r5, r4, #3
 8002556:	2900      	cmp	r1, #0
 8002558:	d053      	beq.n	8002602 <__aeabi_dsub+0x76e>
 800255a:	2380      	movs	r3, #128	@ 0x80
 800255c:	031b      	lsls	r3, r3, #12
 800255e:	421d      	tst	r5, r3
 8002560:	d00a      	beq.n	8002578 <__aeabi_dsub+0x6e4>
 8002562:	4659      	mov	r1, fp
 8002564:	08cc      	lsrs	r4, r1, #3
 8002566:	421c      	tst	r4, r3
 8002568:	d106      	bne.n	8002578 <__aeabi_dsub+0x6e4>
 800256a:	2601      	movs	r6, #1
 800256c:	4663      	mov	r3, ip
 800256e:	0025      	movs	r5, r4
 8002570:	08d0      	lsrs	r0, r2, #3
 8002572:	0749      	lsls	r1, r1, #29
 8002574:	4308      	orrs	r0, r1
 8002576:	401e      	ands	r6, r3
 8002578:	0f47      	lsrs	r7, r0, #29
 800257a:	00c0      	lsls	r0, r0, #3
 800257c:	08c0      	lsrs	r0, r0, #3
 800257e:	077f      	lsls	r7, r7, #29
 8002580:	4307      	orrs	r7, r0
 8002582:	e583      	b.n	800208c <__aeabi_dsub+0x1f8>
 8002584:	1883      	adds	r3, r0, r2
 8002586:	4293      	cmp	r3, r2
 8002588:	4192      	sbcs	r2, r2
 800258a:	445c      	add	r4, fp
 800258c:	4252      	negs	r2, r2
 800258e:	18a5      	adds	r5, r4, r2
 8002590:	022a      	lsls	r2, r5, #8
 8002592:	d500      	bpl.n	8002596 <__aeabi_dsub+0x702>
 8002594:	e724      	b.n	80023e0 <__aeabi_dsub+0x54c>
 8002596:	076f      	lsls	r7, r5, #29
 8002598:	08db      	lsrs	r3, r3, #3
 800259a:	431f      	orrs	r7, r3
 800259c:	08ed      	lsrs	r5, r5, #3
 800259e:	2301      	movs	r3, #1
 80025a0:	e6d0      	b.n	8002344 <__aeabi_dsub+0x4b0>
 80025a2:	46c0      	nop			@ (mov r8, r8)
 80025a4:	000007ff 	.word	0x000007ff
 80025a8:	000007fe 	.word	0x000007fe
 80025ac:	ff7fffff 	.word	0xff7fffff
 80025b0:	465b      	mov	r3, fp
 80025b2:	08d2      	lsrs	r2, r2, #3
 80025b4:	075f      	lsls	r7, r3, #29
 80025b6:	4666      	mov	r6, ip
 80025b8:	4317      	orrs	r7, r2
 80025ba:	08dd      	lsrs	r5, r3, #3
 80025bc:	e566      	b.n	800208c <__aeabi_dsub+0x1f8>
 80025be:	0025      	movs	r5, r4
 80025c0:	3b20      	subs	r3, #32
 80025c2:	40dd      	lsrs	r5, r3
 80025c4:	4663      	mov	r3, ip
 80025c6:	2b20      	cmp	r3, #32
 80025c8:	d005      	beq.n	80025d6 <__aeabi_dsub+0x742>
 80025ca:	2340      	movs	r3, #64	@ 0x40
 80025cc:	4661      	mov	r1, ip
 80025ce:	1a5b      	subs	r3, r3, r1
 80025d0:	409c      	lsls	r4, r3
 80025d2:	4320      	orrs	r0, r4
 80025d4:	4680      	mov	r8, r0
 80025d6:	4647      	mov	r7, r8
 80025d8:	1e7b      	subs	r3, r7, #1
 80025da:	419f      	sbcs	r7, r3
 80025dc:	432f      	orrs	r7, r5
 80025de:	e5a0      	b.n	8002122 <__aeabi_dsub+0x28e>
 80025e0:	2120      	movs	r1, #32
 80025e2:	2700      	movs	r7, #0
 80025e4:	1a09      	subs	r1, r1, r0
 80025e6:	e4d2      	b.n	8001f8e <__aeabi_dsub+0xfa>
 80025e8:	2f00      	cmp	r7, #0
 80025ea:	d100      	bne.n	80025ee <__aeabi_dsub+0x75a>
 80025ec:	e713      	b.n	8002416 <__aeabi_dsub+0x582>
 80025ee:	465c      	mov	r4, fp
 80025f0:	0017      	movs	r7, r2
 80025f2:	2500      	movs	r5, #0
 80025f4:	e5f6      	b.n	80021e4 <__aeabi_dsub+0x350>
 80025f6:	08d7      	lsrs	r7, r2, #3
 80025f8:	0749      	lsls	r1, r1, #29
 80025fa:	2302      	movs	r3, #2
 80025fc:	430f      	orrs	r7, r1
 80025fe:	092d      	lsrs	r5, r5, #4
 8002600:	e6a0      	b.n	8002344 <__aeabi_dsub+0x4b0>
 8002602:	0007      	movs	r7, r0
 8002604:	e542      	b.n	800208c <__aeabi_dsub+0x1f8>
 8002606:	465b      	mov	r3, fp
 8002608:	2601      	movs	r6, #1
 800260a:	075f      	lsls	r7, r3, #29
 800260c:	08dd      	lsrs	r5, r3, #3
 800260e:	4663      	mov	r3, ip
 8002610:	08d2      	lsrs	r2, r2, #3
 8002612:	4317      	orrs	r7, r2
 8002614:	401e      	ands	r6, r3
 8002616:	e539      	b.n	800208c <__aeabi_dsub+0x1f8>
 8002618:	465b      	mov	r3, fp
 800261a:	08d2      	lsrs	r2, r2, #3
 800261c:	075f      	lsls	r7, r3, #29
 800261e:	4317      	orrs	r7, r2
 8002620:	08dd      	lsrs	r5, r3, #3
 8002622:	e533      	b.n	800208c <__aeabi_dsub+0x1f8>
 8002624:	4a1e      	ldr	r2, [pc, #120]	@ (80026a0 <__aeabi_dsub+0x80c>)
 8002626:	08db      	lsrs	r3, r3, #3
 8002628:	4022      	ands	r2, r4
 800262a:	0757      	lsls	r7, r2, #29
 800262c:	0252      	lsls	r2, r2, #9
 800262e:	2501      	movs	r5, #1
 8002630:	431f      	orrs	r7, r3
 8002632:	0b14      	lsrs	r4, r2, #12
 8002634:	e5c2      	b.n	80021bc <__aeabi_dsub+0x328>
 8002636:	000e      	movs	r6, r1
 8002638:	2001      	movs	r0, #1
 800263a:	e65f      	b.n	80022fc <__aeabi_dsub+0x468>
 800263c:	2b00      	cmp	r3, #0
 800263e:	d00d      	beq.n	800265c <__aeabi_dsub+0x7c8>
 8002640:	464b      	mov	r3, r9
 8002642:	1b5b      	subs	r3, r3, r5
 8002644:	469c      	mov	ip, r3
 8002646:	2d00      	cmp	r5, #0
 8002648:	d100      	bne.n	800264c <__aeabi_dsub+0x7b8>
 800264a:	e548      	b.n	80020de <__aeabi_dsub+0x24a>
 800264c:	2701      	movs	r7, #1
 800264e:	2b38      	cmp	r3, #56	@ 0x38
 8002650:	dd00      	ble.n	8002654 <__aeabi_dsub+0x7c0>
 8002652:	e566      	b.n	8002122 <__aeabi_dsub+0x28e>
 8002654:	2380      	movs	r3, #128	@ 0x80
 8002656:	041b      	lsls	r3, r3, #16
 8002658:	431c      	orrs	r4, r3
 800265a:	e550      	b.n	80020fe <__aeabi_dsub+0x26a>
 800265c:	1c6b      	adds	r3, r5, #1
 800265e:	4d11      	ldr	r5, [pc, #68]	@ (80026a4 <__aeabi_dsub+0x810>)
 8002660:	422b      	tst	r3, r5
 8002662:	d000      	beq.n	8002666 <__aeabi_dsub+0x7d2>
 8002664:	e673      	b.n	800234e <__aeabi_dsub+0x4ba>
 8002666:	4659      	mov	r1, fp
 8002668:	0023      	movs	r3, r4
 800266a:	4311      	orrs	r1, r2
 800266c:	468a      	mov	sl, r1
 800266e:	4303      	orrs	r3, r0
 8002670:	e600      	b.n	8002274 <__aeabi_dsub+0x3e0>
 8002672:	0767      	lsls	r7, r4, #29
 8002674:	08c0      	lsrs	r0, r0, #3
 8002676:	2300      	movs	r3, #0
 8002678:	4307      	orrs	r7, r0
 800267a:	08e5      	lsrs	r5, r4, #3
 800267c:	e662      	b.n	8002344 <__aeabi_dsub+0x4b0>
 800267e:	0764      	lsls	r4, r4, #29
 8002680:	08ff      	lsrs	r7, r7, #3
 8002682:	4327      	orrs	r7, r4
 8002684:	0905      	lsrs	r5, r0, #4
 8002686:	e65d      	b.n	8002344 <__aeabi_dsub+0x4b0>
 8002688:	08d2      	lsrs	r2, r2, #3
 800268a:	0749      	lsls	r1, r1, #29
 800268c:	4311      	orrs	r1, r2
 800268e:	000f      	movs	r7, r1
 8002690:	2302      	movs	r3, #2
 8002692:	092d      	lsrs	r5, r5, #4
 8002694:	e656      	b.n	8002344 <__aeabi_dsub+0x4b0>
 8002696:	0007      	movs	r7, r0
 8002698:	e5a4      	b.n	80021e4 <__aeabi_dsub+0x350>
 800269a:	0038      	movs	r0, r7
 800269c:	e48f      	b.n	8001fbe <__aeabi_dsub+0x12a>
 800269e:	46c0      	nop			@ (mov r8, r8)
 80026a0:	ff7fffff 	.word	0xff7fffff
 80026a4:	000007fe 	.word	0x000007fe

080026a8 <__aeabi_i2d>:
 80026a8:	b570      	push	{r4, r5, r6, lr}
 80026aa:	2800      	cmp	r0, #0
 80026ac:	d016      	beq.n	80026dc <__aeabi_i2d+0x34>
 80026ae:	17c3      	asrs	r3, r0, #31
 80026b0:	18c5      	adds	r5, r0, r3
 80026b2:	405d      	eors	r5, r3
 80026b4:	0fc4      	lsrs	r4, r0, #31
 80026b6:	0028      	movs	r0, r5
 80026b8:	f000 f8a6 	bl	8002808 <__clzsi2>
 80026bc:	4b10      	ldr	r3, [pc, #64]	@ (8002700 <__aeabi_i2d+0x58>)
 80026be:	1a1b      	subs	r3, r3, r0
 80026c0:	055b      	lsls	r3, r3, #21
 80026c2:	0d5b      	lsrs	r3, r3, #21
 80026c4:	280a      	cmp	r0, #10
 80026c6:	dc14      	bgt.n	80026f2 <__aeabi_i2d+0x4a>
 80026c8:	0002      	movs	r2, r0
 80026ca:	002e      	movs	r6, r5
 80026cc:	3215      	adds	r2, #21
 80026ce:	4096      	lsls	r6, r2
 80026d0:	220b      	movs	r2, #11
 80026d2:	1a12      	subs	r2, r2, r0
 80026d4:	40d5      	lsrs	r5, r2
 80026d6:	032d      	lsls	r5, r5, #12
 80026d8:	0b2d      	lsrs	r5, r5, #12
 80026da:	e003      	b.n	80026e4 <__aeabi_i2d+0x3c>
 80026dc:	2400      	movs	r4, #0
 80026de:	2300      	movs	r3, #0
 80026e0:	2500      	movs	r5, #0
 80026e2:	2600      	movs	r6, #0
 80026e4:	051b      	lsls	r3, r3, #20
 80026e6:	432b      	orrs	r3, r5
 80026e8:	07e4      	lsls	r4, r4, #31
 80026ea:	4323      	orrs	r3, r4
 80026ec:	0030      	movs	r0, r6
 80026ee:	0019      	movs	r1, r3
 80026f0:	bd70      	pop	{r4, r5, r6, pc}
 80026f2:	380b      	subs	r0, #11
 80026f4:	4085      	lsls	r5, r0
 80026f6:	032d      	lsls	r5, r5, #12
 80026f8:	2600      	movs	r6, #0
 80026fa:	0b2d      	lsrs	r5, r5, #12
 80026fc:	e7f2      	b.n	80026e4 <__aeabi_i2d+0x3c>
 80026fe:	46c0      	nop			@ (mov r8, r8)
 8002700:	0000041e 	.word	0x0000041e

08002704 <__aeabi_d2f>:
 8002704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002706:	004b      	lsls	r3, r1, #1
 8002708:	030f      	lsls	r7, r1, #12
 800270a:	0d5b      	lsrs	r3, r3, #21
 800270c:	4c3a      	ldr	r4, [pc, #232]	@ (80027f8 <__aeabi_d2f+0xf4>)
 800270e:	0f45      	lsrs	r5, r0, #29
 8002710:	b083      	sub	sp, #12
 8002712:	0a7f      	lsrs	r7, r7, #9
 8002714:	1c5e      	adds	r6, r3, #1
 8002716:	432f      	orrs	r7, r5
 8002718:	9000      	str	r0, [sp, #0]
 800271a:	9101      	str	r1, [sp, #4]
 800271c:	0fca      	lsrs	r2, r1, #31
 800271e:	00c5      	lsls	r5, r0, #3
 8002720:	4226      	tst	r6, r4
 8002722:	d00b      	beq.n	800273c <__aeabi_d2f+0x38>
 8002724:	4935      	ldr	r1, [pc, #212]	@ (80027fc <__aeabi_d2f+0xf8>)
 8002726:	185c      	adds	r4, r3, r1
 8002728:	2cfe      	cmp	r4, #254	@ 0xfe
 800272a:	dd13      	ble.n	8002754 <__aeabi_d2f+0x50>
 800272c:	20ff      	movs	r0, #255	@ 0xff
 800272e:	2300      	movs	r3, #0
 8002730:	05c0      	lsls	r0, r0, #23
 8002732:	4318      	orrs	r0, r3
 8002734:	07d2      	lsls	r2, r2, #31
 8002736:	4310      	orrs	r0, r2
 8002738:	b003      	add	sp, #12
 800273a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800273c:	433d      	orrs	r5, r7
 800273e:	2b00      	cmp	r3, #0
 8002740:	d101      	bne.n	8002746 <__aeabi_d2f+0x42>
 8002742:	2000      	movs	r0, #0
 8002744:	e7f4      	b.n	8002730 <__aeabi_d2f+0x2c>
 8002746:	2d00      	cmp	r5, #0
 8002748:	d0f0      	beq.n	800272c <__aeabi_d2f+0x28>
 800274a:	2380      	movs	r3, #128	@ 0x80
 800274c:	03db      	lsls	r3, r3, #15
 800274e:	20ff      	movs	r0, #255	@ 0xff
 8002750:	433b      	orrs	r3, r7
 8002752:	e7ed      	b.n	8002730 <__aeabi_d2f+0x2c>
 8002754:	2c00      	cmp	r4, #0
 8002756:	dd0c      	ble.n	8002772 <__aeabi_d2f+0x6e>
 8002758:	9b00      	ldr	r3, [sp, #0]
 800275a:	00ff      	lsls	r7, r7, #3
 800275c:	019b      	lsls	r3, r3, #6
 800275e:	1e58      	subs	r0, r3, #1
 8002760:	4183      	sbcs	r3, r0
 8002762:	0f69      	lsrs	r1, r5, #29
 8002764:	433b      	orrs	r3, r7
 8002766:	430b      	orrs	r3, r1
 8002768:	0759      	lsls	r1, r3, #29
 800276a:	d127      	bne.n	80027bc <__aeabi_d2f+0xb8>
 800276c:	08db      	lsrs	r3, r3, #3
 800276e:	b2e0      	uxtb	r0, r4
 8002770:	e7de      	b.n	8002730 <__aeabi_d2f+0x2c>
 8002772:	0021      	movs	r1, r4
 8002774:	3117      	adds	r1, #23
 8002776:	db31      	blt.n	80027dc <__aeabi_d2f+0xd8>
 8002778:	2180      	movs	r1, #128	@ 0x80
 800277a:	201e      	movs	r0, #30
 800277c:	0409      	lsls	r1, r1, #16
 800277e:	4339      	orrs	r1, r7
 8002780:	1b00      	subs	r0, r0, r4
 8002782:	281f      	cmp	r0, #31
 8002784:	dd2d      	ble.n	80027e2 <__aeabi_d2f+0xde>
 8002786:	2602      	movs	r6, #2
 8002788:	4276      	negs	r6, r6
 800278a:	1b34      	subs	r4, r6, r4
 800278c:	000e      	movs	r6, r1
 800278e:	40e6      	lsrs	r6, r4
 8002790:	0034      	movs	r4, r6
 8002792:	2820      	cmp	r0, #32
 8002794:	d004      	beq.n	80027a0 <__aeabi_d2f+0x9c>
 8002796:	481a      	ldr	r0, [pc, #104]	@ (8002800 <__aeabi_d2f+0xfc>)
 8002798:	4684      	mov	ip, r0
 800279a:	4463      	add	r3, ip
 800279c:	4099      	lsls	r1, r3
 800279e:	430d      	orrs	r5, r1
 80027a0:	002b      	movs	r3, r5
 80027a2:	1e59      	subs	r1, r3, #1
 80027a4:	418b      	sbcs	r3, r1
 80027a6:	4323      	orrs	r3, r4
 80027a8:	0759      	lsls	r1, r3, #29
 80027aa:	d003      	beq.n	80027b4 <__aeabi_d2f+0xb0>
 80027ac:	210f      	movs	r1, #15
 80027ae:	4019      	ands	r1, r3
 80027b0:	2904      	cmp	r1, #4
 80027b2:	d10b      	bne.n	80027cc <__aeabi_d2f+0xc8>
 80027b4:	019b      	lsls	r3, r3, #6
 80027b6:	2000      	movs	r0, #0
 80027b8:	0a5b      	lsrs	r3, r3, #9
 80027ba:	e7b9      	b.n	8002730 <__aeabi_d2f+0x2c>
 80027bc:	210f      	movs	r1, #15
 80027be:	4019      	ands	r1, r3
 80027c0:	2904      	cmp	r1, #4
 80027c2:	d104      	bne.n	80027ce <__aeabi_d2f+0xca>
 80027c4:	019b      	lsls	r3, r3, #6
 80027c6:	0a5b      	lsrs	r3, r3, #9
 80027c8:	b2e0      	uxtb	r0, r4
 80027ca:	e7b1      	b.n	8002730 <__aeabi_d2f+0x2c>
 80027cc:	2400      	movs	r4, #0
 80027ce:	3304      	adds	r3, #4
 80027d0:	0159      	lsls	r1, r3, #5
 80027d2:	d5f7      	bpl.n	80027c4 <__aeabi_d2f+0xc0>
 80027d4:	3401      	adds	r4, #1
 80027d6:	2300      	movs	r3, #0
 80027d8:	b2e0      	uxtb	r0, r4
 80027da:	e7a9      	b.n	8002730 <__aeabi_d2f+0x2c>
 80027dc:	2000      	movs	r0, #0
 80027de:	2300      	movs	r3, #0
 80027e0:	e7a6      	b.n	8002730 <__aeabi_d2f+0x2c>
 80027e2:	4c08      	ldr	r4, [pc, #32]	@ (8002804 <__aeabi_d2f+0x100>)
 80027e4:	191c      	adds	r4, r3, r4
 80027e6:	002b      	movs	r3, r5
 80027e8:	40a5      	lsls	r5, r4
 80027ea:	40c3      	lsrs	r3, r0
 80027ec:	40a1      	lsls	r1, r4
 80027ee:	1e68      	subs	r0, r5, #1
 80027f0:	4185      	sbcs	r5, r0
 80027f2:	4329      	orrs	r1, r5
 80027f4:	430b      	orrs	r3, r1
 80027f6:	e7d7      	b.n	80027a8 <__aeabi_d2f+0xa4>
 80027f8:	000007fe 	.word	0x000007fe
 80027fc:	fffffc80 	.word	0xfffffc80
 8002800:	fffffca2 	.word	0xfffffca2
 8002804:	fffffc82 	.word	0xfffffc82

08002808 <__clzsi2>:
 8002808:	211c      	movs	r1, #28
 800280a:	2301      	movs	r3, #1
 800280c:	041b      	lsls	r3, r3, #16
 800280e:	4298      	cmp	r0, r3
 8002810:	d301      	bcc.n	8002816 <__clzsi2+0xe>
 8002812:	0c00      	lsrs	r0, r0, #16
 8002814:	3910      	subs	r1, #16
 8002816:	0a1b      	lsrs	r3, r3, #8
 8002818:	4298      	cmp	r0, r3
 800281a:	d301      	bcc.n	8002820 <__clzsi2+0x18>
 800281c:	0a00      	lsrs	r0, r0, #8
 800281e:	3908      	subs	r1, #8
 8002820:	091b      	lsrs	r3, r3, #4
 8002822:	4298      	cmp	r0, r3
 8002824:	d301      	bcc.n	800282a <__clzsi2+0x22>
 8002826:	0900      	lsrs	r0, r0, #4
 8002828:	3904      	subs	r1, #4
 800282a:	a202      	add	r2, pc, #8	@ (adr r2, 8002834 <__clzsi2+0x2c>)
 800282c:	5c10      	ldrb	r0, [r2, r0]
 800282e:	1840      	adds	r0, r0, r1
 8002830:	4770      	bx	lr
 8002832:	46c0      	nop			@ (mov r8, r8)
 8002834:	02020304 	.word	0x02020304
 8002838:	01010101 	.word	0x01010101
	...

08002844 <writeRegister>:
 */

#include "ADS1015_ADS1115.h"

// Write the register
static void writeRegister(ADS1xx5_I2C *i2c, uint8_t reg, uint16_t value) {
 8002844:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002846:	0013      	movs	r3, r2
	uint8_t pData[3] = { reg, (uint8_t) (value >> 8), (uint8_t) (value & 0xFF) };
 8002848:	aa03      	add	r2, sp, #12
 800284a:	7011      	strb	r1, [r2, #0]
 800284c:	7093      	strb	r3, [r2, #2]
 800284e:	0a19      	lsrs	r1, r3, #8
	HAL_I2C_Master_Transmit(i2c->hi2c, i2c->m_i2cAddress, pData, 3, 10);
 8002850:	230a      	movs	r3, #10
	uint8_t pData[3] = { reg, (uint8_t) (value >> 8), (uint8_t) (value & 0xFF) };
 8002852:	7051      	strb	r1, [r2, #1]
	HAL_I2C_Master_Transmit(i2c->hi2c, i2c->m_i2cAddress, pData, 3, 10);
 8002854:	8801      	ldrh	r1, [r0, #0]
 8002856:	9300      	str	r3, [sp, #0]
 8002858:	68c0      	ldr	r0, [r0, #12]
 800285a:	3b07      	subs	r3, #7
 800285c:	f001 f930 	bl	8003ac0 <HAL_I2C_Master_Transmit>
}
 8002860:	b005      	add	sp, #20
 8002862:	bd00      	pop	{pc}

08002864 <ADSbegin.constprop.0>:
	return ((pData[0] << 8) | pData[1]);
}

// Check if we have correct connection.
static void ADSbegin(ADS1xx5_I2C *i2c) {
	if (HAL_I2C_IsDeviceReady(i2c->hi2c, i2c->m_i2cAddress, 10, 10) != HAL_OK)
 8002864:	230a      	movs	r3, #10
static void ADSbegin(ADS1xx5_I2C *i2c) {
 8002866:	b510      	push	{r4, lr}
	if (HAL_I2C_IsDeviceReady(i2c->hi2c, i2c->m_i2cAddress, 10, 10) != HAL_OK)
 8002868:	8801      	ldrh	r1, [r0, #0]
 800286a:	001a      	movs	r2, r3
 800286c:	68c0      	ldr	r0, [r0, #12]
 800286e:	f001 fa59 	bl	8003d24 <HAL_I2C_IsDeviceReady>
 8002872:	2800      	cmp	r0, #0
 8002874:	d005      	beq.n	8002882 <ADSbegin.constprop.0+0x1e>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // This MUST have GPIO PA5 ready to use - ERROR I2C - Wrong address
 8002876:	20a0      	movs	r0, #160	@ 0xa0
 8002878:	2201      	movs	r2, #1
 800287a:	2120      	movs	r1, #32
 800287c:	05c0      	lsls	r0, r0, #23
 800287e:	f000 ff39 	bl	80036f4 <HAL_GPIO_WritePin>

}
 8002882:	bd10      	pop	{r4, pc}

08002884 <readRegister.constprop.0>:
static uint16_t readRegister(ADS1xx5_I2C *i2c, uint8_t reg) {
 8002884:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8002886:	220b      	movs	r2, #11
 8002888:	2600      	movs	r6, #0
	HAL_I2C_Master_Transmit(i2c->hi2c, i2c->m_i2cAddress, &reg, 1, 10);
 800288a:	250a      	movs	r5, #10
 800288c:	446a      	add	r2, sp
 800288e:	8801      	ldrh	r1, [r0, #0]
 8002890:	7016      	strb	r6, [r2, #0]
 8002892:	9500      	str	r5, [sp, #0]
static uint16_t readRegister(ADS1xx5_I2C *i2c, uint8_t reg) {
 8002894:	0004      	movs	r4, r0
	HAL_I2C_Master_Transmit(i2c->hi2c, i2c->m_i2cAddress, &reg, 1, 10);
 8002896:	2301      	movs	r3, #1
 8002898:	68c0      	ldr	r0, [r0, #12]
 800289a:	f001 f911 	bl	8003ac0 <HAL_I2C_Master_Transmit>
	uint8_t pData[2] = { 0, 0 };
 800289e:	466b      	mov	r3, sp
	HAL_I2C_Master_Receive(i2c->hi2c, i2c->m_i2cAddress, pData, 2, 10);
 80028a0:	8821      	ldrh	r1, [r4, #0]
	uint8_t pData[2] = { 0, 0 };
 80028a2:	819e      	strh	r6, [r3, #12]
	HAL_I2C_Master_Receive(i2c->hi2c, i2c->m_i2cAddress, pData, 2, 10);
 80028a4:	9500      	str	r5, [sp, #0]
 80028a6:	2302      	movs	r3, #2
 80028a8:	68e0      	ldr	r0, [r4, #12]
 80028aa:	aa03      	add	r2, sp, #12
 80028ac:	f001 f9ac 	bl	8003c08 <HAL_I2C_Master_Receive>
	return ((pData[0] << 8) | pData[1]);
 80028b0:	466b      	mov	r3, sp
 80028b2:	8998      	ldrh	r0, [r3, #12]
 80028b4:	ba40      	rev16	r0, r0
 80028b6:	b280      	uxth	r0, r0
}
 80028b8:	b004      	add	sp, #16
 80028ba:	bd70      	pop	{r4, r5, r6, pc}

080028bc <ADS1115>:

// Declare an ADS1115 structure
void ADS1115(ADS1xx5_I2C *i2c, I2C_HandleTypeDef *hi2c, uint8_t i2cAddress) {
	i2c->hi2c = hi2c;
	i2c->m_i2cAddress = i2cAddress << 1; //  It's Important to shift the address << 1
	i2c->m_conversionDelay = ADS1115_CONVERSIONDELAY;
 80028bc:	2308      	movs	r3, #8
void ADS1115(ADS1xx5_I2C *i2c, I2C_HandleTypeDef *hi2c, uint8_t i2cAddress) {
 80028be:	b510      	push	{r4, lr}
	i2c->m_conversionDelay = ADS1115_CONVERSIONDELAY;
 80028c0:	6043      	str	r3, [r0, #4]
	i2c->m_bitShift = 0;
 80028c2:	2300      	movs	r3, #0
	i2c->m_i2cAddress = i2cAddress << 1; //  It's Important to shift the address << 1
 80028c4:	0052      	lsls	r2, r2, #1
	i2c->hi2c = hi2c;
 80028c6:	60c1      	str	r1, [r0, #12]
	i2c->m_i2cAddress = i2cAddress << 1; //  It's Important to shift the address << 1
 80028c8:	8002      	strh	r2, [r0, #0]
	i2c->m_bitShift = 0;
 80028ca:	7203      	strb	r3, [r0, #8]
	i2c->m_gain = GAIN_TWOTHIRDS; /* +/- 6.144V range (limited to VDD +0.3V max!) */
 80028cc:	8143      	strh	r3, [r0, #10]
	ADSbegin(i2c);
 80028ce:	f7ff ffc9 	bl	8002864 <ADSbegin.constprop.0>
}
 80028d2:	bd10      	pop	{r4, pc}

080028d4 <ADSsetGain>:
 // ADSsetGain(GAIN_FOUR);       // 4x gain   +/- 1.024V  1 bit = 0.5mV    0.03125mV
 // ADSsetGain(GAIN_EIGHT);      // 8x gain   +/- 0.512V  1 bit = 0.25mV   0.015625mV
 // ADSsetGain(GAIN_SIXTEEN);    // 16x gain  +/- 0.256V  1 bit = 0.125mV  0.0078125mV
 */
void ADSsetGain(ADS1xx5_I2C *i2c, adsGain_t gain) {
	i2c->m_gain = gain;
 80028d4:	8141      	strh	r1, [r0, #10]
}
 80028d6:	4770      	bx	lr

080028d8 <ADSreadADC_SingleEnded>:
adsGain_t ADSgetGain(ADS1xx5_I2C *i2c) {
	return i2c->m_gain;
}

// Gets a single-ended ADC reading from the specified channel
uint16_t ADSreadADC_SingleEnded(ADS1xx5_I2C *i2c, uint8_t channel) {
 80028d8:	b510      	push	{r4, lr}
 80028da:	0004      	movs	r4, r0
	if (channel > 3) {
		return 0;
 80028dc:	2000      	movs	r0, #0
	if (channel > 3) {
 80028de:	2903      	cmp	r1, #3
 80028e0:	d818      	bhi.n	8002914 <ADSreadADC_SingleEnded+0x3c>
			ADS1015_REG_CONFIG_CMODE_TRAD 	| 	// Traditional comparator (default val)
			ADS1015_REG_CONFIG_DR_1600SPS 	| 	// 1600 samples per second (default)
			ADS1015_REG_CONFIG_MODE_SINGLE;   	// Single-shot mode (default)

	// Set PGA/voltage range
	config |= i2c->m_gain;
 80028e2:	8962      	ldrh	r2, [r4, #10]

	// Set single-ended input channel
	switch (channel) {
 80028e4:	2902      	cmp	r1, #2
 80028e6:	d018      	beq.n	800291a <ADSreadADC_SingleEnded+0x42>
 80028e8:	2903      	cmp	r1, #3
 80028ea:	d018      	beq.n	800291e <ADSreadADC_SingleEnded+0x46>
 80028ec:	2901      	cmp	r1, #1
 80028ee:	d012      	beq.n	8002916 <ADSreadADC_SingleEnded+0x3e>
	case (0):
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_0;
 80028f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002924 <ADSreadADC_SingleEnded+0x4c>)
		break;
	case (2):
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_2;
		break;
	case (3):
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_3;
 80028f2:	431a      	orrs	r2, r3
		break;
	}

	// Set 'start single-conversion' bit
	config |= ADS1015_REG_CONFIG_OS_SINGLE;
 80028f4:	2380      	movs	r3, #128	@ 0x80
 80028f6:	021b      	lsls	r3, r3, #8

	// Write config register to the ADC
	writeRegister(i2c, ADS1015_REG_POINTER_CONFIG, config);
 80028f8:	431a      	orrs	r2, r3
 80028fa:	2101      	movs	r1, #1
 80028fc:	0020      	movs	r0, r4
 80028fe:	f7ff ffa1 	bl	8002844 <writeRegister>

	// Wait for the conversion to complete
	HAL_Delay(i2c->m_conversionDelay);
 8002902:	6860      	ldr	r0, [r4, #4]
 8002904:	f000 fd12 	bl	800332c <HAL_Delay>

	// Read the conversion results
	// Shift 12-bit results right 4 bits for the ADS1015
	return readRegister(i2c, ADS1015_REG_POINTER_CONVERT) >> i2c->m_bitShift;
 8002908:	0020      	movs	r0, r4
 800290a:	f7ff ffbb 	bl	8002884 <readRegister.constprop.0>
 800290e:	7a23      	ldrb	r3, [r4, #8]
 8002910:	4118      	asrs	r0, r3
 8002912:	b280      	uxth	r0, r0
}
 8002914:	bd10      	pop	{r4, pc}
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_1;
 8002916:	4b04      	ldr	r3, [pc, #16]	@ (8002928 <ADSreadADC_SingleEnded+0x50>)
 8002918:	e7eb      	b.n	80028f2 <ADSreadADC_SingleEnded+0x1a>
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_2;
 800291a:	4b04      	ldr	r3, [pc, #16]	@ (800292c <ADSreadADC_SingleEnded+0x54>)
 800291c:	e7e9      	b.n	80028f2 <ADSreadADC_SingleEnded+0x1a>
		config |= ADS1015_REG_CONFIG_MUX_SINGLE_3;
 800291e:	4b04      	ldr	r3, [pc, #16]	@ (8002930 <ADSreadADC_SingleEnded+0x58>)
 8002920:	e7e7      	b.n	80028f2 <ADSreadADC_SingleEnded+0x1a>
 8002922:	46c0      	nop			@ (mov r8, r8)
 8002924:	00004183 	.word	0x00004183
 8002928:	00005183 	.word	0x00005183
 800292c:	00006183 	.word	0x00006183
 8002930:	00007183 	.word	0x00007183

08002934 <SHT31_Config>:
};
uint16_t MilsPerMeasure[5] = {2005, 1005, 505, 255, 105}; // table 9 page 11 in column mps, + 5ms for correctly read
//                           0.5     1    2    4   10
uint8_t MeasureTime[3] = {13,5,3}; // table 4 page 7

void SHT31_Config(uint8_t address, I2C_HandleTypeDef* hi2c) {
 8002934:	b570      	push	{r4, r5, r6, lr}
	// Nastaven I2C adresy senzoru (0x44 nebo 0x45 podle zapojen)
	sht31.address = address;
	// Nastaven ukazatele na I2C rozhran, kter bude pouito pro komunikaci
	sht31.hi2c = hi2c;
	// Nastaven reimu men na single-shot (jednorzov men na vydn)
	sht31.mode = SHT31_SingleShot;
 8002936:	2500      	movs	r5, #0
	sht31.address = address;
 8002938:	4c04      	ldr	r4, [pc, #16]	@ (800294c <SHT31_Config+0x18>)
	sht31.mode = SHT31_SingleShot;
 800293a:	7225      	strb	r5, [r4, #8]
	// Nastaven indiktoru, e senzor nen v periodickm mdu (0 = single-shot)
	sht31.isCurrentlyPeriodic = 0;
 800293c:	60e5      	str	r5, [r4, #12]
	sht31.address = address;
 800293e:	7020      	strb	r0, [r4, #0]
	sht31.hi2c = hi2c;
 8002940:	6061      	str	r1, [r4, #4]
	// Uloen aktulnho systmovho asu jako poten as poslednho men
	sht31.lastMeasureTime = HAL_GetTick();
 8002942:	f000 fced 	bl	8003320 <HAL_GetTick>
 8002946:	6165      	str	r5, [r4, #20]
 8002948:	6120      	str	r0, [r4, #16]
}
 800294a:	bd70      	pop	{r4, r5, r6, pc}
 800294c:	200000b8 	.word	0x200000b8

08002950 <SHT31_SendCommand>:

SHT31_Status SHT31_SendCommand(uint16_t command) {
 8002950:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t buffer[2] = {command >> 8, command & (0xFF)};
	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(sht31.hi2c, sht31.address<<1, buffer, 2, HAL_MAX_DELAY);
 8002952:	2301      	movs	r3, #1
	uint8_t buffer[2] = {command >> 8, command & (0xFF)};
 8002954:	aa03      	add	r2, sp, #12
 8002956:	ba40      	rev16	r0, r0
 8002958:	8010      	strh	r0, [r2, #0]
	HAL_StatusTypeDef ret = HAL_I2C_Master_Transmit(sht31.hi2c, sht31.address<<1, buffer, 2, HAL_MAX_DELAY);
 800295a:	4807      	ldr	r0, [pc, #28]	@ (8002978 <SHT31_SendCommand+0x28>)
 800295c:	425b      	negs	r3, r3
 800295e:	7801      	ldrb	r1, [r0, #0]
 8002960:	9300      	str	r3, [sp, #0]
 8002962:	0049      	lsls	r1, r1, #1
 8002964:	3303      	adds	r3, #3
 8002966:	6840      	ldr	r0, [r0, #4]
 8002968:	f001 f8aa 	bl	8003ac0 <HAL_I2C_Master_Transmit>
	if(ret == HAL_OK) {
 800296c:	1e43      	subs	r3, r0, #1
 800296e:	4198      	sbcs	r0, r3
		return SHT31_OK;
	}
	return SHT31_Transmit_Error;
}
 8002970:	0080      	lsls	r0, r0, #2
 8002972:	b005      	add	sp, #20
 8002974:	bd00      	pop	{pc}
 8002976:	46c0      	nop			@ (mov r8, r8)
 8002978:	200000b8 	.word	0x200000b8

0800297c <SHT31_GetBytes>:

SHT31_Status SHT31_GetBytes(uint8_t* buffer, int num) {
 800297c:	b513      	push	{r0, r1, r4, lr}
	HAL_StatusTypeDef ret = HAL_I2C_Master_Receive(sht31.hi2c, sht31.address<<1, buffer, num, HAL_MAX_DELAY);
 800297e:	2401      	movs	r4, #1
SHT31_Status SHT31_GetBytes(uint8_t* buffer, int num) {
 8002980:	0002      	movs	r2, r0
	HAL_StatusTypeDef ret = HAL_I2C_Master_Receive(sht31.hi2c, sht31.address<<1, buffer, num, HAL_MAX_DELAY);
 8002982:	4806      	ldr	r0, [pc, #24]	@ (800299c <SHT31_GetBytes+0x20>)
 8002984:	b28b      	uxth	r3, r1
 8002986:	4264      	negs	r4, r4
 8002988:	7801      	ldrb	r1, [r0, #0]
 800298a:	9400      	str	r4, [sp, #0]
 800298c:	0049      	lsls	r1, r1, #1
 800298e:	6840      	ldr	r0, [r0, #4]
 8002990:	f001 f93a 	bl	8003c08 <HAL_I2C_Master_Receive>
	if(ret == HAL_OK) {
 8002994:	1e43      	subs	r3, r0, #1
 8002996:	4198      	sbcs	r0, r3
		return SHT31_OK;
	}
	return SHT31_Transmit_Error;
}
 8002998:	0080      	lsls	r0, r0, #2
 800299a:	bd16      	pop	{r1, r2, r4, pc}
 800299c:	200000b8 	.word	0x200000b8

080029a0 <SHT31_GetCommand>:



}

uint16_t SHT31_GetCommand(Mode mode, Repeatability rep, ClockStretch stretch,MPS mps) {
 80029a0:	b530      	push	{r4, r5, lr}
 80029a2:	0004      	movs	r4, r0
 80029a4:	000d      	movs	r5, r1
	if(mode == SHT31_SingleShot) {
 80029a6:	2800      	cmp	r0, #0
 80029a8:	d108      	bne.n	80029bc <SHT31_GetCommand+0x1c>
		sht31.mode = SHT31_SingleShot;
		return MeasureSingleShotCMD[stretch][rep];
 80029aa:	2103      	movs	r1, #3
 80029ac:	4351      	muls	r1, r2
		sht31.mode = SHT31_SingleShot;
 80029ae:	4b09      	ldr	r3, [pc, #36]	@ (80029d4 <SHT31_GetCommand+0x34>)
		return MeasureSingleShotCMD[stretch][rep];
 80029b0:	1949      	adds	r1, r1, r5
		sht31.mode = SHT31_SingleShot;
 80029b2:	7218      	strb	r0, [r3, #8]
		return MeasureSingleShotCMD[stretch][rep];
 80029b4:	4b08      	ldr	r3, [pc, #32]	@ (80029d8 <SHT31_GetCommand+0x38>)
 80029b6:	0049      	lsls	r1, r1, #1
 80029b8:	5ac8      	ldrh	r0, [r1, r3]
		sht31.mode = SHT31_Periodic;

		return MeasurePeriodicCMD[mps][rep];
	}
	return 0x0;
}
 80029ba:	bd30      	pop	{r4, r5, pc}
	return 0x0;
 80029bc:	2000      	movs	r0, #0
	else if(mode == SHT31_Periodic) {
 80029be:	2c01      	cmp	r4, #1
 80029c0:	d1fb      	bne.n	80029ba <SHT31_GetCommand+0x1a>
		return MeasurePeriodicCMD[mps][rep];
 80029c2:	2103      	movs	r1, #3
 80029c4:	4359      	muls	r1, r3
		sht31.mode = SHT31_Periodic;
 80029c6:	4a03      	ldr	r2, [pc, #12]	@ (80029d4 <SHT31_GetCommand+0x34>)
		return MeasurePeriodicCMD[mps][rep];
 80029c8:	1949      	adds	r1, r1, r5
		sht31.mode = SHT31_Periodic;
 80029ca:	7214      	strb	r4, [r2, #8]
		return MeasurePeriodicCMD[mps][rep];
 80029cc:	4a03      	ldr	r2, [pc, #12]	@ (80029dc <SHT31_GetCommand+0x3c>)
 80029ce:	0049      	lsls	r1, r1, #1
 80029d0:	5a88      	ldrh	r0, [r1, r2]
 80029d2:	e7f2      	b.n	80029ba <SHT31_GetCommand+0x1a>
 80029d4:	200000b8 	.word	0x200000b8
 80029d8:	2000002c 	.word	0x2000002c
 80029dc:	2000000e 	.word	0x2000000e

080029e0 <SHT31_CRC_8>:

uint8_t SHT31_CRC_8(uint8_t* data, int len) {
	uint8_t crc = 0xFF;
	const uint8_t poly = 0x31;

	for(uint8_t byte = len; byte; byte--) {
 80029e0:	0003      	movs	r3, r0
 80029e2:	20ff      	movs	r0, #255	@ 0xff
uint8_t SHT31_CRC_8(uint8_t* data, int len) {
 80029e4:	b570      	push	{r4, r5, r6, lr}
		crc ^= *(data++);
 80029e6:	2508      	movs	r5, #8
		for(uint8_t i = 8; i; i--) {
			crc = (crc & 0x80)? (crc<<1)^poly : (crc<<1);
 80029e8:	2631      	movs	r6, #49	@ 0x31
 80029ea:	4001      	ands	r1, r0
 80029ec:	1859      	adds	r1, r3, r1
	for(uint8_t byte = len; byte; byte--) {
 80029ee:	428b      	cmp	r3, r1
 80029f0:	d100      	bne.n	80029f4 <SHT31_CRC_8+0x14>
		}
	}
	return crc;
}
 80029f2:	bd70      	pop	{r4, r5, r6, pc}
		crc ^= *(data++);
 80029f4:	002c      	movs	r4, r5
 80029f6:	781a      	ldrb	r2, [r3, #0]
 80029f8:	4050      	eors	r0, r2
			crc = (crc & 0x80)? (crc<<1)^poly : (crc<<1);
 80029fa:	b242      	sxtb	r2, r0
 80029fc:	0040      	lsls	r0, r0, #1
 80029fe:	b2c0      	uxtb	r0, r0
 8002a00:	2a00      	cmp	r2, #0
 8002a02:	da02      	bge.n	8002a0a <SHT31_CRC_8+0x2a>
 8002a04:	0052      	lsls	r2, r2, #1
 8002a06:	4072      	eors	r2, r6
 8002a08:	b2d0      	uxtb	r0, r2
		for(uint8_t i = 8; i; i--) {
 8002a0a:	3c01      	subs	r4, #1
 8002a0c:	b2e4      	uxtb	r4, r4
 8002a0e:	2c00      	cmp	r4, #0
 8002a10:	d1f3      	bne.n	80029fa <SHT31_CRC_8+0x1a>
	for(uint8_t byte = len; byte; byte--) {
 8002a12:	3301      	adds	r3, #1
 8002a14:	e7eb      	b.n	80029ee <SHT31_CRC_8+0xe>
	...

08002a18 <SHT31_GetData>:
SHT31_Status SHT31_GetData(Mode mode, Repeatability rep, ClockStretch stretch,MPS mps) {
 8002a18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002a1a:	001e      	movs	r6, r3
 8002a1c:	000f      	movs	r7, r1
	uint16_t command = SHT31_GetCommand(mode, rep, stretch, mps);
 8002a1e:	f7ff ffbf 	bl	80029a0 <SHT31_GetCommand>
	if(sht31.mode == SHT31_SingleShot) {
 8002a22:	4c2a      	ldr	r4, [pc, #168]	@ (8002acc <SHT31_GetData+0xb4>)
	uint16_t command = SHT31_GetCommand(mode, rep, stretch, mps);
 8002a24:	0005      	movs	r5, r0
	if(sht31.mode == SHT31_SingleShot) {
 8002a26:	7a23      	ldrb	r3, [r4, #8]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d106      	bne.n	8002a3a <SHT31_GetData+0x22>
		ret = SHT31_SendCommand(command);
 8002a2c:	f7ff ff90 	bl	8002950 <SHT31_SendCommand>
		if(ret != SHT31_OK) {
 8002a30:	2800      	cmp	r0, #0
 8002a32:	d023      	beq.n	8002a7c <SHT31_GetData+0x64>
			return SHT31_Transmit_Error;
 8002a34:	2304      	movs	r3, #4
}
 8002a36:	0018      	movs	r0, r3
 8002a38:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	else if(sht31.mode == SHT31_Periodic){
 8002a3a:	2b01      	cmp	r3, #1
 8002a3c:	d11e      	bne.n	8002a7c <SHT31_GetData+0x64>
		if(HAL_GetTick() - sht31.lastMeasureTime > MilsPerMeasure[mps]) { // must wait for enough time before read in Periodic mode
 8002a3e:	f000 fc6f 	bl	8003320 <HAL_GetTick>
 8002a42:	2300      	movs	r3, #0
 8002a44:	0002      	movs	r2, r0
 8002a46:	6920      	ldr	r0, [r4, #16]
 8002a48:	6961      	ldr	r1, [r4, #20]
 8002a4a:	1a12      	subs	r2, r2, r0
 8002a4c:	418b      	sbcs	r3, r1
 8002a4e:	4920      	ldr	r1, [pc, #128]	@ (8002ad0 <SHT31_GetData+0xb8>)
 8002a50:	0076      	lsls	r6, r6, #1
 8002a52:	5b89      	ldrh	r1, [r1, r6]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	dc02      	bgt.n	8002a5e <SHT31_GetData+0x46>
 8002a58:	d136      	bne.n	8002ac8 <SHT31_GetData+0xb0>
 8002a5a:	428a      	cmp	r2, r1
 8002a5c:	d934      	bls.n	8002ac8 <SHT31_GetData+0xb0>
			sht31.lastMeasureTime = HAL_GetTick();
 8002a5e:	f000 fc5f 	bl	8003320 <HAL_GetTick>
 8002a62:	2300      	movs	r3, #0
 8002a64:	6163      	str	r3, [r4, #20]
			if(sht31.isCurrentlyPeriodic == 0) { // Just the first period in Periodic mode need to send command
 8002a66:	68e3      	ldr	r3, [r4, #12]
			sht31.lastMeasureTime = HAL_GetTick();
 8002a68:	6120      	str	r0, [r4, #16]
			if(sht31.isCurrentlyPeriodic == 0) { // Just the first period in Periodic mode need to send command
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d106      	bne.n	8002a7c <SHT31_GetData+0x64>
				ret = SHT31_SendCommand(command);
 8002a6e:	0028      	movs	r0, r5
 8002a70:	f7ff ff6e 	bl	8002950 <SHT31_SendCommand>
				if(ret != SHT31_OK) {
 8002a74:	2800      	cmp	r0, #0
 8002a76:	d1dd      	bne.n	8002a34 <SHT31_GetData+0x1c>
				sht31.isCurrentlyPeriodic = 1;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	60e3      	str	r3, [r4, #12]
	HAL_Delay(MeasureTime[rep]); // measure duration in table 4 page 7
 8002a7c:	4b15      	ldr	r3, [pc, #84]	@ (8002ad4 <SHT31_GetData+0xbc>)
 8002a7e:	5dd8      	ldrb	r0, [r3, r7]
 8002a80:	f000 fc54 	bl	800332c <HAL_Delay>
	SHT31_GetBytes(buffer, 6);
 8002a84:	2106      	movs	r1, #6
 8002a86:	4668      	mov	r0, sp
 8002a88:	f7ff ff78 	bl	800297c <SHT31_GetBytes>
	if(buffer[2] != SHT31_CRC_8(&buffer[0], 2)) {
 8002a8c:	466b      	mov	r3, sp
 8002a8e:	2102      	movs	r1, #2
 8002a90:	4668      	mov	r0, sp
 8002a92:	789d      	ldrb	r5, [r3, #2]
 8002a94:	f7ff ffa4 	bl	80029e0 <SHT31_CRC_8>
 8002a98:	4285      	cmp	r5, r0
 8002a9a:	d103      	bne.n	8002aa4 <SHT31_GetData+0x8c>
		sht31.temperature_raw = (buffer[0] << 8) + buffer[1];
 8002a9c:	466b      	mov	r3, sp
 8002a9e:	881b      	ldrh	r3, [r3, #0]
 8002aa0:	ba5b      	rev16	r3, r3
 8002aa2:	8323      	strh	r3, [r4, #24]
	if(buffer[5] != SHT31_CRC_8(&buffer[3], 2)) {
 8002aa4:	466b      	mov	r3, sp
 8002aa6:	2102      	movs	r1, #2
 8002aa8:	1cd8      	adds	r0, r3, #3
 8002aaa:	795d      	ldrb	r5, [r3, #5]
 8002aac:	f7ff ff98 	bl	80029e0 <SHT31_CRC_8>
		ret =  SHT31_Data_Error;
 8002ab0:	2301      	movs	r3, #1
	if(buffer[5] != SHT31_CRC_8(&buffer[3], 2)) {
 8002ab2:	4285      	cmp	r5, r0
 8002ab4:	d1bf      	bne.n	8002a36 <SHT31_GetData+0x1e>
		sht31.humidity_raw = (buffer[3] << 8) + buffer[4];
 8002ab6:	466b      	mov	r3, sp
 8002ab8:	78da      	ldrb	r2, [r3, #3]
 8002aba:	791b      	ldrb	r3, [r3, #4]
 8002abc:	021b      	lsls	r3, r3, #8
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	ba5b      	rev16	r3, r3
 8002ac2:	8363      	strh	r3, [r4, #26]
		ret = SHT31_OK;
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	e7b6      	b.n	8002a36 <SHT31_GetData+0x1e>
			return SHT31_Not_Ready;
 8002ac8:	2303      	movs	r3, #3
 8002aca:	e7b4      	b.n	8002a36 <SHT31_GetData+0x1e>
 8002acc:	200000b8 	.word	0x200000b8
 8002ad0:	20000004 	.word	0x20000004
 8002ad4:	20000000 	.word	0x20000000

08002ad8 <SHT31_GetTemperature>:


float SHT31_GetHumidity() {
	return 100.0*(sht31.humidity_raw)/65535;
}
float SHT31_GetTemperature() {
 8002ad8:	b510      	push	{r4, lr}
	return 175.0*(sht31.temperature_raw)/65535 - 45;
 8002ada:	4b09      	ldr	r3, [pc, #36]	@ (8002b00 <SHT31_GetTemperature+0x28>)
 8002adc:	8b18      	ldrh	r0, [r3, #24]
 8002ade:	f7ff fde3 	bl	80026a8 <__aeabi_i2d>
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	4b07      	ldr	r3, [pc, #28]	@ (8002b04 <SHT31_GetTemperature+0x2c>)
 8002ae6:	f7fe feef 	bl	80018c8 <__aeabi_dmul>
 8002aea:	2200      	movs	r2, #0
 8002aec:	4b06      	ldr	r3, [pc, #24]	@ (8002b08 <SHT31_GetTemperature+0x30>)
 8002aee:	f7fe fbd3 	bl	8001298 <__aeabi_ddiv>
 8002af2:	2200      	movs	r2, #0
 8002af4:	4b05      	ldr	r3, [pc, #20]	@ (8002b0c <SHT31_GetTemperature+0x34>)
 8002af6:	f7ff f9cd 	bl	8001e94 <__aeabi_dsub>
 8002afa:	f7ff fe03 	bl	8002704 <__aeabi_d2f>
}
 8002afe:	bd10      	pop	{r4, pc}
 8002b00:	200000b8 	.word	0x200000b8
 8002b04:	4065e000 	.word	0x4065e000
 8002b08:	40efffe0 	.word	0x40efffe0
 8002b0c:	40468000 	.word	0x40468000

08002b10 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD 0x4E // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8002b10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8002b12:	230f      	movs	r3, #15
 8002b14:	0004      	movs	r4, r0
	data_l = ((cmd<<4)&0xf0);
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 8002b16:	210c      	movs	r1, #12
	data_u = (cmd&0xf0);
 8002b18:	439c      	bics	r4, r3
	data_t[0] = data_u|0x0C;  //en=1, rs=0 -> bxxxx1100
 8002b1a:	000b      	movs	r3, r1
 8002b1c:	aa03      	add	r2, sp, #12
 8002b1e:	4323      	orrs	r3, r4
 8002b20:	7013      	strb	r3, [r2, #0]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 8002b22:	2308      	movs	r3, #8
	data_l = ((cmd<<4)&0xf0);
 8002b24:	0100      	lsls	r0, r0, #4
 8002b26:	b2c0      	uxtb	r0, r0
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 8002b28:	431c      	orrs	r4, r3
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
	data_t[3] = data_l|0x08;  //en=0, rs=0 -> bxxxx1000
 8002b2a:	4303      	orrs	r3, r0
 8002b2c:	70d3      	strb	r3, [r2, #3]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8002b2e:	2364      	movs	r3, #100	@ 0x64
	data_t[2] = data_l|0x0C;  //en=1, rs=0 -> bxxxx1100
 8002b30:	4301      	orrs	r1, r0
 8002b32:	7091      	strb	r1, [r2, #2]
	data_t[1] = data_u|0x08;  //en=0, rs=0 -> bxxxx1000
 8002b34:	7054      	strb	r4, [r2, #1]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8002b36:	214e      	movs	r1, #78	@ 0x4e
 8002b38:	9300      	str	r3, [sp, #0]
 8002b3a:	4802      	ldr	r0, [pc, #8]	@ (8002b44 <lcd_send_cmd+0x34>)
 8002b3c:	3b60      	subs	r3, #96	@ 0x60
 8002b3e:	f000 ffbf 	bl	8003ac0 <HAL_I2C_Master_Transmit>
}
 8002b42:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8002b44:	20000198 	.word	0x20000198

08002b48 <lcd_send_data>:

void lcd_send_data (char data)
{
 8002b48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8002b4a:	230f      	movs	r3, #15
 8002b4c:	0004      	movs	r4, r0
	data_l = ((data<<4)&0xf0);
	data_t[0] = data_u|0x0D;  //en=1, rs=0 -> bxxxx1101
 8002b4e:	210d      	movs	r1, #13
	data_u = (data&0xf0);
 8002b50:	439c      	bics	r4, r3
	data_t[0] = data_u|0x0D;  //en=1, rs=0 -> bxxxx1101
 8002b52:	000b      	movs	r3, r1
 8002b54:	aa03      	add	r2, sp, #12
 8002b56:	4323      	orrs	r3, r4
 8002b58:	7013      	strb	r3, [r2, #0]
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 8002b5a:	2309      	movs	r3, #9
	data_l = ((data<<4)&0xf0);
 8002b5c:	0100      	lsls	r0, r0, #4
 8002b5e:	b2c0      	uxtb	r0, r0
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 8002b60:	431c      	orrs	r4, r3
	data_t[2] = data_l|0x0D;  //en=1, rs=0 -> bxxxx1101
	data_t[3] = data_l|0x09;  //en=0, rs=0 -> bxxxx1001
 8002b62:	4303      	orrs	r3, r0
 8002b64:	70d3      	strb	r3, [r2, #3]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8002b66:	2364      	movs	r3, #100	@ 0x64
	data_t[2] = data_l|0x0D;  //en=1, rs=0 -> bxxxx1101
 8002b68:	4301      	orrs	r1, r0
 8002b6a:	7091      	strb	r1, [r2, #2]
	data_t[1] = data_u|0x09;  //en=0, rs=0 -> bxxxx1001
 8002b6c:	7054      	strb	r4, [r2, #1]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8002b6e:	214e      	movs	r1, #78	@ 0x4e
 8002b70:	9300      	str	r3, [sp, #0]
 8002b72:	4802      	ldr	r0, [pc, #8]	@ (8002b7c <lcd_send_data+0x34>)
 8002b74:	3b60      	subs	r3, #96	@ 0x60
 8002b76:	f000 ffa3 	bl	8003ac0 <HAL_I2C_Master_Transmit>
}
 8002b7a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8002b7c:	20000198 	.word	0x20000198

08002b80 <lcd_clear>:

void lcd_clear (void)
{
 8002b80:	b510      	push	{r4, lr}
	lcd_send_cmd (0x80);
 8002b82:	2080      	movs	r0, #128	@ 0x80
 8002b84:	f7ff ffc4 	bl	8002b10 <lcd_send_cmd>
 8002b88:	2446      	movs	r4, #70	@ 0x46
	for (int i=0; i<70; i++)
	{
		lcd_send_data (' ');
 8002b8a:	2020      	movs	r0, #32
	for (int i=0; i<70; i++)
 8002b8c:	3c01      	subs	r4, #1
		lcd_send_data (' ');
 8002b8e:	f7ff ffdb 	bl	8002b48 <lcd_send_data>
	for (int i=0; i<70; i++)
 8002b92:	2c00      	cmp	r4, #0
 8002b94:	d1f9      	bne.n	8002b8a <lcd_clear+0xa>
	}
}
 8002b96:	bd10      	pop	{r4, pc}

08002b98 <lcd_put_cur>:

void lcd_put_cur(int row, int col)
{
 8002b98:	b510      	push	{r4, lr}
    switch (row)
 8002b9a:	2800      	cmp	r0, #0
 8002b9c:	d005      	beq.n	8002baa <lcd_put_cur+0x12>
 8002b9e:	2801      	cmp	r0, #1
 8002ba0:	d006      	beq.n	8002bb0 <lcd_put_cur+0x18>
        case 1:
            col |= 0xC0;
            break;
    }

    lcd_send_cmd (col);
 8002ba2:	b2c8      	uxtb	r0, r1
 8002ba4:	f7ff ffb4 	bl	8002b10 <lcd_send_cmd>
}
 8002ba8:	bd10      	pop	{r4, pc}
            col |= 0x80;
 8002baa:	2380      	movs	r3, #128	@ 0x80
            col |= 0xC0;
 8002bac:	4319      	orrs	r1, r3
            break;
 8002bae:	e7f8      	b.n	8002ba2 <lcd_put_cur+0xa>
            col |= 0xC0;
 8002bb0:	23c0      	movs	r3, #192	@ 0xc0
 8002bb2:	e7fb      	b.n	8002bac <lcd_put_cur+0x14>

08002bb4 <lcd_init>:


void lcd_init (void)
{
 8002bb4:	b510      	push	{r4, lr}
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8002bb6:	2032      	movs	r0, #50	@ 0x32
 8002bb8:	f000 fbb8 	bl	800332c <HAL_Delay>
	lcd_send_cmd (0x30);
 8002bbc:	2030      	movs	r0, #48	@ 0x30
 8002bbe:	f7ff ffa7 	bl	8002b10 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >4.1ms
 8002bc2:	2005      	movs	r0, #5
 8002bc4:	f000 fbb2 	bl	800332c <HAL_Delay>
	lcd_send_cmd (0x30);
 8002bc8:	2030      	movs	r0, #48	@ 0x30
 8002bca:	f7ff ffa1 	bl	8002b10 <lcd_send_cmd>
	HAL_Delay(1);  // wait for >100us
 8002bce:	2001      	movs	r0, #1
 8002bd0:	f000 fbac 	bl	800332c <HAL_Delay>
	lcd_send_cmd (0x30);
 8002bd4:	2030      	movs	r0, #48	@ 0x30
 8002bd6:	f7ff ff9b 	bl	8002b10 <lcd_send_cmd>
	HAL_Delay(10);
 8002bda:	200a      	movs	r0, #10
 8002bdc:	f000 fba6 	bl	800332c <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8002be0:	2020      	movs	r0, #32
 8002be2:	f7ff ff95 	bl	8002b10 <lcd_send_cmd>
	HAL_Delay(10);
 8002be6:	200a      	movs	r0, #10
 8002be8:	f000 fba0 	bl	800332c <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8002bec:	2028      	movs	r0, #40	@ 0x28
 8002bee:	f7ff ff8f 	bl	8002b10 <lcd_send_cmd>
	HAL_Delay(1);
 8002bf2:	2001      	movs	r0, #1
 8002bf4:	f000 fb9a 	bl	800332c <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8002bf8:	2008      	movs	r0, #8
 8002bfa:	f7ff ff89 	bl	8002b10 <lcd_send_cmd>
	HAL_Delay(1);
 8002bfe:	2001      	movs	r0, #1
 8002c00:	f000 fb94 	bl	800332c <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8002c04:	2001      	movs	r0, #1
 8002c06:	f7ff ff83 	bl	8002b10 <lcd_send_cmd>
	HAL_Delay(1);
 8002c0a:	2001      	movs	r0, #1
 8002c0c:	f000 fb8e 	bl	800332c <HAL_Delay>
	HAL_Delay(1);
 8002c10:	2001      	movs	r0, #1
 8002c12:	f000 fb8b 	bl	800332c <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8002c16:	2006      	movs	r0, #6
 8002c18:	f7ff ff7a 	bl	8002b10 <lcd_send_cmd>
	HAL_Delay(1);
 8002c1c:	2001      	movs	r0, #1
 8002c1e:	f000 fb85 	bl	800332c <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8002c22:	200c      	movs	r0, #12
 8002c24:	f7ff ff74 	bl	8002b10 <lcd_send_cmd>
}
 8002c28:	bd10      	pop	{r4, pc}

08002c2a <lcd_send_string>:

void lcd_send_string (char *str)
{
 8002c2a:	b510      	push	{r4, lr}
 8002c2c:	0004      	movs	r4, r0
	while (*str) lcd_send_data (*str++);
 8002c2e:	7820      	ldrb	r0, [r4, #0]
 8002c30:	2800      	cmp	r0, #0
 8002c32:	d100      	bne.n	8002c36 <lcd_send_string+0xc>
}
 8002c34:	bd10      	pop	{r4, pc}
	while (*str) lcd_send_data (*str++);
 8002c36:	3401      	adds	r4, #1
 8002c38:	f7ff ff86 	bl	8002b48 <lcd_send_data>
 8002c3c:	e7f7      	b.n	8002c2e <lcd_send_string+0x4>
	...

08002c40 <Fan_Update>:
    int32_t v = (int32_t)scaled;
    return v;
}

void Fan_Update(void)
{
 8002c40:	b570      	push	{r4, r5, r6, lr}
    float temperature = SHT31_GetTemperature();
 8002c42:	f7ff ff49 	bl	8002ad8 <SHT31_GetTemperature>

    switch (fan_speed)
 8002c46:	4d21      	ldr	r5, [pc, #132]	@ (8002ccc <Fan_Update+0x8c>)
    float temperature = SHT31_GetTemperature();
 8002c48:	1c04      	adds	r4, r0, #0
    switch (fan_speed)
 8002c4a:	7828      	ldrb	r0, [r5, #0]
 8002c4c:	2803      	cmp	r0, #3
 8002c4e:	d823      	bhi.n	8002c98 <Fan_Update+0x58>
 8002c50:	f7fd fa5a 	bl	8000108 <__gnu_thumb1_case_uqi>
 8002c54:	34230d02 	.word	0x34230d02
    {
        case 0: // OFF
            if (temperature >= T_ON_LOW) {
 8002c58:	491d      	ldr	r1, [pc, #116]	@ (8002cd0 <Fan_Update+0x90>)
 8002c5a:	1c20      	adds	r0, r4, #0
 8002c5c:	f7fd fb24 	bl	80002a8 <__aeabi_fcmpge>

        case 2: // MED (50 %)
            if (temperature >= T_ON_HIGH) {
                TIM3->CCR1 = PWM_75;
                fan_speed = 3;
            } else if (temperature <= T_DOWN_TO_LOW) {
 8002c60:	2800      	cmp	r0, #0
 8002c62:	d019      	beq.n	8002c98 <Fan_Update+0x58>
                TIM3->CCR1 = PWM_25;
 8002c64:	2219      	movs	r2, #25
 8002c66:	4b1b      	ldr	r3, [pc, #108]	@ (8002cd4 <Fan_Update+0x94>)
 8002c68:	635a      	str	r2, [r3, #52]	@ 0x34
                fan_speed = 1;
 8002c6a:	2301      	movs	r3, #1
 8002c6c:	e01f      	b.n	8002cae <Fan_Update+0x6e>
            if (temperature >= T_ON_MED) {
 8002c6e:	2184      	movs	r1, #132	@ 0x84
 8002c70:	1c20      	adds	r0, r4, #0
 8002c72:	05c9      	lsls	r1, r1, #23
 8002c74:	f7fd fb18 	bl	80002a8 <__aeabi_fcmpge>
 8002c78:	1e06      	subs	r6, r0, #0
 8002c7a:	d004      	beq.n	8002c86 <Fan_Update+0x46>
            }
            break;

        case 3: // HIGH (75 %)
            if (temperature <= T_DOWN_TO_MED) {
                TIM3->CCR1 = PWM_50;
 8002c7c:	2232      	movs	r2, #50	@ 0x32
 8002c7e:	4b15      	ldr	r3, [pc, #84]	@ (8002cd4 <Fan_Update+0x94>)
 8002c80:	635a      	str	r2, [r3, #52]	@ 0x34
                fan_speed = 2;
 8002c82:	2302      	movs	r3, #2
 8002c84:	e013      	b.n	8002cae <Fan_Update+0x6e>
            } else if (temperature <= T_OFF_LOW) {
 8002c86:	4914      	ldr	r1, [pc, #80]	@ (8002cd8 <Fan_Update+0x98>)
 8002c88:	1c20      	adds	r0, r4, #0
 8002c8a:	f7fd faf9 	bl	8000280 <__aeabi_fcmple>
 8002c8e:	2800      	cmp	r0, #0
 8002c90:	d002      	beq.n	8002c98 <Fan_Update+0x58>
                TIM3->CCR1 = PWM_OFF;
 8002c92:	4b10      	ldr	r3, [pc, #64]	@ (8002cd4 <Fan_Update+0x94>)
 8002c94:	635e      	str	r6, [r3, #52]	@ 0x34
                fan_speed = 0;
 8002c96:	702e      	strb	r6, [r5, #0]
            }
            break;
    }
}
 8002c98:	bd70      	pop	{r4, r5, r6, pc}
            if (temperature >= T_ON_HIGH) {
 8002c9a:	4910      	ldr	r1, [pc, #64]	@ (8002cdc <Fan_Update+0x9c>)
 8002c9c:	1c20      	adds	r0, r4, #0
 8002c9e:	f7fd fb03 	bl	80002a8 <__aeabi_fcmpge>
 8002ca2:	2800      	cmp	r0, #0
 8002ca4:	d005      	beq.n	8002cb2 <Fan_Update+0x72>
                TIM3->CCR1 = PWM_75;
 8002ca6:	224b      	movs	r2, #75	@ 0x4b
 8002ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8002cd4 <Fan_Update+0x94>)
 8002caa:	635a      	str	r2, [r3, #52]	@ 0x34
                fan_speed = 3;
 8002cac:	2303      	movs	r3, #3
                fan_speed = 2;
 8002cae:	702b      	strb	r3, [r5, #0]
}
 8002cb0:	e7f2      	b.n	8002c98 <Fan_Update+0x58>
            } else if (temperature <= T_DOWN_TO_LOW) {
 8002cb2:	490b      	ldr	r1, [pc, #44]	@ (8002ce0 <Fan_Update+0xa0>)
 8002cb4:	1c20      	adds	r0, r4, #0
 8002cb6:	f7fd fae3 	bl	8000280 <__aeabi_fcmple>
 8002cba:	e7d1      	b.n	8002c60 <Fan_Update+0x20>
            if (temperature <= T_DOWN_TO_MED) {
 8002cbc:	4909      	ldr	r1, [pc, #36]	@ (8002ce4 <Fan_Update+0xa4>)
 8002cbe:	1c20      	adds	r0, r4, #0
 8002cc0:	f7fd fade 	bl	8000280 <__aeabi_fcmple>
 8002cc4:	2800      	cmp	r0, #0
 8002cc6:	d0e7      	beq.n	8002c98 <Fan_Update+0x58>
 8002cc8:	e7d8      	b.n	8002c7c <Fan_Update+0x3c>
 8002cca:	46c0      	nop			@ (mov r8, r8)
 8002ccc:	200001ec 	.word	0x200001ec
 8002cd0:	41f00000 	.word	0x41f00000
 8002cd4:	40000400 	.word	0x40000400
 8002cd8:	41e80000 	.word	0x41e80000
 8002cdc:	420c0000 	.word	0x420c0000
 8002ce0:	41f80000 	.word	0x41f80000
 8002ce4:	42080000 	.word	0x42080000

08002ce8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ce8:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8002cea:	2507      	movs	r5, #7
 8002cec:	2401      	movs	r4, #1
{
 8002cee:	b08d      	sub	sp, #52	@ 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002cf0:	2218      	movs	r2, #24
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	a806      	add	r0, sp, #24
 8002cf6:	f001 ff7b 	bl	8004bf0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002cfa:	2214      	movs	r2, #20
 8002cfc:	2100      	movs	r1, #0
 8002cfe:	4668      	mov	r0, sp
 8002d00:	f001 ff76 	bl	8004bf0 <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8002d04:	4a11      	ldr	r2, [pc, #68]	@ (8002d4c <SystemClock_Config+0x64>)
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d06:	a805      	add	r0, sp, #20
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8002d08:	6813      	ldr	r3, [r2, #0]
 8002d0a:	43ab      	bics	r3, r5
 8002d0c:	4323      	orrs	r3, r4
 8002d0e:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002d10:	2302      	movs	r3, #2
 8002d12:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d14:	33fe      	adds	r3, #254	@ 0xfe
 8002d16:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002d18:	2300      	movs	r3, #0
 8002d1a:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002d1c:	3340      	adds	r3, #64	@ 0x40
 8002d1e:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d20:	f001 f8d6 	bl	8003ed0 <HAL_RCC_OscConfig>
 8002d24:	2800      	cmp	r0, #0
 8002d26:	d001      	beq.n	8002d2c <SystemClock_Config+0x44>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d28:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002d2a:	e7fe      	b.n	8002d2a <SystemClock_Config+0x42>
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002d2c:	9001      	str	r0, [sp, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8002d2e:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8002d30:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8002d32:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002d34:	0021      	movs	r1, r4
 8002d36:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d38:	9500      	str	r5, [sp, #0]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002d3a:	f001 fa25 	bl	8004188 <HAL_RCC_ClockConfig>
 8002d3e:	2800      	cmp	r0, #0
 8002d40:	d001      	beq.n	8002d46 <SystemClock_Config+0x5e>
 8002d42:	b672      	cpsid	i
  while (1)
 8002d44:	e7fe      	b.n	8002d44 <SystemClock_Config+0x5c>
}
 8002d46:	b00d      	add	sp, #52	@ 0x34
 8002d48:	bd30      	pop	{r4, r5, pc}
 8002d4a:	46c0      	nop			@ (mov r8, r8)
 8002d4c:	40022000 	.word	0x40022000

08002d50 <main>:
{
 8002d50:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d52:	2401      	movs	r4, #1
{
 8002d54:	b095      	sub	sp, #84	@ 0x54
  HAL_Init();
 8002d56:	f000 facb 	bl	80032f0 <HAL_Init>
  SystemClock_Config();
 8002d5a:	f7ff ffc5 	bl	8002ce8 <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d5e:	2214      	movs	r2, #20
 8002d60:	2100      	movs	r1, #0
 8002d62:	a80d      	add	r0, sp, #52	@ 0x34
 8002d64:	f001 ff44 	bl	8004bf0 <memset>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d68:	2202      	movs	r2, #2
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8002d6a:	20a0      	movs	r0, #160	@ 0xa0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d6c:	4db0      	ldr	r5, [pc, #704]	@ (8003030 <main+0x2e0>)
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8002d6e:	2120      	movs	r1, #32
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d70:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8002d72:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d74:	4323      	orrs	r3, r4
 8002d76:	636b      	str	r3, [r5, #52]	@ 0x34
 8002d78:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d7a:	2600      	movs	r6, #0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d7c:	4023      	ands	r3, r4
 8002d7e:	9304      	str	r3, [sp, #16]
 8002d80:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d82:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002d84:	4313      	orrs	r3, r2
 8002d86:	636b      	str	r3, [r5, #52]	@ 0x34
 8002d88:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8002d8e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d90:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8002d92:	f000 fcaf 	bl	80036f4 <HAL_GPIO_WritePin>
  HAL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 8002d96:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = LED_1_Pin;
 8002d98:	2320      	movs	r3, #32
  HAL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 8002d9a:	a90d      	add	r1, sp, #52	@ 0x34
 8002d9c:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LED_1_Pin;
 8002d9e:	930d      	str	r3, [sp, #52]	@ 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002da0:	940e      	str	r4, [sp, #56]	@ 0x38
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da2:	960f      	str	r6, [sp, #60]	@ 0x3c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da4:	9610      	str	r6, [sp, #64]	@ 0x40
  HAL_GPIO_Init(LED_1_GPIO_Port, &GPIO_InitStruct);
 8002da6:	f000 fbeb 	bl	8003580 <HAL_GPIO_Init>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002daa:	6bab      	ldr	r3, [r5, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002dac:	0031      	movs	r1, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002dae:	4323      	orrs	r3, r4
 8002db0:	63ab      	str	r3, [r5, #56]	@ 0x38
 8002db2:	6bab      	ldr	r3, [r5, #56]	@ 0x38
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002db4:	0032      	movs	r2, r6
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002db6:	4023      	ands	r3, r4
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002db8:	2009      	movs	r0, #9
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002dba:	9303      	str	r3, [sp, #12]
 8002dbc:	9b03      	ldr	r3, [sp, #12]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002dbe:	f000 fac7 	bl	8003350 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002dc2:	2009      	movs	r0, #9
 8002dc4:	f000 faee 	bl	80033a4 <HAL_NVIC_EnableIRQ>
  hi2c1.Instance = I2C1;
 8002dc8:	4d9a      	ldr	r5, [pc, #616]	@ (8003034 <main+0x2e4>)
 8002dca:	4b9b      	ldr	r3, [pc, #620]	@ (8003038 <main+0x2e8>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002dcc:	0028      	movs	r0, r5
  hi2c1.Instance = I2C1;
 8002dce:	602b      	str	r3, [r5, #0]
  hi2c1.Init.Timing = 0x0090194B;
 8002dd0:	4b9a      	ldr	r3, [pc, #616]	@ (800303c <main+0x2ec>)
  hi2c1.Init.OwnAddress1 = 0;
 8002dd2:	60ae      	str	r6, [r5, #8]
  hi2c1.Init.Timing = 0x0090194B;
 8002dd4:	606b      	str	r3, [r5, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002dd6:	60ec      	str	r4, [r5, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002dd8:	612e      	str	r6, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002dda:	616e      	str	r6, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ddc:	61ae      	str	r6, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002dde:	61ee      	str	r6, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002de0:	622e      	str	r6, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002de2:	f000 fe0f 	bl	8003a04 <HAL_I2C_Init>
 8002de6:	0001      	movs	r1, r0
 8002de8:	42b0      	cmp	r0, r6
 8002dea:	d001      	beq.n	8002df0 <main+0xa0>
 8002dec:	b672      	cpsid	i
  while (1)
 8002dee:	e7fe      	b.n	8002dee <main+0x9e>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002df0:	0028      	movs	r0, r5
 8002df2:	f001 f823 	bl	8003e3c <HAL_I2CEx_ConfigAnalogFilter>
 8002df6:	1e01      	subs	r1, r0, #0
 8002df8:	d001      	beq.n	8002dfe <main+0xae>
 8002dfa:	b672      	cpsid	i
  while (1)
 8002dfc:	e7fe      	b.n	8002dfc <main+0xac>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002dfe:	0028      	movs	r0, r5
 8002e00:	f001 f842 	bl	8003e88 <HAL_I2CEx_ConfigDigitalFilter>
 8002e04:	1e07      	subs	r7, r0, #0
 8002e06:	d001      	beq.n	8002e0c <main+0xbc>
 8002e08:	b672      	cpsid	i
  while (1)
 8002e0a:	e7fe      	b.n	8002e0a <main+0xba>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002e0c:	0001      	movs	r1, r0
 8002e0e:	2210      	movs	r2, #16
 8002e10:	a809      	add	r0, sp, #36	@ 0x24
 8002e12:	f001 feed 	bl	8004bf0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002e16:	220c      	movs	r2, #12
 8002e18:	0039      	movs	r1, r7
 8002e1a:	a806      	add	r0, sp, #24
 8002e1c:	f001 fee8 	bl	8004bf0 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e20:	221c      	movs	r2, #28
 8002e22:	0039      	movs	r1, r7
 8002e24:	a80d      	add	r0, sp, #52	@ 0x34
 8002e26:	f001 fee3 	bl	8004bf0 <memset>
  htim3.Instance = TIM3;
 8002e2a:	4e85      	ldr	r6, [pc, #532]	@ (8003040 <main+0x2f0>)
 8002e2c:	4b85      	ldr	r3, [pc, #532]	@ (8003044 <main+0x2f4>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e2e:	0030      	movs	r0, r6
  htim3.Instance = TIM3;
 8002e30:	6033      	str	r3, [r6, #0]
  htim3.Init.Prescaler = 48-1;
 8002e32:	232f      	movs	r3, #47	@ 0x2f
 8002e34:	6073      	str	r3, [r6, #4]
  htim3.Init.Period = 40-1;
 8002e36:	3b08      	subs	r3, #8
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002e38:	60b7      	str	r7, [r6, #8]
  htim3.Init.Period = 40-1;
 8002e3a:	60f3      	str	r3, [r6, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002e3c:	6137      	str	r7, [r6, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e3e:	61b7      	str	r7, [r6, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002e40:	f001 fc2c 	bl	800469c <HAL_TIM_Base_Init>
 8002e44:	2800      	cmp	r0, #0
 8002e46:	d001      	beq.n	8002e4c <main+0xfc>
 8002e48:	b672      	cpsid	i
  while (1)
 8002e4a:	e7fe      	b.n	8002e4a <main+0xfa>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e4c:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e4e:	0030      	movs	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e50:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e52:	a909      	add	r1, sp, #36	@ 0x24
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002e54:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002e56:	f001 fd43 	bl	80048e0 <HAL_TIM_ConfigClockSource>
 8002e5a:	2800      	cmp	r0, #0
 8002e5c:	d001      	beq.n	8002e62 <main+0x112>
 8002e5e:	b672      	cpsid	i
  while (1)
 8002e60:	e7fe      	b.n	8002e60 <main+0x110>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002e62:	0030      	movs	r0, r6
 8002e64:	f001 fc44 	bl	80046f0 <HAL_TIM_PWM_Init>
 8002e68:	2800      	cmp	r0, #0
 8002e6a:	d001      	beq.n	8002e70 <main+0x120>
 8002e6c:	b672      	cpsid	i
  while (1)
 8002e6e:	e7fe      	b.n	8002e6e <main+0x11e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002e70:	9006      	str	r0, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002e72:	9008      	str	r0, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002e74:	a906      	add	r1, sp, #24
 8002e76:	0030      	movs	r0, r6
 8002e78:	f001 fe54 	bl	8004b24 <HAL_TIMEx_MasterConfigSynchronization>
 8002e7c:	1e02      	subs	r2, r0, #0
 8002e7e:	d001      	beq.n	8002e84 <main+0x134>
 8002e80:	b672      	cpsid	i
  while (1)
 8002e82:	e7fe      	b.n	8002e82 <main+0x132>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e84:	2360      	movs	r3, #96	@ 0x60
  sConfigOC.Pulse = 0;
 8002e86:	900e      	str	r0, [sp, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002e88:	900f      	str	r0, [sp, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002e8a:	9011      	str	r0, [sp, #68]	@ 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e8c:	a90d      	add	r1, sp, #52	@ 0x34
 8002e8e:	0030      	movs	r0, r6
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002e90:	930d      	str	r3, [sp, #52]	@ 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002e92:	f001 fc93 	bl	80047bc <HAL_TIM_PWM_ConfigChannel>
 8002e96:	1e07      	subs	r7, r0, #0
 8002e98:	d001      	beq.n	8002e9e <main+0x14e>
 8002e9a:	b672      	cpsid	i
  while (1)
 8002e9c:	e7fe      	b.n	8002e9c <main+0x14c>
  HAL_TIM_MspPostInit(&htim3);
 8002e9e:	0030      	movs	r0, r6
 8002ea0:	f000 f976 	bl	8003190 <HAL_TIM_MspPostInit>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002ea4:	0039      	movs	r1, r7
 8002ea6:	0030      	movs	r0, r6
 8002ea8:	f001 fe38 	bl	8004b1c <HAL_TIM_PWM_Start>
  ADS1115(&i2c, &hi2c1, ADS_ADDR_GND);
 8002eac:	4b66      	ldr	r3, [pc, #408]	@ (8003048 <main+0x2f8>)
 8002eae:	2248      	movs	r2, #72	@ 0x48
 8002eb0:	0018      	movs	r0, r3
 8002eb2:	0029      	movs	r1, r5
 8002eb4:	001e      	movs	r6, r3
 8002eb6:	f7ff fd01 	bl	80028bc <ADS1115>
  ADSsetGain(&i2c, GAIN_EIGHT);
 8002eba:	2180      	movs	r1, #128	@ 0x80
 8002ebc:	0030      	movs	r0, r6
 8002ebe:	0109      	lsls	r1, r1, #4
 8002ec0:	f7ff fd08 	bl	80028d4 <ADSsetGain>
  TIM3->CCR1 = 0;
 8002ec4:	4b5f      	ldr	r3, [pc, #380]	@ (8003044 <main+0x2f4>)
  SHT31_Config(SHT31_ADDRESS_A, &hi2c1);
 8002ec6:	0029      	movs	r1, r5
  TIM3->CCR1 = 0;
 8002ec8:	635f      	str	r7, [r3, #52]	@ 0x34
  SHT31_Config(SHT31_ADDRESS_A, &hi2c1);
 8002eca:	2044      	movs	r0, #68	@ 0x44
 8002ecc:	f7ff fd32 	bl	8002934 <SHT31_Config>
  lcd_init ();
 8002ed0:	f7ff fe70 	bl	8002bb4 <lcd_init>
  lcd_put_cur(0, 0);
 8002ed4:	0039      	movs	r1, r7
 8002ed6:	0038      	movs	r0, r7
 8002ed8:	f7ff fe5e 	bl	8002b98 <lcd_put_cur>
  lcd_send_string ("PAN");
 8002edc:	485b      	ldr	r0, [pc, #364]	@ (800304c <main+0x2fc>)
 8002ede:	f7ff fea4 	bl	8002c2a <lcd_send_string>
  lcd_put_cur(1, 0);
 8002ee2:	0039      	movs	r1, r7
 8002ee4:	0020      	movs	r0, r4
 8002ee6:	f7ff fe57 	bl	8002b98 <lcd_put_cur>
  lcd_send_string("TEMNOT");
 8002eea:	4859      	ldr	r0, [pc, #356]	@ (8003050 <main+0x300>)
 8002eec:	f7ff fe9d 	bl	8002c2a <lcd_send_string>
  HAL_Delay(500);
 8002ef0:	20fa      	movs	r0, #250	@ 0xfa
 8002ef2:	0040      	lsls	r0, r0, #1
 8002ef4:	f000 fa1a 	bl	800332c <HAL_Delay>
  lcd_clear();
 8002ef8:	f7ff fe42 	bl	8002b80 <lcd_clear>
	  if(SHT31_GetData(SHT31_Periodic, SHT31_Medium, SHT31_NON_Stretch, SHT31_1) == SHT31_OK)
 8002efc:	0023      	movs	r3, r4
 8002efe:	2202      	movs	r2, #2
 8002f00:	0021      	movs	r1, r4
 8002f02:	0020      	movs	r0, r4
 8002f04:	f7ff fd88 	bl	8002a18 <SHT31_GetData>
 8002f08:	2800      	cmp	r0, #0
 8002f0a:	d13b      	bne.n	8002f84 <main+0x234>
		  temperature = SHT31_GetTemperature();
 8002f0c:	f7ff fde4 	bl	8002ad8 <SHT31_GetTemperature>
 8002f10:	4b50      	ldr	r3, [pc, #320]	@ (8003054 <main+0x304>)
    float scaled = x * (float)scale;
 8002f12:	4951      	ldr	r1, [pc, #324]	@ (8003058 <main+0x308>)
		  temperature = SHT31_GetTemperature();
 8002f14:	6018      	str	r0, [r3, #0]
    float scaled = x * (float)scale;
 8002f16:	f7fd fd91 	bl	8000a3c <__aeabi_fmul>
    if (scaled >= 0.0f) scaled += 0.5f; else scaled -= 0.5f;
 8002f1a:	2100      	movs	r1, #0
    float scaled = x * (float)scale;
 8002f1c:	1c05      	adds	r5, r0, #0
    if (scaled >= 0.0f) scaled += 0.5f; else scaled -= 0.5f;
 8002f1e:	f7fd f9c3 	bl	80002a8 <__aeabi_fcmpge>
 8002f22:	21fc      	movs	r1, #252	@ 0xfc
 8002f24:	0589      	lsls	r1, r1, #22
 8002f26:	2800      	cmp	r0, #0
 8002f28:	d079      	beq.n	800301e <main+0x2ce>
 8002f2a:	1c28      	adds	r0, r5, #0
 8002f2c:	f7fd f9c6 	bl	80002bc <__aeabi_fadd>
    int32_t v = (int32_t)scaled;
 8002f30:	f7fe f942 	bl	80011b8 <__aeabi_f2iz>
    int32_t sign = (val < 0) ? -1 : 1;
 8002f34:	0025      	movs	r5, r4
    uint32_t u = (uint32_t)(sign < 0 ? -val : val);
 8002f36:	1e06      	subs	r6, r0, #0
    int32_t sign = (val < 0) ? -1 : 1;
 8002f38:	da02      	bge.n	8002f40 <main+0x1f0>
 8002f3a:	2501      	movs	r5, #1
    uint32_t u = (uint32_t)(sign < 0 ? -val : val);
 8002f3c:	4246      	negs	r6, r0
    int32_t sign = (val < 0) ? -1 : 1;
 8002f3e:	426d      	negs	r5, r5
    uint32_t whole = u / p10;
 8002f40:	2164      	movs	r1, #100	@ 0x64
 8002f42:	0030      	movs	r0, r6
 8002f44:	f7fd f8f4 	bl	8000130 <__udivsi3>
    uint32_t frac  = u % p10;
 8002f48:	2164      	movs	r1, #100	@ 0x64
    uint32_t whole = u / p10;
 8002f4a:	0007      	movs	r7, r0
    uint32_t frac  = u % p10;
 8002f4c:	0030      	movs	r0, r6
 8002f4e:	f7fd f975 	bl	800023c <__aeabi_uidivmod>
    (void)snprintf(fmt, sizeof(fmt), "%%s%%lu.%%0%ulu", (unsigned)frac_digits);
 8002f52:	2302      	movs	r3, #2
    uint32_t frac  = u % p10;
 8002f54:	000e      	movs	r6, r1
    (void)snprintf(fmt, sizeof(fmt), "%%s%%lu.%%0%ulu", (unsigned)frac_digits);
 8002f56:	4a41      	ldr	r2, [pc, #260]	@ (800305c <main+0x30c>)
 8002f58:	2110      	movs	r1, #16
 8002f5a:	a80d      	add	r0, sp, #52	@ 0x34
 8002f5c:	f001 fe12 	bl	8004b84 <sniprintf>
    (void)snprintf(out, out_len, fmt, (sign < 0) ? "-" : "", (unsigned long)whole, (unsigned long)frac);
 8002f60:	4b3f      	ldr	r3, [pc, #252]	@ (8003060 <main+0x310>)
 8002f62:	3501      	adds	r5, #1
 8002f64:	d100      	bne.n	8002f68 <main+0x218>
 8002f66:	4b3f      	ldr	r3, [pc, #252]	@ (8003064 <main+0x314>)
 8002f68:	2110      	movs	r1, #16
 8002f6a:	aa0d      	add	r2, sp, #52	@ 0x34
 8002f6c:	9601      	str	r6, [sp, #4]
 8002f6e:	9700      	str	r7, [sp, #0]
 8002f70:	a809      	add	r0, sp, #36	@ 0x24
 8002f72:	f001 fe07 	bl	8004b84 <sniprintf>
		  lcd_put_cur(1, 0);
 8002f76:	0020      	movs	r0, r4
 8002f78:	2100      	movs	r1, #0
 8002f7a:	f7ff fe0d 	bl	8002b98 <lcd_put_cur>
		  lcd_send_string(tempStr);
 8002f7e:	a809      	add	r0, sp, #36	@ 0x24
 8002f80:	f7ff fe53 	bl	8002c2a <lcd_send_string>
	  Fan_Update();
 8002f84:	f7ff fe5c 	bl	8002c40 <Fan_Update>
	  int16_t adc1 = ADSreadADC_SingleEnded(&i2c, 1);
 8002f88:	0021      	movs	r1, r4
 8002f8a:	482f      	ldr	r0, [pc, #188]	@ (8003048 <main+0x2f8>)
 8002f8c:	f7ff fca4 	bl	80028d8 <ADSreadADC_SingleEnded>
	  float current = ((float)adc1 * 0.512f) / (32768.0f * 0.1f);
 8002f90:	b200      	sxth	r0, r0
 8002f92:	f7fe f931 	bl	80011f8 <__aeabi_i2f>
 8002f96:	4934      	ldr	r1, [pc, #208]	@ (8003068 <main+0x318>)
 8002f98:	f7fd fd50 	bl	8000a3c <__aeabi_fmul>
 8002f9c:	4933      	ldr	r1, [pc, #204]	@ (800306c <main+0x31c>)
 8002f9e:	f7fd fb7f 	bl	80006a0 <__aeabi_fdiv>
    float scaled = x * (float)scale;
 8002fa2:	4933      	ldr	r1, [pc, #204]	@ (8003070 <main+0x320>)
 8002fa4:	f7fd fd4a 	bl	8000a3c <__aeabi_fmul>
    if (scaled >= 0.0f) scaled += 0.5f; else scaled -= 0.5f;
 8002fa8:	2100      	movs	r1, #0
    float scaled = x * (float)scale;
 8002faa:	1c05      	adds	r5, r0, #0
    if (scaled >= 0.0f) scaled += 0.5f; else scaled -= 0.5f;
 8002fac:	f7fd f97c 	bl	80002a8 <__aeabi_fcmpge>
 8002fb0:	21fc      	movs	r1, #252	@ 0xfc
 8002fb2:	0589      	lsls	r1, r1, #22
 8002fb4:	2800      	cmp	r0, #0
 8002fb6:	d036      	beq.n	8003026 <main+0x2d6>
 8002fb8:	1c28      	adds	r0, r5, #0
 8002fba:	f7fd f97f 	bl	80002bc <__aeabi_fadd>
    int32_t v = (int32_t)scaled;
 8002fbe:	f7fe f8fb 	bl	80011b8 <__aeabi_f2iz>
    int32_t sign = (val < 0) ? -1 : 1;
 8002fc2:	0025      	movs	r5, r4
    uint32_t u = (uint32_t)(sign < 0 ? -val : val);
 8002fc4:	1e06      	subs	r6, r0, #0
    int32_t sign = (val < 0) ? -1 : 1;
 8002fc6:	da02      	bge.n	8002fce <main+0x27e>
 8002fc8:	2501      	movs	r5, #1
    uint32_t u = (uint32_t)(sign < 0 ? -val : val);
 8002fca:	4246      	negs	r6, r0
    int32_t sign = (val < 0) ? -1 : 1;
 8002fcc:	426d      	negs	r5, r5
    uint32_t whole = u / p10;
 8002fce:	21fa      	movs	r1, #250	@ 0xfa
 8002fd0:	0030      	movs	r0, r6
 8002fd2:	0089      	lsls	r1, r1, #2
 8002fd4:	f7fd f8ac 	bl	8000130 <__udivsi3>
    uint32_t frac  = u % p10;
 8002fd8:	21fa      	movs	r1, #250	@ 0xfa
    uint32_t whole = u / p10;
 8002fda:	0007      	movs	r7, r0
    uint32_t frac  = u % p10;
 8002fdc:	0089      	lsls	r1, r1, #2
 8002fde:	0030      	movs	r0, r6
 8002fe0:	f7fd f92c 	bl	800023c <__aeabi_uidivmod>
    (void)snprintf(fmt, sizeof(fmt), "%%s%%lu.%%0%ulu", (unsigned)frac_digits);
 8002fe4:	2303      	movs	r3, #3
    uint32_t frac  = u % p10;
 8002fe6:	000e      	movs	r6, r1
    (void)snprintf(fmt, sizeof(fmt), "%%s%%lu.%%0%ulu", (unsigned)frac_digits);
 8002fe8:	4a1c      	ldr	r2, [pc, #112]	@ (800305c <main+0x30c>)
 8002fea:	2110      	movs	r1, #16
 8002fec:	a80d      	add	r0, sp, #52	@ 0x34
 8002fee:	f001 fdc9 	bl	8004b84 <sniprintf>
    (void)snprintf(out, out_len, fmt, (sign < 0) ? "-" : "", (unsigned long)whole, (unsigned long)frac);
 8002ff2:	4b1b      	ldr	r3, [pc, #108]	@ (8003060 <main+0x310>)
 8002ff4:	3501      	adds	r5, #1
 8002ff6:	d100      	bne.n	8002ffa <main+0x2aa>
 8002ff8:	4b1a      	ldr	r3, [pc, #104]	@ (8003064 <main+0x314>)
 8002ffa:	aa0d      	add	r2, sp, #52	@ 0x34
 8002ffc:	2110      	movs	r1, #16
 8002ffe:	9601      	str	r6, [sp, #4]
 8003000:	9700      	str	r7, [sp, #0]
 8003002:	a809      	add	r0, sp, #36	@ 0x24
 8003004:	f001 fdbe 	bl	8004b84 <sniprintf>
	  lcd_put_cur(0, 0);
 8003008:	2100      	movs	r1, #0
 800300a:	0008      	movs	r0, r1
 800300c:	f7ff fdc4 	bl	8002b98 <lcd_put_cur>
	  lcd_send_string(iStr);
 8003010:	a809      	add	r0, sp, #36	@ 0x24
 8003012:	f7ff fe0a 	bl	8002c2a <lcd_send_string>
	  HAL_Delay(100);
 8003016:	2064      	movs	r0, #100	@ 0x64
 8003018:	f000 f988 	bl	800332c <HAL_Delay>
  {
 800301c:	e76e      	b.n	8002efc <main+0x1ac>
    if (scaled >= 0.0f) scaled += 0.5f; else scaled -= 0.5f;
 800301e:	1c28      	adds	r0, r5, #0
 8003020:	f7fd fe66 	bl	8000cf0 <__aeabi_fsub>
 8003024:	e784      	b.n	8002f30 <main+0x1e0>
 8003026:	1c28      	adds	r0, r5, #0
 8003028:	f7fd fe62 	bl	8000cf0 <__aeabi_fsub>
 800302c:	e7c7      	b.n	8002fbe <main+0x26e>
 800302e:	46c0      	nop			@ (mov r8, r8)
 8003030:	40021000 	.word	0x40021000
 8003034:	20000198 	.word	0x20000198
 8003038:	40005400 	.word	0x40005400
 800303c:	0090194b 	.word	0x0090194b
 8003040:	2000014c 	.word	0x2000014c
 8003044:	40000400 	.word	0x40000400
 8003048:	200000e0 	.word	0x200000e0
 800304c:	080055ba 	.word	0x080055ba
 8003050:	080055be 	.word	0x080055be
 8003054:	200001f0 	.word	0x200001f0
 8003058:	42c80000 	.word	0x42c80000
 800305c:	080055c5 	.word	0x080055c5
 8003060:	080055da 	.word	0x080055da
 8003064:	080055b8 	.word	0x080055b8
 8003068:	3f03126f 	.word	0x3f03126f
 800306c:	454ccccd 	.word	0x454ccccd
 8003070:	447a0000 	.word	0x447a0000

08003074 <Error_Handler>:
 8003074:	b672      	cpsid	i
  while (1)
 8003076:	e7fe      	b.n	8003076 <Error_Handler+0x2>

08003078 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003078:	2101      	movs	r1, #1
 800307a:	4b0a      	ldr	r3, [pc, #40]	@ (80030a4 <HAL_MspInit+0x2c>)
{
 800307c:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800307e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003080:	430a      	orrs	r2, r1
 8003082:	641a      	str	r2, [r3, #64]	@ 0x40
 8003084:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003086:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8003088:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800308a:	9200      	str	r2, [sp, #0]
 800308c:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800308e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003090:	0549      	lsls	r1, r1, #21
 8003092:	430a      	orrs	r2, r1
 8003094:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003096:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003098:	400b      	ands	r3, r1
 800309a:	9301      	str	r3, [sp, #4]
 800309c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800309e:	b002      	add	sp, #8
 80030a0:	4770      	bx	lr
 80030a2:	46c0      	nop			@ (mov r8, r8)
 80030a4:	40021000 	.word	0x40021000

080030a8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80030a8:	b530      	push	{r4, r5, lr}
 80030aa:	0004      	movs	r4, r0
 80030ac:	b08f      	sub	sp, #60	@ 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030ae:	2214      	movs	r2, #20
 80030b0:	2100      	movs	r1, #0
 80030b2:	a802      	add	r0, sp, #8
 80030b4:	f001 fd9c 	bl	8004bf0 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80030b8:	221c      	movs	r2, #28
 80030ba:	2100      	movs	r1, #0
 80030bc:	a807      	add	r0, sp, #28
 80030be:	f001 fd97 	bl	8004bf0 <memset>
  if(hi2c->Instance==I2C1)
 80030c2:	4b17      	ldr	r3, [pc, #92]	@ (8003120 <HAL_I2C_MspInit+0x78>)
 80030c4:	6822      	ldr	r2, [r4, #0]
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d128      	bne.n	800311c <HAL_I2C_MspInit+0x74>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80030ca:	2502      	movs	r5, #2
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030cc:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80030ce:	9507      	str	r5, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80030d0:	f001 f906 	bl	80042e0 <HAL_RCCEx_PeriphCLKConfig>
 80030d4:	2800      	cmp	r0, #0
 80030d6:	d001      	beq.n	80030dc <HAL_I2C_MspInit+0x34>
    {
      Error_Handler();
 80030d8:	f7ff ffcc 	bl	8003074 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030dc:	4c11      	ldr	r4, [pc, #68]	@ (8003124 <HAL_I2C_MspInit+0x7c>)
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030de:	4812      	ldr	r0, [pc, #72]	@ (8003128 <HAL_I2C_MspInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030e2:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030e4:	432b      	orrs	r3, r5
 80030e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80030e8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80030ea:	402b      	ands	r3, r5
 80030ec:	9300      	str	r3, [sp, #0]
 80030ee:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80030f0:	23c0      	movs	r3, #192	@ 0xc0
 80030f2:	005b      	lsls	r3, r3, #1
 80030f4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030f6:	3b6f      	subs	r3, #111	@ 0x6f
 80030f8:	3bff      	subs	r3, #255	@ 0xff
 80030fa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030fc:	2300      	movs	r3, #0
 80030fe:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003100:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8003102:	3306      	adds	r3, #6
 8003104:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003106:	f000 fa3b 	bl	8003580 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800310a:	2280      	movs	r2, #128	@ 0x80
 800310c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800310e:	0392      	lsls	r2, r2, #14
 8003110:	4313      	orrs	r3, r2
 8003112:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8003114:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8003116:	4013      	ands	r3, r2
 8003118:	9301      	str	r3, [sp, #4]
 800311a:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800311c:	b00f      	add	sp, #60	@ 0x3c
 800311e:	bd30      	pop	{r4, r5, pc}
 8003120:	40005400 	.word	0x40005400
 8003124:	40021000 	.word	0x40021000
 8003128:	50000400 	.word	0x50000400

0800312c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800312c:	b537      	push	{r0, r1, r2, r4, r5, lr}
  if(htim_base->Instance==TIM3)
 800312e:	4b14      	ldr	r3, [pc, #80]	@ (8003180 <HAL_TIM_Base_MspInit+0x54>)
 8003130:	6802      	ldr	r2, [r0, #0]
{
 8003132:	0005      	movs	r5, r0
  if(htim_base->Instance==TIM3)
 8003134:	429a      	cmp	r2, r3
 8003136:	d122      	bne.n	800317e <HAL_TIM_Base_MspInit+0x52>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003138:	2102      	movs	r1, #2
 800313a:	4b12      	ldr	r3, [pc, #72]	@ (8003184 <HAL_TIM_Base_MspInit+0x58>)

    /* TIM3 DMA Init */
    /* TIM3_CH1 Init */
    hdma_tim3_ch1.Instance = DMA1_Channel1;
 800313c:	4c12      	ldr	r4, [pc, #72]	@ (8003188 <HAL_TIM_Base_MspInit+0x5c>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 800313e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 8003140:	0020      	movs	r0, r4
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003142:	430a      	orrs	r2, r1
 8003144:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003146:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003148:	2280      	movs	r2, #128	@ 0x80
    __HAL_RCC_TIM3_CLK_ENABLE();
 800314a:	400b      	ands	r3, r1
 800314c:	9301      	str	r3, [sp, #4]
 800314e:	9b01      	ldr	r3, [sp, #4]
    hdma_tim3_ch1.Instance = DMA1_Channel1;
 8003150:	4b0e      	ldr	r3, [pc, #56]	@ (800318c <HAL_TIM_Base_MspInit+0x60>)
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003152:	6122      	str	r2, [r4, #16]
    hdma_tim3_ch1.Instance = DMA1_Channel1;
 8003154:	6023      	str	r3, [r4, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 8003156:	2320      	movs	r3, #32
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003158:	1892      	adds	r2, r2, r2
 800315a:	6162      	str	r2, [r4, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800315c:	2280      	movs	r2, #128	@ 0x80
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_TIM3_CH1;
 800315e:	6063      	str	r3, [r4, #4]
    hdma_tim3_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003160:	2300      	movs	r3, #0
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003162:	00d2      	lsls	r2, r2, #3
    hdma_tim3_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003164:	60a3      	str	r3, [r4, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003166:	60e3      	str	r3, [r4, #12]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003168:	61a2      	str	r2, [r4, #24]
    hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 800316a:	61e3      	str	r3, [r4, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 800316c:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 800316e:	f000 f959 	bl	8003424 <HAL_DMA_Init>
 8003172:	2800      	cmp	r0, #0
 8003174:	d001      	beq.n	800317a <HAL_TIM_Base_MspInit+0x4e>
    {
      Error_Handler();
 8003176:	f7ff ff7d 	bl	8003074 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 800317a:	626c      	str	r4, [r5, #36]	@ 0x24
 800317c:	62a5      	str	r5, [r4, #40]	@ 0x28

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800317e:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 8003180:	40000400 	.word	0x40000400
 8003184:	40021000 	.word	0x40021000
 8003188:	200000f0 	.word	0x200000f0
 800318c:	40020008 	.word	0x40020008

08003190 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003190:	b510      	push	{r4, lr}
 8003192:	0004      	movs	r4, r0
 8003194:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003196:	2214      	movs	r2, #20
 8003198:	2100      	movs	r1, #0
 800319a:	a801      	add	r0, sp, #4
 800319c:	f001 fd28 	bl	8004bf0 <memset>
  if(htim->Instance==TIM3)
 80031a0:	4b0c      	ldr	r3, [pc, #48]	@ (80031d4 <HAL_TIM_MspPostInit+0x44>)
 80031a2:	6822      	ldr	r2, [r4, #0]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d112      	bne.n	80031ce <HAL_TIM_MspPostInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031a8:	2301      	movs	r3, #1
 80031aa:	4a0b      	ldr	r2, [pc, #44]	@ (80031d8 <HAL_TIM_MspPostInit+0x48>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031ac:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ae:	6b51      	ldr	r1, [r2, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031b0:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031b2:	4319      	orrs	r1, r3
 80031b4:	6351      	str	r1, [r2, #52]	@ 0x34
 80031b6:	6b52      	ldr	r2, [r2, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031b8:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031ba:	401a      	ands	r2, r3
 80031bc:	9200      	str	r2, [sp, #0]
 80031be:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80031c0:	2240      	movs	r2, #64	@ 0x40
 80031c2:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031c4:	3a3e      	subs	r2, #62	@ 0x3e
 80031c6:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80031c8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80031ca:	f000 f9d9 	bl	8003580 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80031ce:	b006      	add	sp, #24
 80031d0:	bd10      	pop	{r4, pc}
 80031d2:	46c0      	nop			@ (mov r8, r8)
 80031d4:	40000400 	.word	0x40000400
 80031d8:	40021000 	.word	0x40021000

080031dc <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80031dc:	e7fe      	b.n	80031dc <NMI_Handler>

080031de <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031de:	e7fe      	b.n	80031de <HardFault_Handler>

080031e0 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80031e0:	4770      	bx	lr

080031e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
 80031e2:	4770      	bx	lr

080031e4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031e4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031e6:	f000 f88f 	bl	8003308 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031ea:	bd10      	pop	{r4, pc}

080031ec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80031ec:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 80031ee:	4802      	ldr	r0, [pc, #8]	@ (80031f8 <DMA1_Channel1_IRQHandler+0xc>)
 80031f0:	f000 f972 	bl	80034d8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80031f4:	bd10      	pop	{r4, pc}
 80031f6:	46c0      	nop			@ (mov r8, r8)
 80031f8:	200000f0 	.word	0x200000f0

080031fc <_sbrk>:
 80031fc:	490b      	ldr	r1, [pc, #44]	@ (800322c <_sbrk+0x30>)
 80031fe:	4a0c      	ldr	r2, [pc, #48]	@ (8003230 <_sbrk+0x34>)
 8003200:	0003      	movs	r3, r0
 8003202:	1a52      	subs	r2, r2, r1
 8003204:	490b      	ldr	r1, [pc, #44]	@ (8003234 <_sbrk+0x38>)
 8003206:	b510      	push	{r4, lr}
 8003208:	6808      	ldr	r0, [r1, #0]
 800320a:	2800      	cmp	r0, #0
 800320c:	d101      	bne.n	8003212 <_sbrk+0x16>
 800320e:	480a      	ldr	r0, [pc, #40]	@ (8003238 <_sbrk+0x3c>)
 8003210:	6008      	str	r0, [r1, #0]
 8003212:	6808      	ldr	r0, [r1, #0]
 8003214:	18c3      	adds	r3, r0, r3
 8003216:	4293      	cmp	r3, r2
 8003218:	d906      	bls.n	8003228 <_sbrk+0x2c>
 800321a:	f001 fcf1 	bl	8004c00 <__errno>
 800321e:	230c      	movs	r3, #12
 8003220:	6003      	str	r3, [r0, #0]
 8003222:	2001      	movs	r0, #1
 8003224:	4240      	negs	r0, r0
 8003226:	bd10      	pop	{r4, pc}
 8003228:	600b      	str	r3, [r1, #0]
 800322a:	e7fc      	b.n	8003226 <_sbrk+0x2a>
 800322c:	00000400 	.word	0x00000400
 8003230:	20003000 	.word	0x20003000
 8003234:	200001f4 	.word	0x200001f4
 8003238:	20000348 	.word	0x20000348

0800323c <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800323c:	2280      	movs	r2, #128	@ 0x80
 800323e:	4b02      	ldr	r3, [pc, #8]	@ (8003248 <SystemInit+0xc>)
 8003240:	0512      	lsls	r2, r2, #20
 8003242:	609a      	str	r2, [r3, #8]
#endif
}
 8003244:	4770      	bx	lr
 8003246:	46c0      	nop			@ (mov r8, r8)
 8003248:	e000ed00 	.word	0xe000ed00

0800324c <Reset_Handler>:
 800324c:	480d      	ldr	r0, [pc, #52]	@ (8003284 <LoopForever+0x2>)
 800324e:	4685      	mov	sp, r0
 8003250:	f7ff fff4 	bl	800323c <SystemInit>
 8003254:	2100      	movs	r1, #0
 8003256:	e003      	b.n	8003260 <LoopCopyDataInit>

08003258 <CopyDataInit>:
 8003258:	4b0b      	ldr	r3, [pc, #44]	@ (8003288 <LoopForever+0x6>)
 800325a:	585b      	ldr	r3, [r3, r1]
 800325c:	5043      	str	r3, [r0, r1]
 800325e:	3104      	adds	r1, #4

08003260 <LoopCopyDataInit>:
 8003260:	480a      	ldr	r0, [pc, #40]	@ (800328c <LoopForever+0xa>)
 8003262:	4b0b      	ldr	r3, [pc, #44]	@ (8003290 <LoopForever+0xe>)
 8003264:	1842      	adds	r2, r0, r1
 8003266:	429a      	cmp	r2, r3
 8003268:	d3f6      	bcc.n	8003258 <CopyDataInit>
 800326a:	4a0a      	ldr	r2, [pc, #40]	@ (8003294 <LoopForever+0x12>)
 800326c:	e002      	b.n	8003274 <LoopFillZerobss>

0800326e <FillZerobss>:
 800326e:	2300      	movs	r3, #0
 8003270:	6013      	str	r3, [r2, #0]
 8003272:	3204      	adds	r2, #4

08003274 <LoopFillZerobss>:
 8003274:	4b08      	ldr	r3, [pc, #32]	@ (8003298 <LoopForever+0x16>)
 8003276:	429a      	cmp	r2, r3
 8003278:	d3f9      	bcc.n	800326e <FillZerobss>
 800327a:	f001 fcc7 	bl	8004c0c <__libc_init_array>
 800327e:	f7ff fd67 	bl	8002d50 <main>

08003282 <LoopForever>:
 8003282:	e7fe      	b.n	8003282 <LoopForever>
 8003284:	20003000 	.word	0x20003000
 8003288:	08005650 	.word	0x08005650
 800328c:	20000000 	.word	0x20000000
 8003290:	20000094 	.word	0x20000094
 8003294:	20000098 	.word	0x20000098
 8003298:	20000344 	.word	0x20000344

0800329c <ADC1_IRQHandler>:
 800329c:	e7fe      	b.n	800329c <ADC1_IRQHandler>
	...

080032a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80032a0:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 80032a2:	4b10      	ldr	r3, [pc, #64]	@ (80032e4 <HAL_InitTick+0x44>)
{
 80032a4:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0UL)
 80032a6:	7819      	ldrb	r1, [r3, #0]
 80032a8:	2900      	cmp	r1, #0
 80032aa:	d101      	bne.n	80032b0 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 80032ac:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 80032ae:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 80032b0:	20fa      	movs	r0, #250	@ 0xfa
 80032b2:	0080      	lsls	r0, r0, #2
 80032b4:	f7fc ff3c 	bl	8000130 <__udivsi3>
 80032b8:	4c0b      	ldr	r4, [pc, #44]	@ (80032e8 <HAL_InitTick+0x48>)
 80032ba:	0001      	movs	r1, r0
 80032bc:	6820      	ldr	r0, [r4, #0]
 80032be:	f7fc ff37 	bl	8000130 <__udivsi3>
 80032c2:	f000 f87b 	bl	80033bc <HAL_SYSTICK_Config>
 80032c6:	1e04      	subs	r4, r0, #0
 80032c8:	d1f0      	bne.n	80032ac <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80032ca:	2d03      	cmp	r5, #3
 80032cc:	d8ee      	bhi.n	80032ac <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80032ce:	0002      	movs	r2, r0
 80032d0:	2001      	movs	r0, #1
 80032d2:	0029      	movs	r1, r5
 80032d4:	4240      	negs	r0, r0
 80032d6:	f000 f83b 	bl	8003350 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80032da:	4b04      	ldr	r3, [pc, #16]	@ (80032ec <HAL_InitTick+0x4c>)
 80032dc:	0020      	movs	r0, r4
 80032de:	601d      	str	r5, [r3, #0]
  return status;
 80032e0:	e7e5      	b.n	80032ae <HAL_InitTick+0xe>
 80032e2:	46c0      	nop			@ (mov r8, r8)
 80032e4:	2000003c 	.word	0x2000003c
 80032e8:	20000038 	.word	0x20000038
 80032ec:	20000040 	.word	0x20000040

080032f0 <HAL_Init>:
{
 80032f0:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80032f2:	2003      	movs	r0, #3
 80032f4:	f7ff ffd4 	bl	80032a0 <HAL_InitTick>
 80032f8:	1e04      	subs	r4, r0, #0
 80032fa:	d103      	bne.n	8003304 <HAL_Init+0x14>
    HAL_MspInit();
 80032fc:	f7ff febc 	bl	8003078 <HAL_MspInit>
}
 8003300:	0020      	movs	r0, r4
 8003302:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8003304:	2401      	movs	r4, #1
 8003306:	e7fb      	b.n	8003300 <HAL_Init+0x10>

08003308 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 8003308:	4a03      	ldr	r2, [pc, #12]	@ (8003318 <HAL_IncTick+0x10>)
 800330a:	4b04      	ldr	r3, [pc, #16]	@ (800331c <HAL_IncTick+0x14>)
 800330c:	6811      	ldr	r1, [r2, #0]
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	185b      	adds	r3, r3, r1
 8003312:	6013      	str	r3, [r2, #0]
}
 8003314:	4770      	bx	lr
 8003316:	46c0      	nop			@ (mov r8, r8)
 8003318:	200001f8 	.word	0x200001f8
 800331c:	2000003c 	.word	0x2000003c

08003320 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8003320:	4b01      	ldr	r3, [pc, #4]	@ (8003328 <HAL_GetTick+0x8>)
 8003322:	6818      	ldr	r0, [r3, #0]
}
 8003324:	4770      	bx	lr
 8003326:	46c0      	nop			@ (mov r8, r8)
 8003328:	200001f8 	.word	0x200001f8

0800332c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800332c:	b570      	push	{r4, r5, r6, lr}
 800332e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8003330:	f7ff fff6 	bl	8003320 <HAL_GetTick>
 8003334:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003336:	1c63      	adds	r3, r4, #1
 8003338:	d002      	beq.n	8003340 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800333a:	4b04      	ldr	r3, [pc, #16]	@ (800334c <HAL_Delay+0x20>)
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003340:	f7ff ffee 	bl	8003320 <HAL_GetTick>
 8003344:	1b40      	subs	r0, r0, r5
 8003346:	42a0      	cmp	r0, r4
 8003348:	d3fa      	bcc.n	8003340 <HAL_Delay+0x14>
  {
  }
}
 800334a:	bd70      	pop	{r4, r5, r6, pc}
 800334c:	2000003c 	.word	0x2000003c

08003350 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003350:	b510      	push	{r4, lr}
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003352:	24ff      	movs	r4, #255	@ 0xff
 8003354:	2203      	movs	r2, #3
 8003356:	000b      	movs	r3, r1
 8003358:	0021      	movs	r1, r4
 800335a:	4002      	ands	r2, r0
 800335c:	00d2      	lsls	r2, r2, #3
 800335e:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003360:	019b      	lsls	r3, r3, #6
 8003362:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003364:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003366:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 8003368:	2800      	cmp	r0, #0
 800336a:	db0a      	blt.n	8003382 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800336c:	24c0      	movs	r4, #192	@ 0xc0
 800336e:	4a0b      	ldr	r2, [pc, #44]	@ (800339c <HAL_NVIC_SetPriority+0x4c>)
 8003370:	0880      	lsrs	r0, r0, #2
 8003372:	0080      	lsls	r0, r0, #2
 8003374:	1880      	adds	r0, r0, r2
 8003376:	00a4      	lsls	r4, r4, #2
 8003378:	5902      	ldr	r2, [r0, r4]
 800337a:	400a      	ands	r2, r1
 800337c:	4313      	orrs	r3, r2
 800337e:	5103      	str	r3, [r0, r4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8003380:	bd10      	pop	{r4, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003382:	220f      	movs	r2, #15
 8003384:	4010      	ands	r0, r2
 8003386:	3808      	subs	r0, #8
 8003388:	4a05      	ldr	r2, [pc, #20]	@ (80033a0 <HAL_NVIC_SetPriority+0x50>)
 800338a:	0880      	lsrs	r0, r0, #2
 800338c:	0080      	lsls	r0, r0, #2
 800338e:	1880      	adds	r0, r0, r2
 8003390:	69c2      	ldr	r2, [r0, #28]
 8003392:	4011      	ands	r1, r2
 8003394:	4319      	orrs	r1, r3
 8003396:	61c1      	str	r1, [r0, #28]
 8003398:	e7f2      	b.n	8003380 <HAL_NVIC_SetPriority+0x30>
 800339a:	46c0      	nop			@ (mov r8, r8)
 800339c:	e000e100 	.word	0xe000e100
 80033a0:	e000ed00 	.word	0xe000ed00

080033a4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80033a4:	2800      	cmp	r0, #0
 80033a6:	db05      	blt.n	80033b4 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033a8:	231f      	movs	r3, #31
 80033aa:	4018      	ands	r0, r3
 80033ac:	3b1e      	subs	r3, #30
 80033ae:	4083      	lsls	r3, r0
 80033b0:	4a01      	ldr	r2, [pc, #4]	@ (80033b8 <HAL_NVIC_EnableIRQ+0x14>)
 80033b2:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80033b4:	4770      	bx	lr
 80033b6:	46c0      	nop			@ (mov r8, r8)
 80033b8:	e000e100 	.word	0xe000e100

080033bc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033bc:	2280      	movs	r2, #128	@ 0x80
 80033be:	1e43      	subs	r3, r0, #1
 80033c0:	0452      	lsls	r2, r2, #17
  {
    return (1UL);                                                   /* Reload value impossible */
 80033c2:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d20d      	bcs.n	80033e4 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033c8:	21c0      	movs	r1, #192	@ 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033ca:	4a07      	ldr	r2, [pc, #28]	@ (80033e8 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033cc:	4807      	ldr	r0, [pc, #28]	@ (80033ec <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80033ce:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033d0:	6a03      	ldr	r3, [r0, #32]
 80033d2:	0609      	lsls	r1, r1, #24
 80033d4:	021b      	lsls	r3, r3, #8
 80033d6:	0a1b      	lsrs	r3, r3, #8
 80033d8:	430b      	orrs	r3, r1
 80033da:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033dc:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033de:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80033e0:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80033e2:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 80033e4:	4770      	bx	lr
 80033e6:	46c0      	nop			@ (mov r8, r8)
 80033e8:	e000e010 	.word	0xe000e010
 80033ec:	e000ed00 	.word	0xe000ed00

080033f0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80033f0:	b510      	push	{r4, lr}
 80033f2:	0004      	movs	r4, r0
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80033f4:	6800      	ldr	r0, [r0, #0]
 80033f6:	2114      	movs	r1, #20
 80033f8:	b2c0      	uxtb	r0, r0
 80033fa:	3808      	subs	r0, #8
 80033fc:	f7fc fe98 	bl	8000130 <__udivsi3>
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8003400:	6c23      	ldr	r3, [r4, #64]	@ 0x40
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8003402:	4a06      	ldr	r2, [pc, #24]	@ (800341c <DMA_CalcDMAMUXChannelBaseAndMask+0x2c>)
                                                             ((hdma->ChannelIndex >> 2U) * \
 8003404:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8003406:	189b      	adds	r3, r3, r2
 8003408:	009b      	lsls	r3, r3, #2
 800340a:	6463      	str	r3, [r4, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800340c:	4b04      	ldr	r3, [pc, #16]	@ (8003420 <DMA_CalcDMAMUXChannelBaseAndMask+0x30>)
 800340e:	64a3      	str	r3, [r4, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8003410:	231c      	movs	r3, #28
 8003412:	4018      	ands	r0, r3
 8003414:	3b1b      	subs	r3, #27
 8003416:	4083      	lsls	r3, r0
 8003418:	64e3      	str	r3, [r4, #76]	@ 0x4c
}
 800341a:	bd10      	pop	{r4, pc}
 800341c:	10008200 	.word	0x10008200
 8003420:	40020880 	.word	0x40020880

08003424 <HAL_DMA_Init>:
{
 8003424:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003426:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003428:	2001      	movs	r0, #1
  if (hdma == NULL)
 800342a:	2c00      	cmp	r4, #0
 800342c:	d045      	beq.n	80034ba <HAL_DMA_Init+0x96>
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 800342e:	6825      	ldr	r5, [r4, #0]
 8003430:	4b25      	ldr	r3, [pc, #148]	@ (80034c8 <HAL_DMA_Init+0xa4>)
 8003432:	2114      	movs	r1, #20
 8003434:	18e8      	adds	r0, r5, r3
 8003436:	f7fc fe7b 	bl	8000130 <__udivsi3>
  hdma->State = HAL_DMA_STATE_BUSY;
 800343a:	2302      	movs	r3, #2
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 800343c:	0080      	lsls	r0, r0, #2
  hdma->State = HAL_DMA_STATE_BUSY;
 800343e:	1da6      	adds	r6, r4, #6
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 8003440:	6420      	str	r0, [r4, #64]	@ 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8003442:	77f3      	strb	r3, [r6, #31]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003444:	682b      	ldr	r3, [r5, #0]
 8003446:	4a21      	ldr	r2, [pc, #132]	@ (80034cc <HAL_DMA_Init+0xa8>)
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003448:	68a7      	ldr	r7, [r4, #8]
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800344a:	4013      	ands	r3, r2
 800344c:	602b      	str	r3, [r5, #0]
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800344e:	68e3      	ldr	r3, [r4, #12]
 8003450:	6921      	ldr	r1, [r4, #16]
 8003452:	433b      	orrs	r3, r7
 8003454:	430b      	orrs	r3, r1
 8003456:	6961      	ldr	r1, [r4, #20]
 8003458:	682a      	ldr	r2, [r5, #0]
 800345a:	430b      	orrs	r3, r1
 800345c:	69a1      	ldr	r1, [r4, #24]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800345e:	0020      	movs	r0, r4
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8003460:	430b      	orrs	r3, r1
 8003462:	69e1      	ldr	r1, [r4, #28]
 8003464:	430b      	orrs	r3, r1
 8003466:	6a21      	ldr	r1, [r4, #32]
 8003468:	430b      	orrs	r3, r1
 800346a:	4313      	orrs	r3, r2
 800346c:	602b      	str	r3, [r5, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800346e:	f7ff ffbf 	bl	80033f0 <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003472:	2380      	movs	r3, #128	@ 0x80
 8003474:	01db      	lsls	r3, r3, #7
 8003476:	429f      	cmp	r7, r3
 8003478:	d101      	bne.n	800347e <HAL_DMA_Init+0x5a>
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800347a:	2300      	movs	r3, #0
 800347c:	6063      	str	r3, [r4, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800347e:	6862      	ldr	r2, [r4, #4]
 8003480:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8003482:	b2d3      	uxtb	r3, r2
 8003484:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003486:	6ce0      	ldr	r0, [r4, #76]	@ 0x4c
 8003488:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800348a:	3a01      	subs	r2, #1
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800348c:	6048      	str	r0, [r1, #4]
  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800348e:	2a03      	cmp	r2, #3
 8003490:	d814      	bhi.n	80034bc <HAL_DMA_Init+0x98>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8003492:	4a0f      	ldr	r2, [pc, #60]	@ (80034d0 <HAL_DMA_Init+0xac>)
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003494:	480f      	ldr	r0, [pc, #60]	@ (80034d4 <HAL_DMA_Init+0xb0>)
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8003496:	1899      	adds	r1, r3, r2

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8003498:	2201      	movs	r2, #1
 800349a:	3b01      	subs	r3, #1
 800349c:	409a      	lsls	r2, r3
 800349e:	65a2      	str	r2, [r4, #88]	@ 0x58
 80034a0:	0013      	movs	r3, r2
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80034a2:	2200      	movs	r2, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 80034a4:	0089      	lsls	r1, r1, #2
 80034a6:	6521      	str	r1, [r4, #80]	@ 0x50
  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80034a8:	6560      	str	r0, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80034aa:	600a      	str	r2, [r1, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80034ac:	6043      	str	r3, [r0, #4]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034ae:	2000      	movs	r0, #0
  hdma->State  = HAL_DMA_STATE_READY;
 80034b0:	2301      	movs	r3, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80034b2:	63e0      	str	r0, [r4, #60]	@ 0x3c
  __HAL_UNLOCK(hdma);
 80034b4:	3405      	adds	r4, #5
  hdma->State  = HAL_DMA_STATE_READY;
 80034b6:	77f3      	strb	r3, [r6, #31]
  __HAL_UNLOCK(hdma);
 80034b8:	77e0      	strb	r0, [r4, #31]
}
 80034ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hdma->DMAmuxRequestGen = 0U;
 80034bc:	2300      	movs	r3, #0
 80034be:	6523      	str	r3, [r4, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80034c0:	6563      	str	r3, [r4, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80034c2:	65a3      	str	r3, [r4, #88]	@ 0x58
 80034c4:	e7f3      	b.n	80034ae <HAL_DMA_Init+0x8a>
 80034c6:	46c0      	nop			@ (mov r8, r8)
 80034c8:	bffdfff8 	.word	0xbffdfff8
 80034cc:	ffff800f 	.word	0xffff800f
 80034d0:	1000823f 	.word	0x1000823f
 80034d4:	40020940 	.word	0x40020940

080034d8 <HAL_DMA_IRQHandler>:
{
 80034d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80034da:	241c      	movs	r4, #28
 80034dc:	2704      	movs	r7, #4
 80034de:	6c01      	ldr	r1, [r0, #64]	@ 0x40
  uint32_t flag_it = DMA1->ISR;
 80034e0:	4a26      	ldr	r2, [pc, #152]	@ (800357c <HAL_DMA_IRQHandler+0xa4>)
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80034e2:	4021      	ands	r1, r4
 80034e4:	003c      	movs	r4, r7
 80034e6:	408c      	lsls	r4, r1
  uint32_t flag_it = DMA1->ISR;
 80034e8:	6816      	ldr	r6, [r2, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80034ea:	6803      	ldr	r3, [r0, #0]
 80034ec:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80034ee:	4226      	tst	r6, r4
 80034f0:	d00f      	beq.n	8003512 <HAL_DMA_IRQHandler+0x3a>
 80034f2:	423d      	tst	r5, r7
 80034f4:	d00d      	beq.n	8003512 <HAL_DMA_IRQHandler+0x3a>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80034f6:	6819      	ldr	r1, [r3, #0]
 80034f8:	0689      	lsls	r1, r1, #26
 80034fa:	d402      	bmi.n	8003502 <HAL_DMA_IRQHandler+0x2a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80034fc:	6819      	ldr	r1, [r3, #0]
 80034fe:	43b9      	bics	r1, r7
 8003500:	6019      	str	r1, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8003502:	6853      	ldr	r3, [r2, #4]
 8003504:	431c      	orrs	r4, r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003506:	6b03      	ldr	r3, [r0, #48]	@ 0x30
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 8003508:	6054      	str	r4, [r2, #4]
    if (hdma->XferHalfCpltCallback != NULL)
 800350a:	2b00      	cmp	r3, #0
 800350c:	d01b      	beq.n	8003546 <HAL_DMA_IRQHandler+0x6e>
      hdma->XferErrorCallback(hdma);
 800350e:	4798      	blx	r3
  return;
 8003510:	e019      	b.n	8003546 <HAL_DMA_IRQHandler+0x6e>
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8003512:	2702      	movs	r7, #2
 8003514:	003c      	movs	r4, r7
 8003516:	408c      	lsls	r4, r1
 8003518:	4226      	tst	r6, r4
 800351a:	d015      	beq.n	8003548 <HAL_DMA_IRQHandler+0x70>
 800351c:	423d      	tst	r5, r7
 800351e:	d013      	beq.n	8003548 <HAL_DMA_IRQHandler+0x70>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003520:	6819      	ldr	r1, [r3, #0]
 8003522:	0689      	lsls	r1, r1, #26
 8003524:	d406      	bmi.n	8003534 <HAL_DMA_IRQHandler+0x5c>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003526:	250a      	movs	r5, #10
 8003528:	6819      	ldr	r1, [r3, #0]
 800352a:	43a9      	bics	r1, r5
 800352c:	6019      	str	r1, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800352e:	2101      	movs	r1, #1
 8003530:	1d83      	adds	r3, r0, #6
 8003532:	77d9      	strb	r1, [r3, #31]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 8003534:	6853      	ldr	r3, [r2, #4]
 8003536:	431c      	orrs	r4, r3
 8003538:	6054      	str	r4, [r2, #4]
    __HAL_UNLOCK(hdma);
 800353a:	2200      	movs	r2, #0
 800353c:	1d43      	adds	r3, r0, #5
 800353e:	77da      	strb	r2, [r3, #31]
    if (hdma->XferCpltCallback != NULL)
 8003540:	6ac3      	ldr	r3, [r0, #44]	@ 0x2c
    if (hdma->XferErrorCallback != NULL)
 8003542:	4293      	cmp	r3, r2
 8003544:	d1e3      	bne.n	800350e <HAL_DMA_IRQHandler+0x36>
}
 8003546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8003548:	2408      	movs	r4, #8
 800354a:	0027      	movs	r7, r4
 800354c:	408f      	lsls	r7, r1
 800354e:	423e      	tst	r6, r7
 8003550:	d0f9      	beq.n	8003546 <HAL_DMA_IRQHandler+0x6e>
 8003552:	4225      	tst	r5, r4
 8003554:	d0f7      	beq.n	8003546 <HAL_DMA_IRQHandler+0x6e>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003556:	250e      	movs	r5, #14
 8003558:	681c      	ldr	r4, [r3, #0]
 800355a:	43ac      	bics	r4, r5
 800355c:	601c      	str	r4, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 800355e:	2301      	movs	r3, #1
 8003560:	001d      	movs	r5, r3
 8003562:	408d      	lsls	r5, r1
 8003564:	0029      	movs	r1, r5
 8003566:	6854      	ldr	r4, [r2, #4]
 8003568:	4321      	orrs	r1, r4
 800356a:	6051      	str	r1, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 800356c:	1d82      	adds	r2, r0, #6
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800356e:	63c3      	str	r3, [r0, #60]	@ 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8003570:	77d3      	strb	r3, [r2, #31]
    __HAL_UNLOCK(hdma);
 8003572:	2200      	movs	r2, #0
 8003574:	1d43      	adds	r3, r0, #5
 8003576:	77da      	strb	r2, [r3, #31]
    if (hdma->XferErrorCallback != NULL)
 8003578:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800357a:	e7e2      	b.n	8003542 <HAL_DMA_IRQHandler+0x6a>
 800357c:	40020000 	.word	0x40020000

08003580 <HAL_GPIO_Init>:
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8003580:	2300      	movs	r3, #0
 8003582:	469c      	mov	ip, r3
{
 8003584:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003586:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8003588:	680b      	ldr	r3, [r1, #0]
 800358a:	4664      	mov	r4, ip
 800358c:	001a      	movs	r2, r3
 800358e:	40e2      	lsrs	r2, r4
 8003590:	d101      	bne.n	8003596 <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  }
}
 8003592:	b005      	add	sp, #20
 8003594:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8003596:	4662      	mov	r2, ip
 8003598:	2601      	movs	r6, #1
 800359a:	4096      	lsls	r6, r2
 800359c:	001a      	movs	r2, r3
 800359e:	4032      	ands	r2, r6
 80035a0:	9201      	str	r2, [sp, #4]
    if (iocurrent != 0U)
 80035a2:	4233      	tst	r3, r6
 80035a4:	d100      	bne.n	80035a8 <HAL_GPIO_Init+0x28>
 80035a6:	e084      	b.n	80036b2 <HAL_GPIO_Init+0x132>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80035a8:	684f      	ldr	r7, [r1, #4]
 80035aa:	2310      	movs	r3, #16
 80035ac:	003d      	movs	r5, r7
 80035ae:	439d      	bics	r5, r3
 80035b0:	9503      	str	r5, [sp, #12]
 80035b2:	2d02      	cmp	r5, #2
 80035b4:	d114      	bne.n	80035e0 <HAL_GPIO_Init+0x60>
        tmp = GPIOx->AFR[position >> 3U];
 80035b6:	4663      	mov	r3, ip
 80035b8:	08da      	lsrs	r2, r3, #3
 80035ba:	0092      	lsls	r2, r2, #2
 80035bc:	1882      	adds	r2, r0, r2
 80035be:	6a13      	ldr	r3, [r2, #32]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80035c0:	2407      	movs	r4, #7
        tmp = GPIOx->AFR[position >> 3U];
 80035c2:	001d      	movs	r5, r3
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80035c4:	4663      	mov	r3, ip
 80035c6:	401c      	ands	r4, r3
 80035c8:	230f      	movs	r3, #15
 80035ca:	00a4      	lsls	r4, r4, #2
 80035cc:	40a3      	lsls	r3, r4
 80035ce:	439d      	bics	r5, r3
 80035d0:	9502      	str	r5, [sp, #8]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80035d2:	250f      	movs	r5, #15
 80035d4:	690b      	ldr	r3, [r1, #16]
 80035d6:	402b      	ands	r3, r5
 80035d8:	40a3      	lsls	r3, r4
 80035da:	9c02      	ldr	r4, [sp, #8]
 80035dc:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3U] = tmp;
 80035de:	6213      	str	r3, [r2, #32]
      tmp = GPIOx->MODER;
 80035e0:	4663      	mov	r3, ip
 80035e2:	005a      	lsls	r2, r3, #1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80035e4:	2303      	movs	r3, #3
 80035e6:	4093      	lsls	r3, r2
      tmp = GPIOx->MODER;
 80035e8:	6804      	ldr	r4, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80035ea:	43dd      	mvns	r5, r3
 80035ec:	439c      	bics	r4, r3
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80035ee:	2303      	movs	r3, #3
 80035f0:	403b      	ands	r3, r7
 80035f2:	4093      	lsls	r3, r2
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80035f4:	9502      	str	r5, [sp, #8]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035f6:	9d03      	ldr	r5, [sp, #12]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80035f8:	4323      	orrs	r3, r4
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035fa:	3d01      	subs	r5, #1
      GPIOx->MODER = tmp;
 80035fc:	6003      	str	r3, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80035fe:	2d01      	cmp	r5, #1
 8003600:	d95a      	bls.n	80036b8 <HAL_GPIO_Init+0x138>
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8003602:	2f03      	cmp	r7, #3
 8003604:	d055      	beq.n	80036b2 <HAL_GPIO_Init+0x132>
        tmp = GPIOx->PUPDR;
 8003606:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8003608:	9b02      	ldr	r3, [sp, #8]
 800360a:	401c      	ands	r4, r3
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 800360c:	688b      	ldr	r3, [r1, #8]
 800360e:	4093      	lsls	r3, r2
 8003610:	4323      	orrs	r3, r4
        GPIOx->PUPDR = tmp;
 8003612:	60c3      	str	r3, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003614:	2380      	movs	r3, #128	@ 0x80
 8003616:	055b      	lsls	r3, r3, #21
 8003618:	421f      	tst	r7, r3
 800361a:	d04a      	beq.n	80036b2 <HAL_GPIO_Init+0x132>
        tmp = EXTI->EXTICR[position >> 2U];
 800361c:	4663      	mov	r3, ip
 800361e:	089a      	lsrs	r2, r3, #2
 8003620:	4b2d      	ldr	r3, [pc, #180]	@ (80036d8 <HAL_GPIO_Init+0x158>)
 8003622:	0092      	lsls	r2, r2, #2
 8003624:	18d2      	adds	r2, r2, r3
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003626:	2403      	movs	r4, #3
 8003628:	4663      	mov	r3, ip
 800362a:	401c      	ands	r4, r3
 800362c:	230f      	movs	r3, #15
 800362e:	00e4      	lsls	r4, r4, #3
 8003630:	40a3      	lsls	r3, r4
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003632:	26a0      	movs	r6, #160	@ 0xa0
        tmp = EXTI->EXTICR[position >> 2U];
 8003634:	6e15      	ldr	r5, [r2, #96]	@ 0x60
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003636:	05f6      	lsls	r6, r6, #23
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8003638:	439d      	bics	r5, r3
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800363a:	2300      	movs	r3, #0
 800363c:	42b0      	cmp	r0, r6
 800363e:	d010      	beq.n	8003662 <HAL_GPIO_Init+0xe2>
 8003640:	4e26      	ldr	r6, [pc, #152]	@ (80036dc <HAL_GPIO_Init+0x15c>)
 8003642:	3301      	adds	r3, #1
 8003644:	42b0      	cmp	r0, r6
 8003646:	d00c      	beq.n	8003662 <HAL_GPIO_Init+0xe2>
 8003648:	4e25      	ldr	r6, [pc, #148]	@ (80036e0 <HAL_GPIO_Init+0x160>)
 800364a:	3301      	adds	r3, #1
 800364c:	42b0      	cmp	r0, r6
 800364e:	d008      	beq.n	8003662 <HAL_GPIO_Init+0xe2>
 8003650:	4e24      	ldr	r6, [pc, #144]	@ (80036e4 <HAL_GPIO_Init+0x164>)
 8003652:	3301      	adds	r3, #1
 8003654:	42b0      	cmp	r0, r6
 8003656:	d004      	beq.n	8003662 <HAL_GPIO_Init+0xe2>
 8003658:	4b23      	ldr	r3, [pc, #140]	@ (80036e8 <HAL_GPIO_Init+0x168>)
 800365a:	18c3      	adds	r3, r0, r3
 800365c:	1e5e      	subs	r6, r3, #1
 800365e:	41b3      	sbcs	r3, r6
 8003660:	3305      	adds	r3, #5
 8003662:	40a3      	lsls	r3, r4
 8003664:	432b      	orrs	r3, r5
        EXTI->EXTICR[position >> 2U] = tmp;
 8003666:	6613      	str	r3, [r2, #96]	@ 0x60
        tmp = EXTI->IMR1;
 8003668:	4b20      	ldr	r3, [pc, #128]	@ (80036ec <HAL_GPIO_Init+0x16c>)
        tmp &= ~((uint32_t)iocurrent);
 800366a:	9a01      	ldr	r2, [sp, #4]
        tmp = EXTI->IMR1;
 800366c:	6fdd      	ldr	r5, [r3, #124]	@ 0x7c
          tmp |= iocurrent;
 800366e:	9c01      	ldr	r4, [sp, #4]
        tmp &= ~((uint32_t)iocurrent);
 8003670:	43d2      	mvns	r2, r2
          tmp |= iocurrent;
 8003672:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003674:	03fe      	lsls	r6, r7, #15
 8003676:	d401      	bmi.n	800367c <HAL_GPIO_Init+0xfc>
        tmp &= ~((uint32_t)iocurrent);
 8003678:	002c      	movs	r4, r5
 800367a:	4014      	ands	r4, r2
        EXTI->IMR1 = tmp;
 800367c:	67dc      	str	r4, [r3, #124]	@ 0x7c
        tmp = EXTI->EMR1;
 800367e:	4c1c      	ldr	r4, [pc, #112]	@ (80036f0 <HAL_GPIO_Init+0x170>)
          tmp |= iocurrent;
 8003680:	9d01      	ldr	r5, [sp, #4]
        tmp = EXTI->EMR1;
 8003682:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
          tmp |= iocurrent;
 8003684:	431d      	orrs	r5, r3
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003686:	03be      	lsls	r6, r7, #14
 8003688:	d401      	bmi.n	800368e <HAL_GPIO_Init+0x10e>
        tmp &= ~((uint32_t)iocurrent);
 800368a:	4013      	ands	r3, r2
 800368c:	001d      	movs	r5, r3
        EXTI->EMR1 = tmp;
 800368e:	4b12      	ldr	r3, [pc, #72]	@ (80036d8 <HAL_GPIO_Init+0x158>)
 8003690:	67e5      	str	r5, [r4, #124]	@ 0x7c
        tmp = EXTI->RTSR1;
 8003692:	681d      	ldr	r5, [r3, #0]
          tmp |= iocurrent;
 8003694:	9c01      	ldr	r4, [sp, #4]
 8003696:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003698:	02fe      	lsls	r6, r7, #11
 800369a:	d401      	bmi.n	80036a0 <HAL_GPIO_Init+0x120>
        tmp &= ~((uint32_t)iocurrent);
 800369c:	002c      	movs	r4, r5
 800369e:	4014      	ands	r4, r2
        EXTI->RTSR1 = tmp;
 80036a0:	601c      	str	r4, [r3, #0]
        tmp = EXTI->FTSR1;
 80036a2:	685c      	ldr	r4, [r3, #4]
          tmp |= iocurrent;
 80036a4:	9d01      	ldr	r5, [sp, #4]
 80036a6:	4325      	orrs	r5, r4
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80036a8:	02bf      	lsls	r7, r7, #10
 80036aa:	d401      	bmi.n	80036b0 <HAL_GPIO_Init+0x130>
        tmp &= ~((uint32_t)iocurrent);
 80036ac:	4014      	ands	r4, r2
 80036ae:	0025      	movs	r5, r4
        EXTI->FTSR1 = tmp;
 80036b0:	605d      	str	r5, [r3, #4]
    position++;
 80036b2:	2301      	movs	r3, #1
 80036b4:	449c      	add	ip, r3
 80036b6:	e767      	b.n	8003588 <HAL_GPIO_Init+0x8>
        tmp = GPIOx->OSPEEDR;
 80036b8:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80036ba:	9b02      	ldr	r3, [sp, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80036bc:	4665      	mov	r5, ip
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80036be:	401c      	ands	r4, r3
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80036c0:	68cb      	ldr	r3, [r1, #12]
 80036c2:	4093      	lsls	r3, r2
 80036c4:	4323      	orrs	r3, r4
        GPIOx->OSPEEDR = tmp;
 80036c6:	6083      	str	r3, [r0, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80036c8:	093b      	lsrs	r3, r7, #4
 80036ca:	40ab      	lsls	r3, r5
        tmp = GPIOx->OTYPER;
 80036cc:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 80036ce:	43b4      	bics	r4, r6
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80036d0:	4323      	orrs	r3, r4
        GPIOx->OTYPER = tmp;
 80036d2:	6043      	str	r3, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80036d4:	e797      	b.n	8003606 <HAL_GPIO_Init+0x86>
 80036d6:	46c0      	nop			@ (mov r8, r8)
 80036d8:	40021800 	.word	0x40021800
 80036dc:	50000400 	.word	0x50000400
 80036e0:	50000800 	.word	0x50000800
 80036e4:	50000c00 	.word	0x50000c00
 80036e8:	afffec00 	.word	0xafffec00
 80036ec:	40021804 	.word	0x40021804
 80036f0:	40021808 	.word	0x40021808

080036f4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80036f4:	2a00      	cmp	r2, #0
 80036f6:	d001      	beq.n	80036fc <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80036f8:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80036fa:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80036fc:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80036fe:	e7fc      	b.n	80036fa <HAL_GPIO_WritePin+0x6>

08003700 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003700:	6803      	ldr	r3, [r0, #0]
 8003702:	699a      	ldr	r2, [r3, #24]
 8003704:	0792      	lsls	r2, r2, #30
 8003706:	d501      	bpl.n	800370c <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003708:	2200      	movs	r2, #0
 800370a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800370c:	2201      	movs	r2, #1
 800370e:	6999      	ldr	r1, [r3, #24]
 8003710:	4211      	tst	r1, r2
 8003712:	d102      	bne.n	800371a <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8003714:	6999      	ldr	r1, [r3, #24]
 8003716:	430a      	orrs	r2, r1
 8003718:	619a      	str	r2, [r3, #24]
  }
}
 800371a:	4770      	bx	lr

0800371c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800371c:	b530      	push	{r4, r5, lr}
 800371e:	9c03      	ldr	r4, [sp, #12]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003720:	6800      	ldr	r0, [r0, #0]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003722:	4323      	orrs	r3, r4
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003724:	0412      	lsls	r2, r2, #16
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003726:	0589      	lsls	r1, r1, #22
 8003728:	431a      	orrs	r2, r3
 800372a:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 800372c:	4b05      	ldr	r3, [pc, #20]	@ (8003744 <I2C_TransferConfig+0x28>)
 800372e:	6845      	ldr	r5, [r0, #4]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003730:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8003732:	0d64      	lsrs	r4, r4, #21
 8003734:	4323      	orrs	r3, r4
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003736:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8003738:	439d      	bics	r5, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800373a:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 800373c:	432a      	orrs	r2, r5
 800373e:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003740:	bd30      	pop	{r4, r5, pc}
 8003742:	46c0      	nop			@ (mov r8, r8)
 8003744:	03ff63ff 	.word	0x03ff63ff

08003748 <I2C_IsErrorOccurred>:
{
 8003748:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800374a:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 800374c:	6802      	ldr	r2, [r0, #0]
{
 800374e:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8003750:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003752:	2310      	movs	r3, #16
 8003754:	000f      	movs	r7, r1
{
 8003756:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003758:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 800375a:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800375c:	4219      	tst	r1, r3
 800375e:	d00d      	beq.n	800377c <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 8003760:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003762:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8003764:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003766:	6823      	ldr	r3, [r4, #0]
 8003768:	2120      	movs	r1, #32
 800376a:	699a      	ldr	r2, [r3, #24]
 800376c:	420a      	tst	r2, r1
 800376e:	d15f      	bne.n	8003830 <I2C_IsErrorOccurred+0xe8>
 8003770:	2f00      	cmp	r7, #0
 8003772:	d031      	beq.n	80037d8 <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 8003774:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8003776:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8003778:	9b01      	ldr	r3, [sp, #4]
 800377a:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800377c:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 800377e:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003780:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 8003782:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003784:	4213      	tst	r3, r2
 8003786:	d002      	beq.n	800378e <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8003788:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800378a:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 800378c:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800378e:	2280      	movs	r2, #128	@ 0x80
 8003790:	00d2      	lsls	r2, r2, #3
 8003792:	4213      	tst	r3, r2
 8003794:	d003      	beq.n	800379e <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8003796:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8003798:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 800379a:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800379c:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800379e:	2280      	movs	r2, #128	@ 0x80
 80037a0:	0092      	lsls	r2, r2, #2
 80037a2:	4213      	tst	r3, r2
 80037a4:	d049      	beq.n	800383a <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 80037a6:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80037a8:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 80037aa:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 80037ac:	0020      	movs	r0, r4
 80037ae:	f7ff ffa7 	bl	8003700 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80037b2:	686b      	ldr	r3, [r5, #4]
 80037b4:	4a22      	ldr	r2, [pc, #136]	@ (8003840 <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 80037b6:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 80037b8:	4013      	ands	r3, r2
 80037ba:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 80037bc:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80037be:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 80037c0:	433b      	orrs	r3, r7
 80037c2:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80037c4:	0023      	movs	r3, r4
 80037c6:	3341      	adds	r3, #65	@ 0x41
 80037c8:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037ca:	0022      	movs	r2, r4
 80037cc:	2300      	movs	r3, #0
 80037ce:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 80037d0:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037d2:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 80037d4:	7023      	strb	r3, [r4, #0]
 80037d6:	e032      	b.n	800383e <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 80037d8:	1c72      	adds	r2, r6, #1
 80037da:	d0c5      	beq.n	8003768 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80037dc:	f7ff fda0 	bl	8003320 <HAL_GetTick>
 80037e0:	1b40      	subs	r0, r0, r5
 80037e2:	42b0      	cmp	r0, r6
 80037e4:	d801      	bhi.n	80037ea <I2C_IsErrorOccurred+0xa2>
 80037e6:	2e00      	cmp	r6, #0
 80037e8:	d1bd      	bne.n	8003766 <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 80037ea:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80037ec:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 80037ee:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80037f0:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 80037f2:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80037f4:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 80037f6:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80037f8:	0412      	lsls	r2, r2, #16
 80037fa:	d50b      	bpl.n	8003814 <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80037fc:	2280      	movs	r2, #128	@ 0x80
 80037fe:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003800:	4210      	tst	r0, r2
 8003802:	d107      	bne.n	8003814 <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 8003804:	2920      	cmp	r1, #32
 8003806:	d005      	beq.n	8003814 <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003808:	6859      	ldr	r1, [r3, #4]
 800380a:	430a      	orrs	r2, r1
 800380c:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 800380e:	f7ff fd87 	bl	8003320 <HAL_GetTick>
 8003812:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003814:	2220      	movs	r2, #32
 8003816:	6823      	ldr	r3, [r4, #0]
 8003818:	699b      	ldr	r3, [r3, #24]
 800381a:	4213      	tst	r3, r2
 800381c:	d1a3      	bne.n	8003766 <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800381e:	f7ff fd7f 	bl	8003320 <HAL_GetTick>
 8003822:	1b40      	subs	r0, r0, r5
 8003824:	2819      	cmp	r0, #25
 8003826:	d9f5      	bls.n	8003814 <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8003828:	2320      	movs	r3, #32
              status = HAL_ERROR;
 800382a:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800382c:	9301      	str	r3, [sp, #4]
 800382e:	e79a      	b.n	8003766 <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 8003830:	2f00      	cmp	r7, #0
 8003832:	d19f      	bne.n	8003774 <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003834:	2220      	movs	r2, #32
 8003836:	61da      	str	r2, [r3, #28]
 8003838:	e79c      	b.n	8003774 <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 800383a:	2800      	cmp	r0, #0
 800383c:	d1b6      	bne.n	80037ac <I2C_IsErrorOccurred+0x64>
}
 800383e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003840:	fe00e800 	.word	0xfe00e800

08003844 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8003844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003846:	0004      	movs	r4, r0
 8003848:	000d      	movs	r5, r1
 800384a:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800384c:	2702      	movs	r7, #2
 800384e:	6823      	ldr	r3, [r4, #0]
 8003850:	699b      	ldr	r3, [r3, #24]
 8003852:	423b      	tst	r3, r7
 8003854:	d001      	beq.n	800385a <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8003856:	2000      	movs	r0, #0
 8003858:	e021      	b.n	800389e <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800385a:	0032      	movs	r2, r6
 800385c:	0029      	movs	r1, r5
 800385e:	0020      	movs	r0, r4
 8003860:	f7ff ff72 	bl	8003748 <I2C_IsErrorOccurred>
 8003864:	2800      	cmp	r0, #0
 8003866:	d119      	bne.n	800389c <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8003868:	1c6b      	adds	r3, r5, #1
 800386a:	d0f0      	beq.n	800384e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800386c:	f7ff fd58 	bl	8003320 <HAL_GetTick>
 8003870:	1b80      	subs	r0, r0, r6
 8003872:	42a8      	cmp	r0, r5
 8003874:	d801      	bhi.n	800387a <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8003876:	2d00      	cmp	r5, #0
 8003878:	d1e9      	bne.n	800384e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800387a:	6823      	ldr	r3, [r4, #0]
 800387c:	6999      	ldr	r1, [r3, #24]
 800387e:	2302      	movs	r3, #2
 8003880:	000a      	movs	r2, r1
 8003882:	401a      	ands	r2, r3
 8003884:	4219      	tst	r1, r3
 8003886:	d1e2      	bne.n	800384e <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003888:	2120      	movs	r1, #32
 800388a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800388c:	430b      	orrs	r3, r1
 800388e:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003890:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 8003892:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8003894:	3341      	adds	r3, #65	@ 0x41
 8003896:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003898:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 800389a:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 800389c:	2001      	movs	r0, #1
}
 800389e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080038a0 <I2C_WaitOnFlagUntilTimeout>:
{
 80038a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038a2:	0004      	movs	r4, r0
 80038a4:	000d      	movs	r5, r1
 80038a6:	0017      	movs	r7, r2
 80038a8:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038aa:	6823      	ldr	r3, [r4, #0]
 80038ac:	699b      	ldr	r3, [r3, #24]
 80038ae:	402b      	ands	r3, r5
 80038b0:	1b5b      	subs	r3, r3, r5
 80038b2:	425a      	negs	r2, r3
 80038b4:	4153      	adcs	r3, r2
 80038b6:	42bb      	cmp	r3, r7
 80038b8:	d001      	beq.n	80038be <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 80038ba:	2000      	movs	r0, #0
 80038bc:	e026      	b.n	800390c <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80038be:	0031      	movs	r1, r6
 80038c0:	0020      	movs	r0, r4
 80038c2:	9a06      	ldr	r2, [sp, #24]
 80038c4:	f7ff ff40 	bl	8003748 <I2C_IsErrorOccurred>
 80038c8:	2800      	cmp	r0, #0
 80038ca:	d11e      	bne.n	800390a <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 80038cc:	1c73      	adds	r3, r6, #1
 80038ce:	d0ec      	beq.n	80038aa <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038d0:	f7ff fd26 	bl	8003320 <HAL_GetTick>
 80038d4:	9b06      	ldr	r3, [sp, #24]
 80038d6:	1ac0      	subs	r0, r0, r3
 80038d8:	42b0      	cmp	r0, r6
 80038da:	d801      	bhi.n	80038e0 <I2C_WaitOnFlagUntilTimeout+0x40>
 80038dc:	2e00      	cmp	r6, #0
 80038de:	d1e4      	bne.n	80038aa <I2C_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038e0:	6823      	ldr	r3, [r4, #0]
 80038e2:	699b      	ldr	r3, [r3, #24]
 80038e4:	402b      	ands	r3, r5
 80038e6:	1b5b      	subs	r3, r3, r5
 80038e8:	425a      	negs	r2, r3
 80038ea:	4153      	adcs	r3, r2
 80038ec:	42bb      	cmp	r3, r7
 80038ee:	d1dc      	bne.n	80038aa <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80038f0:	2220      	movs	r2, #32
 80038f2:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 80038f4:	4313      	orrs	r3, r2
 80038f6:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80038f8:	0023      	movs	r3, r4
 80038fa:	3341      	adds	r3, #65	@ 0x41
 80038fc:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80038fe:	0022      	movs	r2, r4
 8003900:	2300      	movs	r3, #0
 8003902:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 8003904:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003906:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 8003908:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 800390a:	2001      	movs	r0, #1
}
 800390c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800390e <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 800390e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003910:	0004      	movs	r4, r0
 8003912:	000e      	movs	r6, r1
 8003914:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003916:	2520      	movs	r5, #32
 8003918:	6823      	ldr	r3, [r4, #0]
 800391a:	699b      	ldr	r3, [r3, #24]
 800391c:	422b      	tst	r3, r5
 800391e:	d001      	beq.n	8003924 <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8003920:	2000      	movs	r0, #0
 8003922:	e01d      	b.n	8003960 <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003924:	003a      	movs	r2, r7
 8003926:	0031      	movs	r1, r6
 8003928:	0020      	movs	r0, r4
 800392a:	f7ff ff0d 	bl	8003748 <I2C_IsErrorOccurred>
 800392e:	2800      	cmp	r0, #0
 8003930:	d115      	bne.n	800395e <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003932:	f7ff fcf5 	bl	8003320 <HAL_GetTick>
 8003936:	1bc0      	subs	r0, r0, r7
 8003938:	42b0      	cmp	r0, r6
 800393a:	d801      	bhi.n	8003940 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 800393c:	2e00      	cmp	r6, #0
 800393e:	d1eb      	bne.n	8003918 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003940:	6823      	ldr	r3, [r4, #0]
 8003942:	699b      	ldr	r3, [r3, #24]
 8003944:	001a      	movs	r2, r3
 8003946:	402a      	ands	r2, r5
 8003948:	422b      	tst	r3, r5
 800394a:	d1e5      	bne.n	8003918 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800394c:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800394e:	432b      	orrs	r3, r5
 8003950:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003952:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8003954:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8003956:	3341      	adds	r3, #65	@ 0x41
 8003958:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800395a:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 800395c:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 800395e:	2001      	movs	r0, #1
}
 8003960:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003964 <I2C_WaitOnRXNEFlagUntilTimeout>:
{
 8003964:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003966:	0005      	movs	r5, r0
  HAL_StatusTypeDef status = HAL_OK;
 8003968:	2400      	movs	r4, #0
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800396a:	2704      	movs	r7, #4
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800396c:	2620      	movs	r6, #32
{
 800396e:	9100      	str	r1, [sp, #0]
 8003970:	9201      	str	r2, [sp, #4]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8003972:	682b      	ldr	r3, [r5, #0]
 8003974:	699b      	ldr	r3, [r3, #24]
 8003976:	423b      	tst	r3, r7
 8003978:	d101      	bne.n	800397e <I2C_WaitOnRXNEFlagUntilTimeout+0x1a>
 800397a:	2c00      	cmp	r4, #0
 800397c:	d001      	beq.n	8003982 <I2C_WaitOnRXNEFlagUntilTimeout+0x1e>
}
 800397e:	0020      	movs	r0, r4
 8003980:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003982:	9a01      	ldr	r2, [sp, #4]
 8003984:	0028      	movs	r0, r5
 8003986:	9900      	ldr	r1, [sp, #0]
 8003988:	f7ff fede 	bl	8003748 <I2C_IsErrorOccurred>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800398c:	682b      	ldr	r3, [r5, #0]
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800398e:	0004      	movs	r4, r0
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8003990:	699a      	ldr	r2, [r3, #24]
 8003992:	4232      	tst	r2, r6
 8003994:	d10f      	bne.n	80039b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003996:	1e63      	subs	r3, r4, #1
 8003998:	419c      	sbcs	r4, r3
 800399a:	b2e4      	uxtb	r4, r4
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800399c:	f7ff fcc0 	bl	8003320 <HAL_GetTick>
 80039a0:	9b01      	ldr	r3, [sp, #4]
 80039a2:	1ac0      	subs	r0, r0, r3
 80039a4:	9b00      	ldr	r3, [sp, #0]
 80039a6:	4298      	cmp	r0, r3
 80039a8:	d801      	bhi.n	80039ae <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1e1      	bne.n	8003972 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
 80039ae:	2c00      	cmp	r4, #0
 80039b0:	d019      	beq.n	80039e6 <I2C_WaitOnRXNEFlagUntilTimeout+0x82>
{
 80039b2:	2401      	movs	r4, #1
 80039b4:	e7dd      	b.n	8003972 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 80039b6:	2800      	cmp	r0, #0
 80039b8:	d111      	bne.n	80039de <I2C_WaitOnRXNEFlagUntilTimeout+0x7a>
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80039ba:	699a      	ldr	r2, [r3, #24]
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039bc:	2210      	movs	r2, #16
 80039be:	6999      	ldr	r1, [r3, #24]
 80039c0:	4211      	tst	r1, r2
 80039c2:	d00e      	beq.n	80039e2 <I2C_WaitOnRXNEFlagUntilTimeout+0x7e>
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039c4:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80039c6:	646f      	str	r7, [r5, #68]	@ 0x44
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039c8:	61de      	str	r6, [r3, #28]
        I2C_RESET_CR2(hi2c);
 80039ca:	685a      	ldr	r2, [r3, #4]
 80039cc:	490c      	ldr	r1, [pc, #48]	@ (8003a00 <I2C_WaitOnRXNEFlagUntilTimeout+0x9c>)
 80039ce:	400a      	ands	r2, r1
 80039d0:	605a      	str	r2, [r3, #4]
        hi2c->State = HAL_I2C_STATE_READY;
 80039d2:	002b      	movs	r3, r5
 80039d4:	3341      	adds	r3, #65	@ 0x41
 80039d6:	701e      	strb	r6, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80039d8:	7058      	strb	r0, [r3, #1]
        __HAL_UNLOCK(hi2c);
 80039da:	3b01      	subs	r3, #1
 80039dc:	7018      	strb	r0, [r3, #0]
{
 80039de:	2401      	movs	r4, #1
 80039e0:	e7dc      	b.n	800399c <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80039e2:	6468      	str	r0, [r5, #68]	@ 0x44
 80039e4:	e7da      	b.n	800399c <I2C_WaitOnRXNEFlagUntilTimeout+0x38>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039e6:	682b      	ldr	r3, [r5, #0]
 80039e8:	699b      	ldr	r3, [r3, #24]
 80039ea:	423b      	tst	r3, r7
 80039ec:	d1c1      	bne.n	8003972 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80039ee:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 80039f0:	4333      	orrs	r3, r6
 80039f2:	646b      	str	r3, [r5, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80039f4:	002b      	movs	r3, r5
 80039f6:	3341      	adds	r3, #65	@ 0x41
 80039f8:	701e      	strb	r6, [r3, #0]
        __HAL_UNLOCK(hi2c);
 80039fa:	3b01      	subs	r3, #1
 80039fc:	701c      	strb	r4, [r3, #0]
        status = HAL_ERROR;
 80039fe:	e7d8      	b.n	80039b2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
 8003a00:	fe00e800 	.word	0xfe00e800

08003a04 <HAL_I2C_Init>:
{
 8003a04:	b570      	push	{r4, r5, r6, lr}
 8003a06:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003a08:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8003a0a:	2c00      	cmp	r4, #0
 8003a0c:	d04e      	beq.n	8003aac <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003a0e:	0025      	movs	r5, r4
 8003a10:	3541      	adds	r5, #65	@ 0x41
 8003a12:	782b      	ldrb	r3, [r5, #0]
 8003a14:	b2da      	uxtb	r2, r3
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d105      	bne.n	8003a26 <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8003a1a:	0023      	movs	r3, r4
 8003a1c:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8003a1e:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8003a20:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8003a22:	f7ff fb41 	bl	80030a8 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a26:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8003a28:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8003a2a:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8003a2c:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a2e:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8003a30:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003a32:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8003a34:	438a      	bics	r2, r1
 8003a36:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003a38:	491d      	ldr	r1, [pc, #116]	@ (8003ab0 <HAL_I2C_Init+0xac>)
 8003a3a:	6862      	ldr	r2, [r4, #4]
 8003a3c:	400a      	ands	r2, r1
 8003a3e:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003a40:	689a      	ldr	r2, [r3, #8]
 8003a42:	491c      	ldr	r1, [pc, #112]	@ (8003ab4 <HAL_I2C_Init+0xb0>)
 8003a44:	400a      	ands	r2, r1
 8003a46:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003a48:	2801      	cmp	r0, #1
 8003a4a:	d107      	bne.n	8003a5c <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003a4c:	2280      	movs	r2, #128	@ 0x80
 8003a4e:	0212      	lsls	r2, r2, #8
 8003a50:	4332      	orrs	r2, r6
 8003a52:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a54:	685a      	ldr	r2, [r3, #4]
 8003a56:	4818      	ldr	r0, [pc, #96]	@ (8003ab8 <HAL_I2C_Init+0xb4>)
 8003a58:	4002      	ands	r2, r0
 8003a5a:	e009      	b.n	8003a70 <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003a5c:	2284      	movs	r2, #132	@ 0x84
 8003a5e:	0212      	lsls	r2, r2, #8
 8003a60:	4332      	orrs	r2, r6
 8003a62:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003a64:	2802      	cmp	r0, #2
 8003a66:	d1f5      	bne.n	8003a54 <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a68:	2280      	movs	r2, #128	@ 0x80
 8003a6a:	6858      	ldr	r0, [r3, #4]
 8003a6c:	0112      	lsls	r2, r2, #4
 8003a6e:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003a70:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003a72:	6858      	ldr	r0, [r3, #4]
 8003a74:	4a11      	ldr	r2, [pc, #68]	@ (8003abc <HAL_I2C_Init+0xb8>)
 8003a76:	4302      	orrs	r2, r0
 8003a78:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a7a:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a7c:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003a7e:	400a      	ands	r2, r1
 8003a80:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a82:	6961      	ldr	r1, [r4, #20]
 8003a84:	6922      	ldr	r2, [r4, #16]
 8003a86:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003a88:	69a1      	ldr	r1, [r4, #24]
 8003a8a:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003a8c:	430a      	orrs	r2, r1
 8003a8e:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003a90:	6a21      	ldr	r1, [r4, #32]
 8003a92:	69e2      	ldr	r2, [r4, #28]
 8003a94:	430a      	orrs	r2, r1
 8003a96:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8003a98:	2201      	movs	r2, #1
 8003a9a:	6819      	ldr	r1, [r3, #0]
 8003a9c:	430a      	orrs	r2, r1
 8003a9e:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8003aa0:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003aa2:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003aa4:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003aa6:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003aa8:	3442      	adds	r4, #66	@ 0x42
 8003aaa:	7020      	strb	r0, [r4, #0]
}
 8003aac:	bd70      	pop	{r4, r5, r6, pc}
 8003aae:	46c0      	nop			@ (mov r8, r8)
 8003ab0:	f0ffffff 	.word	0xf0ffffff
 8003ab4:	ffff7fff 	.word	0xffff7fff
 8003ab8:	fffff7ff 	.word	0xfffff7ff
 8003abc:	02008000 	.word	0x02008000

08003ac0 <HAL_I2C_Master_Transmit>:
{
 8003ac0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ac2:	0006      	movs	r6, r0
{
 8003ac4:	b085      	sub	sp, #20
 8003ac6:	9202      	str	r2, [sp, #8]
 8003ac8:	9303      	str	r3, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003aca:	3641      	adds	r6, #65	@ 0x41
 8003acc:	7833      	ldrb	r3, [r6, #0]
{
 8003ace:	0004      	movs	r4, r0
 8003ad0:	000f      	movs	r7, r1
    __HAL_LOCK(hi2c);
 8003ad2:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003ad4:	2b20      	cmp	r3, #32
 8003ad6:	d114      	bne.n	8003b02 <HAL_I2C_Master_Transmit+0x42>
    __HAL_LOCK(hi2c);
 8003ad8:	0023      	movs	r3, r4
 8003ada:	3340      	adds	r3, #64	@ 0x40
 8003adc:	781a      	ldrb	r2, [r3, #0]
 8003ade:	2a01      	cmp	r2, #1
 8003ae0:	d00f      	beq.n	8003b02 <HAL_I2C_Master_Transmit+0x42>
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003ae6:	f7ff fc1b 	bl	8003320 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003aea:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8003aec:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003aee:	9000      	str	r0, [sp, #0]
 8003af0:	2319      	movs	r3, #25
 8003af2:	2201      	movs	r2, #1
 8003af4:	0020      	movs	r0, r4
 8003af6:	0209      	lsls	r1, r1, #8
 8003af8:	f7ff fed2 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 8003afc:	2800      	cmp	r0, #0
 8003afe:	d002      	beq.n	8003b06 <HAL_I2C_Master_Transmit+0x46>
      return HAL_ERROR;
 8003b00:	2001      	movs	r0, #1
}
 8003b02:	b005      	add	sp, #20
 8003b04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003b06:	2321      	movs	r3, #33	@ 0x21
 8003b08:	7033      	strb	r3, [r6, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003b0a:	0023      	movs	r3, r4
 8003b0c:	2210      	movs	r2, #16
 8003b0e:	3342      	adds	r3, #66	@ 0x42
 8003b10:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr  = pData;
 8003b12:	9b02      	ldr	r3, [sp, #8]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b14:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8003b16:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003b18:	9b03      	ldr	r3, [sp, #12]
 8003b1a:	4939      	ldr	r1, [pc, #228]	@ (8003c00 <HAL_I2C_Master_Transmit+0x140>)
 8003b1c:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b1e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003b20:	6360      	str	r0, [r4, #52]	@ 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b22:	2bff      	cmp	r3, #255	@ 0xff
 8003b24:	d930      	bls.n	8003b88 <HAL_I2C_Master_Transmit+0xc8>
      xfermode = I2C_RELOAD_MODE;
 8003b26:	2380      	movs	r3, #128	@ 0x80
 8003b28:	32ef      	adds	r2, #239	@ 0xef
 8003b2a:	8522      	strh	r2, [r4, #40]	@ 0x28
 8003b2c:	045b      	lsls	r3, r3, #17
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003b2e:	9e02      	ldr	r6, [sp, #8]
 8003b30:	6820      	ldr	r0, [r4, #0]
 8003b32:	7836      	ldrb	r6, [r6, #0]
      hi2c->XferSize--;
 8003b34:	3a01      	subs	r2, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003b36:	6286      	str	r6, [r0, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8003b38:	9802      	ldr	r0, [sp, #8]
      hi2c->XferSize--;
 8003b3a:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 8003b3c:	3001      	adds	r0, #1
 8003b3e:	6260      	str	r0, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003b40:	8d60      	ldrh	r0, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003b42:	8522      	strh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8003b44:	3801      	subs	r0, #1
 8003b46:	b280      	uxth	r0, r0
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003b48:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8003b4a:	8560      	strh	r0, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003b4c:	b2d2      	uxtb	r2, r2
 8003b4e:	9100      	str	r1, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b50:	0039      	movs	r1, r7
 8003b52:	0020      	movs	r0, r4
 8003b54:	f7ff fde2 	bl	800371c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003b58:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b5a:	002a      	movs	r2, r5
 8003b5c:	0020      	movs	r0, r4
 8003b5e:	990a      	ldr	r1, [sp, #40]	@ 0x28
    while (hi2c->XferCount > 0U)
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d11d      	bne.n	8003ba0 <HAL_I2C_Master_Transmit+0xe0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b64:	f7ff fed3 	bl	800390e <I2C_WaitOnSTOPFlagUntilTimeout>
 8003b68:	2800      	cmp	r0, #0
 8003b6a:	d1c9      	bne.n	8003b00 <HAL_I2C_Master_Transmit+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b6c:	2120      	movs	r1, #32
 8003b6e:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003b70:	4d24      	ldr	r5, [pc, #144]	@ (8003c04 <HAL_I2C_Master_Transmit+0x144>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b72:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003b74:	685a      	ldr	r2, [r3, #4]
 8003b76:	402a      	ands	r2, r5
 8003b78:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003b7a:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003b7c:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003b7e:	3341      	adds	r3, #65	@ 0x41
 8003b80:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003b82:	7058      	strb	r0, [r3, #1]
    __HAL_UNLOCK(hi2c);
 8003b84:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003b86:	e7bc      	b.n	8003b02 <HAL_I2C_Master_Transmit+0x42>
      hi2c->XferSize = hi2c->XferCount;
 8003b88:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003b8a:	b292      	uxth	r2, r2
      xfermode = I2C_AUTOEND_MODE;
 8003b8c:	8522      	strh	r2, [r4, #40]	@ 0x28
    if (hi2c->XferSize > 0U)
 8003b8e:	2a00      	cmp	r2, #0
 8003b90:	d002      	beq.n	8003b98 <HAL_I2C_Master_Transmit+0xd8>
 8003b92:	2380      	movs	r3, #128	@ 0x80
 8003b94:	049b      	lsls	r3, r3, #18
 8003b96:	e7ca      	b.n	8003b2e <HAL_I2C_Master_Transmit+0x6e>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003b98:	9100      	str	r1, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003b9a:	2380      	movs	r3, #128	@ 0x80
 8003b9c:	049b      	lsls	r3, r3, #18
 8003b9e:	e7d7      	b.n	8003b50 <HAL_I2C_Master_Transmit+0x90>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ba0:	f7ff fe50 	bl	8003844 <I2C_WaitOnTXISFlagUntilTimeout>
 8003ba4:	2800      	cmp	r0, #0
 8003ba6:	d1ab      	bne.n	8003b00 <HAL_I2C_Master_Transmit+0x40>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003ba8:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003baa:	6822      	ldr	r2, [r4, #0]
 8003bac:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8003bae:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003bb0:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8003bb2:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003bb4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003bb6:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	b29b      	uxth	r3, r3
 8003bbc:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003bbe:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003bc0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003bc2:	b292      	uxth	r2, r2
 8003bc4:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d0c6      	beq.n	8003b58 <HAL_I2C_Master_Transmit+0x98>
 8003bca:	2a00      	cmp	r2, #0
 8003bcc:	d1c4      	bne.n	8003b58 <HAL_I2C_Master_Transmit+0x98>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003bce:	2180      	movs	r1, #128	@ 0x80
 8003bd0:	0020      	movs	r0, r4
 8003bd2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003bd4:	9500      	str	r5, [sp, #0]
 8003bd6:	f7ff fe63 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 8003bda:	2800      	cmp	r0, #0
 8003bdc:	d000      	beq.n	8003be0 <HAL_I2C_Master_Transmit+0x120>
 8003bde:	e78f      	b.n	8003b00 <HAL_I2C_Master_Transmit+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003be0:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003be2:	2bff      	cmp	r3, #255	@ 0xff
 8003be4:	d905      	bls.n	8003bf2 <HAL_I2C_Master_Transmit+0x132>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003be6:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003be8:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003bea:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003bec:	045b      	lsls	r3, r3, #17
 8003bee:	9000      	str	r0, [sp, #0]
 8003bf0:	e7ae      	b.n	8003b50 <HAL_I2C_Master_Transmit+0x90>
          hi2c->XferSize = hi2c->XferCount;
 8003bf2:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003bf4:	b292      	uxth	r2, r2
 8003bf6:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003bf8:	b2d2      	uxtb	r2, r2
 8003bfa:	9000      	str	r0, [sp, #0]
 8003bfc:	e7cd      	b.n	8003b9a <HAL_I2C_Master_Transmit+0xda>
 8003bfe:	46c0      	nop			@ (mov r8, r8)
 8003c00:	80002000 	.word	0x80002000
 8003c04:	fe00e800 	.word	0xfe00e800

08003c08 <HAL_I2C_Master_Receive>:
{
 8003c08:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c0a:	0006      	movs	r6, r0
{
 8003c0c:	b085      	sub	sp, #20
 8003c0e:	9202      	str	r2, [sp, #8]
 8003c10:	9303      	str	r3, [sp, #12]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c12:	3641      	adds	r6, #65	@ 0x41
 8003c14:	7833      	ldrb	r3, [r6, #0]
{
 8003c16:	0004      	movs	r4, r0
 8003c18:	000f      	movs	r7, r1
    __HAL_LOCK(hi2c);
 8003c1a:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c1c:	2b20      	cmp	r3, #32
 8003c1e:	d114      	bne.n	8003c4a <HAL_I2C_Master_Receive+0x42>
    __HAL_LOCK(hi2c);
 8003c20:	0023      	movs	r3, r4
 8003c22:	3340      	adds	r3, #64	@ 0x40
 8003c24:	781a      	ldrb	r2, [r3, #0]
 8003c26:	2a01      	cmp	r2, #1
 8003c28:	d00f      	beq.n	8003c4a <HAL_I2C_Master_Receive+0x42>
 8003c2a:	2201      	movs	r2, #1
 8003c2c:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8003c2e:	f7ff fb77 	bl	8003320 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c32:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8003c34:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003c36:	9000      	str	r0, [sp, #0]
 8003c38:	2319      	movs	r3, #25
 8003c3a:	2201      	movs	r2, #1
 8003c3c:	0020      	movs	r0, r4
 8003c3e:	0209      	lsls	r1, r1, #8
 8003c40:	f7ff fe2e 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 8003c44:	2800      	cmp	r0, #0
 8003c46:	d002      	beq.n	8003c4e <HAL_I2C_Master_Receive+0x46>
      return HAL_ERROR;
 8003c48:	2001      	movs	r0, #1
}
 8003c4a:	b005      	add	sp, #20
 8003c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003c4e:	2322      	movs	r3, #34	@ 0x22
 8003c50:	7033      	strb	r3, [r6, #0]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003c52:	0026      	movs	r6, r4
 8003c54:	3b12      	subs	r3, #18
 8003c56:	3642      	adds	r6, #66	@ 0x42
 8003c58:	7033      	strb	r3, [r6, #0]
    hi2c->pBuffPtr  = pData;
 8003c5a:	9b02      	ldr	r3, [sp, #8]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003c5c:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8003c5e:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003c60:	9b03      	ldr	r3, [sp, #12]
    hi2c->XferISR   = NULL;
 8003c62:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8003c64:	8563      	strh	r3, [r4, #42]	@ 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003c66:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003c68:	4b2c      	ldr	r3, [pc, #176]	@ (8003d1c <HAL_I2C_Master_Receive+0x114>)
 8003c6a:	2aff      	cmp	r2, #255	@ 0xff
 8003c6c:	d920      	bls.n	8003cb0 <HAL_I2C_Master_Receive+0xa8>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003c6e:	22ff      	movs	r2, #255	@ 0xff
 8003c70:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c72:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003c74:	2380      	movs	r3, #128	@ 0x80
 8003c76:	045b      	lsls	r3, r3, #17
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003c78:	0039      	movs	r1, r7
 8003c7a:	0020      	movs	r0, r4
 8003c7c:	f7ff fd4e 	bl	800371c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003c80:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c82:	002a      	movs	r2, r5
 8003c84:	0020      	movs	r0, r4
 8003c86:	990a      	ldr	r1, [sp, #40]	@ 0x28
    while (hi2c->XferCount > 0U)
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d119      	bne.n	8003cc0 <HAL_I2C_Master_Receive+0xb8>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003c8c:	f7ff fe3f 	bl	800390e <I2C_WaitOnSTOPFlagUntilTimeout>
 8003c90:	2800      	cmp	r0, #0
 8003c92:	d1d9      	bne.n	8003c48 <HAL_I2C_Master_Receive+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c94:	2120      	movs	r1, #32
 8003c96:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8003c98:	4d21      	ldr	r5, [pc, #132]	@ (8003d20 <HAL_I2C_Master_Receive+0x118>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003c9a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8003c9c:	685a      	ldr	r2, [r3, #4]
 8003c9e:	402a      	ands	r2, r5
 8003ca0:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8003ca2:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8003ca4:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8003ca6:	3341      	adds	r3, #65	@ 0x41
 8003ca8:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8003caa:	7030      	strb	r0, [r6, #0]
    __HAL_UNLOCK(hi2c);
 8003cac:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8003cae:	e7cc      	b.n	8003c4a <HAL_I2C_Master_Receive+0x42>
      hi2c->XferSize = hi2c->XferCount;
 8003cb0:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003cb2:	b292      	uxth	r2, r2
 8003cb4:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003cb6:	b2d2      	uxtb	r2, r2
 8003cb8:	9300      	str	r3, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003cba:	2380      	movs	r3, #128	@ 0x80
 8003cbc:	049b      	lsls	r3, r3, #18
 8003cbe:	e7db      	b.n	8003c78 <HAL_I2C_Master_Receive+0x70>
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cc0:	f7ff fe50 	bl	8003964 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003cc4:	2800      	cmp	r0, #0
 8003cc6:	d1bf      	bne.n	8003c48 <HAL_I2C_Master_Receive+0x40>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003cc8:	6823      	ldr	r3, [r4, #0]
 8003cca:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003ccc:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8003cce:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003cd0:	6a63      	ldr	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8003cd2:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8003cd8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003cda:	3a01      	subs	r2, #1
      hi2c->XferCount--;
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	8563      	strh	r3, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ce2:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8003ce4:	b292      	uxth	r2, r2
 8003ce6:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d0c9      	beq.n	8003c80 <HAL_I2C_Master_Receive+0x78>
 8003cec:	2a00      	cmp	r2, #0
 8003cee:	d1c7      	bne.n	8003c80 <HAL_I2C_Master_Receive+0x78>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003cf0:	2180      	movs	r1, #128	@ 0x80
 8003cf2:	0020      	movs	r0, r4
 8003cf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003cf6:	9500      	str	r5, [sp, #0]
 8003cf8:	f7ff fdd2 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 8003cfc:	2800      	cmp	r0, #0
 8003cfe:	d1a3      	bne.n	8003c48 <HAL_I2C_Master_Receive+0x40>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003d00:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8003d02:	2bff      	cmp	r3, #255	@ 0xff
 8003d04:	d903      	bls.n	8003d0e <HAL_I2C_Master_Receive+0x106>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003d06:	22ff      	movs	r2, #255	@ 0xff
 8003d08:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003d0a:	9000      	str	r0, [sp, #0]
 8003d0c:	e7b2      	b.n	8003c74 <HAL_I2C_Master_Receive+0x6c>
          hi2c->XferSize = hi2c->XferCount;
 8003d0e:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8003d10:	b292      	uxth	r2, r2
 8003d12:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003d14:	b2d2      	uxtb	r2, r2
 8003d16:	9000      	str	r0, [sp, #0]
 8003d18:	e7cf      	b.n	8003cba <HAL_I2C_Master_Receive+0xb2>
 8003d1a:	46c0      	nop			@ (mov r8, r8)
 8003d1c:	80002400 	.word	0x80002400
 8003d20:	fe00e800 	.word	0xfe00e800

08003d24 <HAL_I2C_IsDeviceReady>:
{
 8003d24:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d26:	0007      	movs	r7, r0
{
 8003d28:	001d      	movs	r5, r3
  __IO uint32_t I2C_Trials = 0UL;
 8003d2a:	2300      	movs	r3, #0
{
 8003d2c:	b089      	sub	sp, #36	@ 0x24
 8003d2e:	9205      	str	r2, [sp, #20]
  __IO uint32_t I2C_Trials = 0UL;
 8003d30:	9307      	str	r3, [sp, #28]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d32:	3741      	adds	r7, #65	@ 0x41
 8003d34:	783b      	ldrb	r3, [r7, #0]
{
 8003d36:	0004      	movs	r4, r0
      return HAL_BUSY;
 8003d38:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d3a:	2b20      	cmp	r3, #32
 8003d3c:	d169      	bne.n	8003e12 <HAL_I2C_IsDeviceReady+0xee>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003d3e:	6823      	ldr	r3, [r4, #0]
 8003d40:	699e      	ldr	r6, [r3, #24]
 8003d42:	2380      	movs	r3, #128	@ 0x80
 8003d44:	0032      	movs	r2, r6
 8003d46:	021b      	lsls	r3, r3, #8
 8003d48:	401a      	ands	r2, r3
 8003d4a:	421e      	tst	r6, r3
 8003d4c:	d161      	bne.n	8003e12 <HAL_I2C_IsDeviceReady+0xee>
    __HAL_LOCK(hi2c);
 8003d4e:	0023      	movs	r3, r4
 8003d50:	3340      	adds	r3, #64	@ 0x40
 8003d52:	781e      	ldrb	r6, [r3, #0]
 8003d54:	2e01      	cmp	r6, #1
 8003d56:	d05c      	beq.n	8003e12 <HAL_I2C_IsDeviceReady+0xee>
 8003d58:	2601      	movs	r6, #1
 8003d5a:	701e      	strb	r6, [r3, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d5c:	2324      	movs	r3, #36	@ 0x24
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003d5e:	0589      	lsls	r1, r1, #22
    hi2c->State = HAL_I2C_STATE_BUSY;
 8003d60:	703b      	strb	r3, [r7, #0]
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003d62:	0d8b      	lsrs	r3, r1, #22
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d64:	6462      	str	r2, [r4, #68]	@ 0x44
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003d66:	9303      	str	r3, [sp, #12]
 8003d68:	68e3      	ldr	r3, [r4, #12]
 8003d6a:	2b01      	cmp	r3, #1
 8003d6c:	d133      	bne.n	8003dd6 <HAL_I2C_IsDeviceReady+0xb2>
 8003d6e:	4b31      	ldr	r3, [pc, #196]	@ (8003e34 <HAL_I2C_IsDeviceReady+0x110>)
 8003d70:	9a03      	ldr	r2, [sp, #12]
 8003d72:	4313      	orrs	r3, r2
 8003d74:	6822      	ldr	r2, [r4, #0]
 8003d76:	6053      	str	r3, [r2, #4]
      tickstart = HAL_GetTick();
 8003d78:	f7ff fad2 	bl	8003320 <HAL_GetTick>
 8003d7c:	9002      	str	r0, [sp, #8]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d7e:	6822      	ldr	r2, [r4, #0]
 8003d80:	6993      	ldr	r3, [r2, #24]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003d82:	6992      	ldr	r2, [r2, #24]
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d84:	095b      	lsrs	r3, r3, #5
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003d86:	0912      	lsrs	r2, r2, #4
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d88:	4033      	ands	r3, r6
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003d8a:	4032      	ands	r2, r6
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	d024      	beq.n	8003dda <HAL_I2C_IsDeviceReady+0xb6>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003d90:	6822      	ldr	r2, [r4, #0]
 8003d92:	2310      	movs	r3, #16
 8003d94:	6991      	ldr	r1, [r2, #24]
 8003d96:	0008      	movs	r0, r1
 8003d98:	4018      	ands	r0, r3
 8003d9a:	9004      	str	r0, [sp, #16]
 8003d9c:	4219      	tst	r1, r3
 8003d9e:	d13a      	bne.n	8003e16 <HAL_I2C_IsDeviceReady+0xf2>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003da0:	9b02      	ldr	r3, [sp, #8]
 8003da2:	0002      	movs	r2, r0
 8003da4:	9300      	str	r3, [sp, #0]
 8003da6:	2120      	movs	r1, #32
 8003da8:	002b      	movs	r3, r5
 8003daa:	0020      	movs	r0, r4
 8003dac:	f7ff fd78 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 8003db0:	2800      	cmp	r0, #0
 8003db2:	d026      	beq.n	8003e02 <HAL_I2C_IsDeviceReady+0xde>
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003db4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8003db6:	2b04      	cmp	r3, #4
 8003db8:	d104      	bne.n	8003dc4 <HAL_I2C_IsDeviceReady+0xa0>
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003dba:	2220      	movs	r2, #32
 8003dbc:	6823      	ldr	r3, [r4, #0]
 8003dbe:	61da      	str	r2, [r3, #28]
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dc0:	9b04      	ldr	r3, [sp, #16]
 8003dc2:	6463      	str	r3, [r4, #68]	@ 0x44
      I2C_Trials++;
 8003dc4:	9b07      	ldr	r3, [sp, #28]
    } while (I2C_Trials < Trials);
 8003dc6:	9a05      	ldr	r2, [sp, #20]
      I2C_Trials++;
 8003dc8:	3301      	adds	r3, #1
 8003dca:	9307      	str	r3, [sp, #28]
      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 8003dcc:	9b07      	ldr	r3, [sp, #28]
    } while (I2C_Trials < Trials);
 8003dce:	9b07      	ldr	r3, [sp, #28]
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d3c9      	bcc.n	8003d68 <HAL_I2C_IsDeviceReady+0x44>
 8003dd4:	e00b      	b.n	8003dee <HAL_I2C_IsDeviceReady+0xca>
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8003dd6:	4b18      	ldr	r3, [pc, #96]	@ (8003e38 <HAL_I2C_IsDeviceReady+0x114>)
 8003dd8:	e7ca      	b.n	8003d70 <HAL_I2C_IsDeviceReady+0x4c>
        if (Timeout != HAL_MAX_DELAY)
 8003dda:	1c6b      	adds	r3, r5, #1
 8003ddc:	d0cf      	beq.n	8003d7e <HAL_I2C_IsDeviceReady+0x5a>
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003dde:	f7ff fa9f 	bl	8003320 <HAL_GetTick>
 8003de2:	9b02      	ldr	r3, [sp, #8]
 8003de4:	1ac0      	subs	r0, r0, r3
 8003de6:	42a8      	cmp	r0, r5
 8003de8:	d801      	bhi.n	8003dee <HAL_I2C_IsDeviceReady+0xca>
 8003dea:	2d00      	cmp	r5, #0
 8003dec:	d1c7      	bne.n	8003d7e <HAL_I2C_IsDeviceReady+0x5a>
    hi2c->State = HAL_I2C_STATE_READY;
 8003dee:	2320      	movs	r3, #32
 8003df0:	703b      	strb	r3, [r7, #0]
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003df2:	6c62      	ldr	r2, [r4, #68]	@ 0x44
    __HAL_UNLOCK(hi2c);
 8003df4:	3440      	adds	r4, #64	@ 0x40
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003df6:	4313      	orrs	r3, r2
 8003df8:	6063      	str	r3, [r4, #4]
    __HAL_UNLOCK(hi2c);
 8003dfa:	2300      	movs	r3, #0
            return HAL_ERROR;
 8003dfc:	2001      	movs	r0, #1
    __HAL_UNLOCK(hi2c);
 8003dfe:	7023      	strb	r3, [r4, #0]
 8003e00:	e007      	b.n	8003e12 <HAL_I2C_IsDeviceReady+0xee>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e02:	2320      	movs	r3, #32
 8003e04:	6822      	ldr	r2, [r4, #0]
 8003e06:	61d3      	str	r3, [r2, #28]
          hi2c->State = HAL_I2C_STATE_READY;
 8003e08:	0022      	movs	r2, r4
          __HAL_UNLOCK(hi2c);
 8003e0a:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8003e0c:	3241      	adds	r2, #65	@ 0x41
 8003e0e:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 8003e10:	7020      	strb	r0, [r4, #0]
}
 8003e12:	b009      	add	sp, #36	@ 0x24
 8003e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e16:	61d3      	str	r3, [r2, #28]
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8003e18:	9b02      	ldr	r3, [sp, #8]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	9300      	str	r3, [sp, #0]
 8003e1e:	2120      	movs	r1, #32
 8003e20:	002b      	movs	r3, r5
 8003e22:	0020      	movs	r0, r4
 8003e24:	f7ff fd3c 	bl	80038a0 <I2C_WaitOnFlagUntilTimeout>
 8003e28:	2800      	cmp	r0, #0
 8003e2a:	d1cb      	bne.n	8003dc4 <HAL_I2C_IsDeviceReady+0xa0>
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e2c:	2220      	movs	r2, #32
 8003e2e:	6823      	ldr	r3, [r4, #0]
 8003e30:	61da      	str	r2, [r3, #28]
 8003e32:	e7c7      	b.n	8003dc4 <HAL_I2C_IsDeviceReady+0xa0>
 8003e34:	02002000 	.word	0x02002000
 8003e38:	02002800 	.word	0x02002800

08003e3c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003e3c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e3e:	0004      	movs	r4, r0
 8003e40:	3441      	adds	r4, #65	@ 0x41
 8003e42:	7822      	ldrb	r2, [r4, #0]
{
 8003e44:	0003      	movs	r3, r0
 8003e46:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e48:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e4a:	b2d6      	uxtb	r6, r2
 8003e4c:	2a20      	cmp	r2, #32
 8003e4e:	d118      	bne.n	8003e82 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8003e50:	001d      	movs	r5, r3
 8003e52:	3540      	adds	r5, #64	@ 0x40
 8003e54:	782a      	ldrb	r2, [r5, #0]
 8003e56:	2a01      	cmp	r2, #1
 8003e58:	d013      	beq.n	8003e82 <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003e5a:	2224      	movs	r2, #36	@ 0x24
 8003e5c:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	3a23      	subs	r2, #35	@ 0x23
 8003e62:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003e64:	4807      	ldr	r0, [pc, #28]	@ (8003e84 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8003e66:	4391      	bics	r1, r2
 8003e68:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003e6a:	6819      	ldr	r1, [r3, #0]
 8003e6c:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e6e:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003e70:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8003e72:	6819      	ldr	r1, [r3, #0]
 8003e74:	4339      	orrs	r1, r7
 8003e76:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8003e78:	6819      	ldr	r1, [r3, #0]
 8003e7a:	430a      	orrs	r2, r1
 8003e7c:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8003e7e:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8003e80:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003e82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e84:	ffffefff 	.word	0xffffefff

08003e88 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e88:	0002      	movs	r2, r0
{
 8003e8a:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e8c:	3241      	adds	r2, #65	@ 0x41
 8003e8e:	7814      	ldrb	r4, [r2, #0]
{
 8003e90:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e92:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e94:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e96:	2c20      	cmp	r4, #32
 8003e98:	d117      	bne.n	8003eca <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 8003e9a:	001c      	movs	r4, r3
 8003e9c:	3440      	adds	r4, #64	@ 0x40
 8003e9e:	7826      	ldrb	r6, [r4, #0]
 8003ea0:	2e01      	cmp	r6, #1
 8003ea2:	d012      	beq.n	8003eca <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003ea4:	3022      	adds	r0, #34	@ 0x22
 8003ea6:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	3823      	subs	r0, #35	@ 0x23
 8003eac:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003eae:	4f07      	ldr	r7, [pc, #28]	@ (8003ecc <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8003eb0:	4386      	bics	r6, r0
 8003eb2:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8003eb4:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003eb6:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8003eb8:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 8003eba:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003ebc:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003ebe:	6819      	ldr	r1, [r3, #0]
 8003ec0:	4308      	orrs	r0, r1
 8003ec2:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ec4:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8003ec6:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8003ec8:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8003eca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ecc:	fffff0ff 	.word	0xfffff0ff

08003ed0 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ed2:	1e05      	subs	r5, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003ed4:	d101      	bne.n	8003eda <HAL_RCC_OscConfig+0xa>
  {
    return HAL_ERROR;
 8003ed6:	2001      	movs	r0, #1
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
}
 8003ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eda:	6803      	ldr	r3, [r0, #0]
 8003edc:	07db      	lsls	r3, r3, #31
 8003ede:	d40d      	bmi.n	8003efc <HAL_RCC_OscConfig+0x2c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ee0:	682b      	ldr	r3, [r5, #0]
 8003ee2:	079b      	lsls	r3, r3, #30
 8003ee4:	d44f      	bmi.n	8003f86 <HAL_RCC_OscConfig+0xb6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003ee6:	682b      	ldr	r3, [r5, #0]
 8003ee8:	071b      	lsls	r3, r3, #28
 8003eea:	d500      	bpl.n	8003eee <HAL_RCC_OscConfig+0x1e>
 8003eec:	e0a4      	b.n	8004038 <HAL_RCC_OscConfig+0x168>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003eee:	2204      	movs	r2, #4
 8003ef0:	682b      	ldr	r3, [r5, #0]
 8003ef2:	4213      	tst	r3, r2
 8003ef4:	d000      	beq.n	8003ef8 <HAL_RCC_OscConfig+0x28>
 8003ef6:	e0cf      	b.n	8004098 <HAL_RCC_OscConfig+0x1c8>
  return HAL_OK;
 8003ef8:	2000      	movs	r0, #0
 8003efa:	e7ed      	b.n	8003ed8 <HAL_RCC_OscConfig+0x8>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003efc:	2138      	movs	r1, #56	@ 0x38
 8003efe:	4c85      	ldr	r4, [pc, #532]	@ (8004114 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003f00:	6843      	ldr	r3, [r0, #4]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f02:	68a2      	ldr	r2, [r4, #8]
 8003f04:	400a      	ands	r2, r1
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8003f06:	2a08      	cmp	r2, #8
 8003f08:	d102      	bne.n	8003f10 <HAL_RCC_OscConfig+0x40>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d1e8      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x10>
 8003f0e:	e7e2      	b.n	8003ed6 <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f10:	2280      	movs	r2, #128	@ 0x80
 8003f12:	0252      	lsls	r2, r2, #9
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d111      	bne.n	8003f3c <HAL_RCC_OscConfig+0x6c>
 8003f18:	6822      	ldr	r2, [r4, #0]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003f1e:	f7ff f9ff 	bl	8003320 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f22:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8003f24:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f26:	02bf      	lsls	r7, r7, #10
 8003f28:	6823      	ldr	r3, [r4, #0]
 8003f2a:	423b      	tst	r3, r7
 8003f2c:	d1d8      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003f2e:	f7ff f9f7 	bl	8003320 <HAL_GetTick>
 8003f32:	1b80      	subs	r0, r0, r6
 8003f34:	2864      	cmp	r0, #100	@ 0x64
 8003f36:	d9f7      	bls.n	8003f28 <HAL_RCC_OscConfig+0x58>
            return HAL_TIMEOUT;
 8003f38:	2003      	movs	r0, #3
 8003f3a:	e7cd      	b.n	8003ed8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f3c:	21a0      	movs	r1, #160	@ 0xa0
 8003f3e:	02c9      	lsls	r1, r1, #11
 8003f40:	428b      	cmp	r3, r1
 8003f42:	d108      	bne.n	8003f56 <HAL_RCC_OscConfig+0x86>
 8003f44:	2380      	movs	r3, #128	@ 0x80
 8003f46:	6821      	ldr	r1, [r4, #0]
 8003f48:	02db      	lsls	r3, r3, #11
 8003f4a:	430b      	orrs	r3, r1
 8003f4c:	6023      	str	r3, [r4, #0]
 8003f4e:	6823      	ldr	r3, [r4, #0]
 8003f50:	431a      	orrs	r2, r3
 8003f52:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f54:	e7e3      	b.n	8003f1e <HAL_RCC_OscConfig+0x4e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f56:	6822      	ldr	r2, [r4, #0]
 8003f58:	496f      	ldr	r1, [pc, #444]	@ (8004118 <HAL_RCC_OscConfig+0x248>)
 8003f5a:	400a      	ands	r2, r1
 8003f5c:	6022      	str	r2, [r4, #0]
 8003f5e:	6822      	ldr	r2, [r4, #0]
 8003f60:	496e      	ldr	r1, [pc, #440]	@ (800411c <HAL_RCC_OscConfig+0x24c>)
 8003f62:	400a      	ands	r2, r1
 8003f64:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d1d9      	bne.n	8003f1e <HAL_RCC_OscConfig+0x4e>
        tickstart = HAL_GetTick();
 8003f6a:	f7ff f9d9 	bl	8003320 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f6e:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8003f70:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f72:	02bf      	lsls	r7, r7, #10
 8003f74:	6823      	ldr	r3, [r4, #0]
 8003f76:	423b      	tst	r3, r7
 8003f78:	d0b2      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003f7a:	f7ff f9d1 	bl	8003320 <HAL_GetTick>
 8003f7e:	1b80      	subs	r0, r0, r6
 8003f80:	2864      	cmp	r0, #100	@ 0x64
 8003f82:	d9f7      	bls.n	8003f74 <HAL_RCC_OscConfig+0xa4>
 8003f84:	e7d8      	b.n	8003f38 <HAL_RCC_OscConfig+0x68>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f86:	2238      	movs	r2, #56	@ 0x38
 8003f88:	4c62      	ldr	r4, [pc, #392]	@ (8004114 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003f8a:	68eb      	ldr	r3, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f8c:	68a1      	ldr	r1, [r4, #8]
    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8003f8e:	4211      	tst	r1, r2
 8003f90:	d11c      	bne.n	8003fcc <HAL_RCC_OscConfig+0xfc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d09f      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f96:	6862      	ldr	r2, [r4, #4]
 8003f98:	696b      	ldr	r3, [r5, #20]
 8003f9a:	4961      	ldr	r1, [pc, #388]	@ (8004120 <HAL_RCC_OscConfig+0x250>)
 8003f9c:	021b      	lsls	r3, r3, #8
 8003f9e:	400a      	ands	r2, r1
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	6063      	str	r3, [r4, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003fa4:	6823      	ldr	r3, [r4, #0]
 8003fa6:	4a5f      	ldr	r2, [pc, #380]	@ (8004124 <HAL_RCC_OscConfig+0x254>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003fa8:	495f      	ldr	r1, [pc, #380]	@ (8004128 <HAL_RCC_OscConfig+0x258>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003faa:	4013      	ands	r3, r2
 8003fac:	692a      	ldr	r2, [r5, #16]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	6023      	str	r3, [r4, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003fb2:	6823      	ldr	r3, [r4, #0]
 8003fb4:	4a5d      	ldr	r2, [pc, #372]	@ (800412c <HAL_RCC_OscConfig+0x25c>)
 8003fb6:	049b      	lsls	r3, r3, #18
 8003fb8:	0f5b      	lsrs	r3, r3, #29
 8003fba:	40da      	lsrs	r2, r3
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003fbc:	4b5c      	ldr	r3, [pc, #368]	@ (8004130 <HAL_RCC_OscConfig+0x260>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8003fbe:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003fc0:	6818      	ldr	r0, [r3, #0]
 8003fc2:	f7ff f96d 	bl	80032a0 <HAL_InitTick>
 8003fc6:	2800      	cmp	r0, #0
 8003fc8:	d08d      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x16>
 8003fca:	e784      	b.n	8003ed6 <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d020      	beq.n	8004012 <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003fd0:	6823      	ldr	r3, [r4, #0]
 8003fd2:	4a54      	ldr	r2, [pc, #336]	@ (8004124 <HAL_RCC_OscConfig+0x254>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fd4:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003fd6:	4013      	ands	r3, r2
 8003fd8:	692a      	ldr	r2, [r5, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003fda:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8003fdc:	4313      	orrs	r3, r2
 8003fde:	6023      	str	r3, [r4, #0]
        __HAL_RCC_HSI_ENABLE();
 8003fe0:	2380      	movs	r3, #128	@ 0x80
 8003fe2:	6822      	ldr	r2, [r4, #0]
 8003fe4:	005b      	lsls	r3, r3, #1
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8003fea:	f7ff f999 	bl	8003320 <HAL_GetTick>
 8003fee:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ff0:	6823      	ldr	r3, [r4, #0]
 8003ff2:	423b      	tst	r3, r7
 8003ff4:	d007      	beq.n	8004006 <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ff6:	6862      	ldr	r2, [r4, #4]
 8003ff8:	696b      	ldr	r3, [r5, #20]
 8003ffa:	4949      	ldr	r1, [pc, #292]	@ (8004120 <HAL_RCC_OscConfig+0x250>)
 8003ffc:	021b      	lsls	r3, r3, #8
 8003ffe:	400a      	ands	r2, r1
 8004000:	4313      	orrs	r3, r2
 8004002:	6063      	str	r3, [r4, #4]
 8004004:	e76f      	b.n	8003ee6 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8004006:	f7ff f98b 	bl	8003320 <HAL_GetTick>
 800400a:	1b80      	subs	r0, r0, r6
 800400c:	2802      	cmp	r0, #2
 800400e:	d9ef      	bls.n	8003ff0 <HAL_RCC_OscConfig+0x120>
 8004010:	e792      	b.n	8003f38 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_HSI_DISABLE();
 8004012:	6823      	ldr	r3, [r4, #0]
 8004014:	4a47      	ldr	r2, [pc, #284]	@ (8004134 <HAL_RCC_OscConfig+0x264>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004016:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 8004018:	4013      	ands	r3, r2
 800401a:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800401c:	f7ff f980 	bl	8003320 <HAL_GetTick>
 8004020:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004022:	00ff      	lsls	r7, r7, #3
 8004024:	6823      	ldr	r3, [r4, #0]
 8004026:	423b      	tst	r3, r7
 8004028:	d100      	bne.n	800402c <HAL_RCC_OscConfig+0x15c>
 800402a:	e75c      	b.n	8003ee6 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800402c:	f7ff f978 	bl	8003320 <HAL_GetTick>
 8004030:	1b80      	subs	r0, r0, r6
 8004032:	2802      	cmp	r0, #2
 8004034:	d9f6      	bls.n	8004024 <HAL_RCC_OscConfig+0x154>
 8004036:	e77f      	b.n	8003f38 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004038:	2138      	movs	r1, #56	@ 0x38
 800403a:	4c36      	ldr	r4, [pc, #216]	@ (8004114 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 800403c:	69aa      	ldr	r2, [r5, #24]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800403e:	68a3      	ldr	r3, [r4, #8]
 8004040:	400b      	ands	r3, r1
 8004042:	2b18      	cmp	r3, #24
 8004044:	d103      	bne.n	800404e <HAL_RCC_OscConfig+0x17e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8004046:	2a00      	cmp	r2, #0
 8004048:	d000      	beq.n	800404c <HAL_RCC_OscConfig+0x17c>
 800404a:	e750      	b.n	8003eee <HAL_RCC_OscConfig+0x1e>
 800404c:	e743      	b.n	8003ed6 <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800404e:	2301      	movs	r3, #1
 8004050:	2a00      	cmp	r2, #0
 8004052:	d010      	beq.n	8004076 <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_LSI_ENABLE();
 8004054:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8004056:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 8004058:	4313      	orrs	r3, r2
 800405a:	6623      	str	r3, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800405c:	f7ff f960 	bl	8003320 <HAL_GetTick>
 8004060:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8004062:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004064:	423b      	tst	r3, r7
 8004066:	d000      	beq.n	800406a <HAL_RCC_OscConfig+0x19a>
 8004068:	e741      	b.n	8003eee <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800406a:	f7ff f959 	bl	8003320 <HAL_GetTick>
 800406e:	1b80      	subs	r0, r0, r6
 8004070:	2802      	cmp	r0, #2
 8004072:	d9f6      	bls.n	8004062 <HAL_RCC_OscConfig+0x192>
 8004074:	e760      	b.n	8003f38 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_LSI_DISABLE();
 8004076:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8004078:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 800407a:	439a      	bics	r2, r3
 800407c:	6622      	str	r2, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800407e:	f7ff f94f 	bl	8003320 <HAL_GetTick>
 8004082:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8004084:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8004086:	423b      	tst	r3, r7
 8004088:	d100      	bne.n	800408c <HAL_RCC_OscConfig+0x1bc>
 800408a:	e730      	b.n	8003eee <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800408c:	f7ff f948 	bl	8003320 <HAL_GetTick>
 8004090:	1b80      	subs	r0, r0, r6
 8004092:	2802      	cmp	r0, #2
 8004094:	d9f6      	bls.n	8004084 <HAL_RCC_OscConfig+0x1b4>
 8004096:	e74f      	b.n	8003f38 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8004098:	2138      	movs	r1, #56	@ 0x38
 800409a:	4c1e      	ldr	r4, [pc, #120]	@ (8004114 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 800409c:	68a8      	ldr	r0, [r5, #8]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800409e:	68a3      	ldr	r3, [r4, #8]
 80040a0:	400b      	ands	r3, r1
 80040a2:	2b20      	cmp	r3, #32
 80040a4:	d103      	bne.n	80040ae <HAL_RCC_OscConfig+0x1de>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80040a6:	4243      	negs	r3, r0
 80040a8:	4158      	adcs	r0, r3
 80040aa:	b2c0      	uxtb	r0, r0
 80040ac:	e714      	b.n	8003ed8 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040ae:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80040b0:	2801      	cmp	r0, #1
 80040b2:	d110      	bne.n	80040d6 <HAL_RCC_OscConfig+0x206>
 80040b4:	4303      	orrs	r3, r0
 80040b6:	65e3      	str	r3, [r4, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 80040b8:	f7ff f932 	bl	8003320 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80040bc:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 80040be:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80040c0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80040c2:	4233      	tst	r3, r6
 80040c4:	d000      	beq.n	80040c8 <HAL_RCC_OscConfig+0x1f8>
 80040c6:	e717      	b.n	8003ef8 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040c8:	f7ff f92a 	bl	8003320 <HAL_GetTick>
 80040cc:	4b1a      	ldr	r3, [pc, #104]	@ (8004138 <HAL_RCC_OscConfig+0x268>)
 80040ce:	1b40      	subs	r0, r0, r5
 80040d0:	4298      	cmp	r0, r3
 80040d2:	d9f5      	bls.n	80040c0 <HAL_RCC_OscConfig+0x1f0>
 80040d4:	e730      	b.n	8003f38 <HAL_RCC_OscConfig+0x68>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040d6:	2805      	cmp	r0, #5
 80040d8:	d105      	bne.n	80040e6 <HAL_RCC_OscConfig+0x216>
 80040da:	4313      	orrs	r3, r2
 80040dc:	65e3      	str	r3, [r4, #92]	@ 0x5c
 80040de:	2301      	movs	r3, #1
 80040e0:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80040e2:	4313      	orrs	r3, r2
 80040e4:	e7e7      	b.n	80040b6 <HAL_RCC_OscConfig+0x1e6>
 80040e6:	2101      	movs	r1, #1
 80040e8:	438b      	bics	r3, r1
 80040ea:	65e3      	str	r3, [r4, #92]	@ 0x5c
 80040ec:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80040ee:	4393      	bics	r3, r2
 80040f0:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040f2:	2800      	cmp	r0, #0
 80040f4:	d1e0      	bne.n	80040b8 <HAL_RCC_OscConfig+0x1e8>
        tickstart = HAL_GetTick();
 80040f6:	f7ff f913 	bl	8003320 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80040fa:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 80040fc:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80040fe:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004100:	4233      	tst	r3, r6
 8004102:	d100      	bne.n	8004106 <HAL_RCC_OscConfig+0x236>
 8004104:	e6f8      	b.n	8003ef8 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004106:	f7ff f90b 	bl	8003320 <HAL_GetTick>
 800410a:	4b0b      	ldr	r3, [pc, #44]	@ (8004138 <HAL_RCC_OscConfig+0x268>)
 800410c:	1b40      	subs	r0, r0, r5
 800410e:	4298      	cmp	r0, r3
 8004110:	d9f5      	bls.n	80040fe <HAL_RCC_OscConfig+0x22e>
 8004112:	e711      	b.n	8003f38 <HAL_RCC_OscConfig+0x68>
 8004114:	40021000 	.word	0x40021000
 8004118:	fffeffff 	.word	0xfffeffff
 800411c:	fffbffff 	.word	0xfffbffff
 8004120:	ffff80ff 	.word	0xffff80ff
 8004124:	ffffc7ff 	.word	0xffffc7ff
 8004128:	20000038 	.word	0x20000038
 800412c:	02dc6c00 	.word	0x02dc6c00
 8004130:	20000040 	.word	0x20000040
 8004134:	fffffeff 	.word	0xfffffeff
 8004138:	00001388 	.word	0x00001388

0800413c <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800413c:	2238      	movs	r2, #56	@ 0x38
 800413e:	4b0f      	ldr	r3, [pc, #60]	@ (800417c <HAL_RCC_GetSysClockFreq+0x40>)
 8004140:	6899      	ldr	r1, [r3, #8]
 8004142:	4211      	tst	r1, r2
 8004144:	d105      	bne.n	8004152 <HAL_RCC_GetSysClockFreq+0x16>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8004146:	681b      	ldr	r3, [r3, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8004148:	480d      	ldr	r0, [pc, #52]	@ (8004180 <HAL_RCC_GetSysClockFreq+0x44>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800414a:	049b      	lsls	r3, r3, #18
 800414c:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 800414e:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 8004150:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004152:	6899      	ldr	r1, [r3, #8]
 8004154:	4011      	ands	r1, r2
 8004156:	2908      	cmp	r1, #8
 8004158:	d00b      	beq.n	8004172 <HAL_RCC_GetSysClockFreq+0x36>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800415a:	6899      	ldr	r1, [r3, #8]
 800415c:	4011      	ands	r1, r2
 800415e:	2920      	cmp	r1, #32
 8004160:	d009      	beq.n	8004176 <HAL_RCC_GetSysClockFreq+0x3a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004162:	689b      	ldr	r3, [r3, #8]
    sysclockfreq = 0U;
 8004164:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8004166:	4013      	ands	r3, r2
 8004168:	2b18      	cmp	r3, #24
 800416a:	d1f1      	bne.n	8004150 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSI_VALUE;
 800416c:	20fa      	movs	r0, #250	@ 0xfa
 800416e:	01c0      	lsls	r0, r0, #7
 8004170:	e7ee      	b.n	8004150 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = HSE_VALUE;
 8004172:	4804      	ldr	r0, [pc, #16]	@ (8004184 <HAL_RCC_GetSysClockFreq+0x48>)
 8004174:	e7ec      	b.n	8004150 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSE_VALUE;
 8004176:	2080      	movs	r0, #128	@ 0x80
 8004178:	0200      	lsls	r0, r0, #8
 800417a:	e7e9      	b.n	8004150 <HAL_RCC_GetSysClockFreq+0x14>
 800417c:	40021000 	.word	0x40021000
 8004180:	02dc6c00 	.word	0x02dc6c00
 8004184:	007a1200 	.word	0x007a1200

08004188 <HAL_RCC_ClockConfig>:
{
 8004188:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800418a:	0004      	movs	r4, r0
 800418c:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800418e:	2800      	cmp	r0, #0
 8004190:	d101      	bne.n	8004196 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8004192:	2001      	movs	r0, #1
}
 8004194:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004196:	2707      	movs	r7, #7
 8004198:	4e48      	ldr	r6, [pc, #288]	@ (80042bc <HAL_RCC_ClockConfig+0x134>)
 800419a:	6833      	ldr	r3, [r6, #0]
 800419c:	403b      	ands	r3, r7
 800419e:	428b      	cmp	r3, r1
 80041a0:	d32a      	bcc.n	80041f8 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041a2:	6822      	ldr	r2, [r4, #0]
 80041a4:	0793      	lsls	r3, r2, #30
 80041a6:	d43b      	bmi.n	8004220 <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80041a8:	07d2      	lsls	r2, r2, #31
 80041aa:	d44a      	bmi.n	8004242 <HAL_RCC_ClockConfig+0xba>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80041ac:	2707      	movs	r7, #7
 80041ae:	6833      	ldr	r3, [r6, #0]
 80041b0:	403b      	ands	r3, r7
 80041b2:	42ab      	cmp	r3, r5
 80041b4:	d90a      	bls.n	80041cc <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041b6:	6833      	ldr	r3, [r6, #0]
 80041b8:	43bb      	bics	r3, r7
 80041ba:	432b      	orrs	r3, r5
 80041bc:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 80041be:	f7ff f8af 	bl	8003320 <HAL_GetTick>
 80041c2:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80041c4:	6833      	ldr	r3, [r6, #0]
 80041c6:	403b      	ands	r3, r7
 80041c8:	42ab      	cmp	r3, r5
 80041ca:	d167      	bne.n	800429c <HAL_RCC_ClockConfig+0x114>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041cc:	6823      	ldr	r3, [r4, #0]
 80041ce:	4d3c      	ldr	r5, [pc, #240]	@ (80042c0 <HAL_RCC_ClockConfig+0x138>)
 80041d0:	075b      	lsls	r3, r3, #29
 80041d2:	d46b      	bmi.n	80042ac <HAL_RCC_ClockConfig+0x124>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80041d4:	f7ff ffb2 	bl	800413c <HAL_RCC_GetSysClockFreq>
 80041d8:	68ab      	ldr	r3, [r5, #8]
 80041da:	493a      	ldr	r1, [pc, #232]	@ (80042c4 <HAL_RCC_ClockConfig+0x13c>)
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80041dc:	051b      	lsls	r3, r3, #20
 80041de:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80041e0:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80041e2:	585b      	ldr	r3, [r3, r1]
 80041e4:	211f      	movs	r1, #31
 80041e6:	400b      	ands	r3, r1
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80041e8:	40d8      	lsrs	r0, r3
 80041ea:	4a37      	ldr	r2, [pc, #220]	@ (80042c8 <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 80041ec:	4b37      	ldr	r3, [pc, #220]	@ (80042cc <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80041ee:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 80041f0:	6818      	ldr	r0, [r3, #0]
 80041f2:	f7ff f855 	bl	80032a0 <HAL_InitTick>
 80041f6:	e7cd      	b.n	8004194 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041f8:	6833      	ldr	r3, [r6, #0]
 80041fa:	43bb      	bics	r3, r7
 80041fc:	430b      	orrs	r3, r1
 80041fe:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 8004200:	f7ff f88e 	bl	8003320 <HAL_GetTick>
 8004204:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004206:	6833      	ldr	r3, [r6, #0]
 8004208:	403b      	ands	r3, r7
 800420a:	42ab      	cmp	r3, r5
 800420c:	d0c9      	beq.n	80041a2 <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800420e:	f7ff f887 	bl	8003320 <HAL_GetTick>
 8004212:	9b01      	ldr	r3, [sp, #4]
 8004214:	1ac0      	subs	r0, r0, r3
 8004216:	4b2e      	ldr	r3, [pc, #184]	@ (80042d0 <HAL_RCC_ClockConfig+0x148>)
 8004218:	4298      	cmp	r0, r3
 800421a:	d9f4      	bls.n	8004206 <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 800421c:	2003      	movs	r0, #3
 800421e:	e7b9      	b.n	8004194 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004220:	4927      	ldr	r1, [pc, #156]	@ (80042c0 <HAL_RCC_ClockConfig+0x138>)
 8004222:	0753      	lsls	r3, r2, #29
 8004224:	d506      	bpl.n	8004234 <HAL_RCC_ClockConfig+0xac>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8004226:	6888      	ldr	r0, [r1, #8]
 8004228:	4b2a      	ldr	r3, [pc, #168]	@ (80042d4 <HAL_RCC_ClockConfig+0x14c>)
 800422a:	4018      	ands	r0, r3
 800422c:	23b0      	movs	r3, #176	@ 0xb0
 800422e:	011b      	lsls	r3, r3, #4
 8004230:	4303      	orrs	r3, r0
 8004232:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004234:	688b      	ldr	r3, [r1, #8]
 8004236:	4828      	ldr	r0, [pc, #160]	@ (80042d8 <HAL_RCC_ClockConfig+0x150>)
 8004238:	4003      	ands	r3, r0
 800423a:	68e0      	ldr	r0, [r4, #12]
 800423c:	4303      	orrs	r3, r0
 800423e:	608b      	str	r3, [r1, #8]
 8004240:	e7b2      	b.n	80041a8 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004242:	6862      	ldr	r2, [r4, #4]
 8004244:	4f1e      	ldr	r7, [pc, #120]	@ (80042c0 <HAL_RCC_ClockConfig+0x138>)
 8004246:	2a01      	cmp	r2, #1
 8004248:	d119      	bne.n	800427e <HAL_RCC_ClockConfig+0xf6>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800424a:	683b      	ldr	r3, [r7, #0]
 800424c:	039b      	lsls	r3, r3, #14
 800424e:	d5a0      	bpl.n	8004192 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004250:	2107      	movs	r1, #7
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	438b      	bics	r3, r1
 8004256:	4313      	orrs	r3, r2
 8004258:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 800425a:	f7ff f861 	bl	8003320 <HAL_GetTick>
 800425e:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004260:	2338      	movs	r3, #56	@ 0x38
 8004262:	68ba      	ldr	r2, [r7, #8]
 8004264:	401a      	ands	r2, r3
 8004266:	6863      	ldr	r3, [r4, #4]
 8004268:	00db      	lsls	r3, r3, #3
 800426a:	429a      	cmp	r2, r3
 800426c:	d09e      	beq.n	80041ac <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800426e:	f7ff f857 	bl	8003320 <HAL_GetTick>
 8004272:	9b01      	ldr	r3, [sp, #4]
 8004274:	1ac0      	subs	r0, r0, r3
 8004276:	4b16      	ldr	r3, [pc, #88]	@ (80042d0 <HAL_RCC_ClockConfig+0x148>)
 8004278:	4298      	cmp	r0, r3
 800427a:	d9f1      	bls.n	8004260 <HAL_RCC_ClockConfig+0xd8>
 800427c:	e7ce      	b.n	800421c <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800427e:	2a00      	cmp	r2, #0
 8004280:	d103      	bne.n	800428a <HAL_RCC_ClockConfig+0x102>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004282:	683b      	ldr	r3, [r7, #0]
 8004284:	055b      	lsls	r3, r3, #21
 8004286:	d4e3      	bmi.n	8004250 <HAL_RCC_ClockConfig+0xc8>
 8004288:	e783      	b.n	8004192 <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800428a:	2302      	movs	r3, #2
 800428c:	2a03      	cmp	r2, #3
 800428e:	d103      	bne.n	8004298 <HAL_RCC_ClockConfig+0x110>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8004290:	6e39      	ldr	r1, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8004292:	4219      	tst	r1, r3
 8004294:	d1dc      	bne.n	8004250 <HAL_RCC_ClockConfig+0xc8>
 8004296:	e77c      	b.n	8004192 <HAL_RCC_ClockConfig+0xa>
 8004298:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800429a:	e7fa      	b.n	8004292 <HAL_RCC_ClockConfig+0x10a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800429c:	f7ff f840 	bl	8003320 <HAL_GetTick>
 80042a0:	9b01      	ldr	r3, [sp, #4]
 80042a2:	1ac0      	subs	r0, r0, r3
 80042a4:	4b0a      	ldr	r3, [pc, #40]	@ (80042d0 <HAL_RCC_ClockConfig+0x148>)
 80042a6:	4298      	cmp	r0, r3
 80042a8:	d98c      	bls.n	80041c4 <HAL_RCC_ClockConfig+0x3c>
 80042aa:	e7b7      	b.n	800421c <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80042ac:	68ab      	ldr	r3, [r5, #8]
 80042ae:	4a0b      	ldr	r2, [pc, #44]	@ (80042dc <HAL_RCC_ClockConfig+0x154>)
 80042b0:	4013      	ands	r3, r2
 80042b2:	6922      	ldr	r2, [r4, #16]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	60ab      	str	r3, [r5, #8]
 80042b8:	e78c      	b.n	80041d4 <HAL_RCC_ClockConfig+0x4c>
 80042ba:	46c0      	nop			@ (mov r8, r8)
 80042bc:	40022000 	.word	0x40022000
 80042c0:	40021000 	.word	0x40021000
 80042c4:	08005608 	.word	0x08005608
 80042c8:	20000038 	.word	0x20000038
 80042cc:	20000040 	.word	0x20000040
 80042d0:	00001388 	.word	0x00001388
 80042d4:	ffff84ff 	.word	0xffff84ff
 80042d8:	fffff0ff 	.word	0xfffff0ff
 80042dc:	ffff8fff 	.word	0xffff8fff

080042e0 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042e0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042e2:	6803      	ldr	r3, [r0, #0]
{
 80042e4:	0005      	movs	r5, r0
 80042e6:	b085      	sub	sp, #20
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80042e8:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80042ea:	065b      	lsls	r3, r3, #25
 80042ec:	d523      	bpl.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x56>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042ee:	2280      	movs	r2, #128	@ 0x80
 80042f0:	4c39      	ldr	r4, [pc, #228]	@ (80043d8 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80042f2:	0552      	lsls	r2, r2, #21
 80042f4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 80042f6:	0006      	movs	r6, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80042f8:	4213      	tst	r3, r2
 80042fa:	d107      	bne.n	800430c <HAL_RCCEx_PeriphCLKConfig+0x2c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80042fc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
      pwrclkchanged = SET;
 80042fe:	3601      	adds	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8004300:	4313      	orrs	r3, r2
 8004302:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8004304:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004306:	4013      	ands	r3, r2
 8004308:	9303      	str	r3, [sp, #12]
 800430a:	9b03      	ldr	r3, [sp, #12]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 800430c:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 800430e:	23c0      	movs	r3, #192	@ 0xc0
 8004310:	0011      	movs	r1, r2
 8004312:	009b      	lsls	r3, r3, #2

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004314:	69a8      	ldr	r0, [r5, #24]
 8004316:	4f31      	ldr	r7, [pc, #196]	@ (80043dc <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8004318:	4019      	ands	r1, r3
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800431a:	421a      	tst	r2, r3
 800431c:	d13b      	bne.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0xb6>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800431e:	2000      	movs	r0, #0
    }

    if (ret == HAL_OK)
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004320:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8004322:	69aa      	ldr	r2, [r5, #24]
 8004324:	403b      	ands	r3, r7
 8004326:	4313      	orrs	r3, r2
 8004328:	65e3      	str	r3, [r4, #92]	@ 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800432a:	2e01      	cmp	r6, #1
 800432c:	d103      	bne.n	8004336 <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800432e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8004330:	4a2b      	ldr	r2, [pc, #172]	@ (80043e0 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 8004332:	4013      	ands	r3, r2
 8004334:	63e3      	str	r3, [r4, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004336:	682a      	ldr	r2, [r5, #0]
 8004338:	07d3      	lsls	r3, r2, #31
 800433a:	d506      	bpl.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800433c:	2403      	movs	r4, #3
 800433e:	4926      	ldr	r1, [pc, #152]	@ (80043d8 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8004340:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8004342:	43a3      	bics	r3, r4
 8004344:	68ac      	ldr	r4, [r5, #8]
 8004346:	4323      	orrs	r3, r4
 8004348:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800434a:	0793      	lsls	r3, r2, #30
 800434c:	d506      	bpl.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800434e:	4922      	ldr	r1, [pc, #136]	@ (80043d8 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8004350:	4c24      	ldr	r4, [pc, #144]	@ (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x104>)
 8004352:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8004354:	4023      	ands	r3, r4
 8004356:	68ec      	ldr	r4, [r5, #12]
 8004358:	4323      	orrs	r3, r4
 800435a:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800435c:	0693      	lsls	r3, r2, #26
 800435e:	d506      	bpl.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004360:	491d      	ldr	r1, [pc, #116]	@ (80043d8 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8004362:	696c      	ldr	r4, [r5, #20]
 8004364:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8004366:	009b      	lsls	r3, r3, #2
 8004368:	089b      	lsrs	r3, r3, #2
 800436a:	4323      	orrs	r3, r4
 800436c:	654b      	str	r3, [r1, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800436e:	0753      	lsls	r3, r2, #29
 8004370:	d506      	bpl.n	8004380 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8004372:	4919      	ldr	r1, [pc, #100]	@ (80043d8 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8004374:	4c1c      	ldr	r4, [pc, #112]	@ (80043e8 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8004376:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8004378:	4023      	ands	r3, r4
 800437a:	692c      	ldr	r4, [r5, #16]
 800437c:	4323      	orrs	r3, r4
 800437e:	654b      	str	r3, [r1, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8004380:	0612      	lsls	r2, r2, #24
 8004382:	d506      	bpl.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8004384:	21e0      	movs	r1, #224	@ 0xe0
 8004386:	4a14      	ldr	r2, [pc, #80]	@ (80043d8 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8004388:	6813      	ldr	r3, [r2, #0]
 800438a:	438b      	bics	r3, r1
 800438c:	6869      	ldr	r1, [r5, #4]
 800438e:	430b      	orrs	r3, r1
 8004390:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 8004392:	b005      	add	sp, #20
 8004394:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004396:	4288      	cmp	r0, r1
 8004398:	d0c1      	beq.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x3e>
      __HAL_RCC_BACKUPRESET_FORCE();
 800439a:	2280      	movs	r2, #128	@ 0x80
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 800439c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_FORCE();
 800439e:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80043a0:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 80043a2:	0252      	lsls	r2, r2, #9
 80043a4:	4302      	orrs	r2, r0
 80043a6:	65e2      	str	r2, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 80043a8:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80043aa:	4810      	ldr	r0, [pc, #64]	@ (80043ec <HAL_RCCEx_PeriphCLKConfig+0x10c>)
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80043ac:	4039      	ands	r1, r7
      __HAL_RCC_BACKUPRESET_RELEASE();
 80043ae:	4002      	ands	r2, r0
 80043b0:	65e2      	str	r2, [r4, #92]	@ 0x5c
      RCC->CSR1 = tmpregister;
 80043b2:	65e1      	str	r1, [r4, #92]	@ 0x5c
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80043b4:	07db      	lsls	r3, r3, #31
 80043b6:	d5b2      	bpl.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x3e>
      tickstart = HAL_GetTick();
 80043b8:	f7fe ffb2 	bl	8003320 <HAL_GetTick>
 80043bc:	9001      	str	r0, [sp, #4]
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80043be:	2202      	movs	r2, #2
 80043c0:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80043c2:	4213      	tst	r3, r2
 80043c4:	d1ab      	bne.n	800431e <HAL_RCCEx_PeriphCLKConfig+0x3e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043c6:	f7fe ffab 	bl	8003320 <HAL_GetTick>
 80043ca:	9b01      	ldr	r3, [sp, #4]
 80043cc:	1ac0      	subs	r0, r0, r3
 80043ce:	4b08      	ldr	r3, [pc, #32]	@ (80043f0 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 80043d0:	4298      	cmp	r0, r3
 80043d2:	d9f4      	bls.n	80043be <HAL_RCCEx_PeriphCLKConfig+0xde>
      status = ret;
 80043d4:	2003      	movs	r0, #3
 80043d6:	e7a8      	b.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80043d8:	40021000 	.word	0x40021000
 80043dc:	fffffcff 	.word	0xfffffcff
 80043e0:	efffffff 	.word	0xefffffff
 80043e4:	ffffcfff 	.word	0xffffcfff
 80043e8:	ffff3fff 	.word	0xffff3fff
 80043ec:	fffeffff 	.word	0xfffeffff
 80043f0:	00001388 	.word	0x00001388

080043f4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80043f4:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043f6:	2401      	movs	r4, #1
  tmpccer = TIMx->CCER;
 80043f8:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80043fa:	6a02      	ldr	r2, [r0, #32]
 80043fc:	43a2      	bics	r2, r4
 80043fe:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004400:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004402:	4a12      	ldr	r2, [pc, #72]	@ (800444c <TIM_OC1_SetConfig+0x58>)
  tmpccmrx = TIMx->CCMR1;
 8004404:	6985      	ldr	r5, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004406:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004408:	680a      	ldr	r2, [r1, #0]
 800440a:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800440c:	2202      	movs	r2, #2
 800440e:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004410:	688a      	ldr	r2, [r1, #8]
 8004412:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004414:	4a0e      	ldr	r2, [pc, #56]	@ (8004450 <TIM_OC1_SetConfig+0x5c>)
 8004416:	4290      	cmp	r0, r2
 8004418:	d005      	beq.n	8004426 <TIM_OC1_SetConfig+0x32>
 800441a:	4a0e      	ldr	r2, [pc, #56]	@ (8004454 <TIM_OC1_SetConfig+0x60>)
 800441c:	4290      	cmp	r0, r2
 800441e:	d002      	beq.n	8004426 <TIM_OC1_SetConfig+0x32>
 8004420:	4a0d      	ldr	r2, [pc, #52]	@ (8004458 <TIM_OC1_SetConfig+0x64>)
 8004422:	4290      	cmp	r0, r2
 8004424:	d10b      	bne.n	800443e <TIM_OC1_SetConfig+0x4a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004426:	2208      	movs	r2, #8
 8004428:	4393      	bics	r3, r2
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800442a:	68ca      	ldr	r2, [r1, #12]
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800442c:	698e      	ldr	r6, [r1, #24]
    tmpccer |= OC_Config->OCNPolarity;
 800442e:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8004430:	2204      	movs	r2, #4
 8004432:	4393      	bics	r3, r2
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004434:	4a09      	ldr	r2, [pc, #36]	@ (800445c <TIM_OC1_SetConfig+0x68>)
 8004436:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8004438:	694c      	ldr	r4, [r1, #20]
 800443a:	4334      	orrs	r4, r6
 800443c:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800443e:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8004440:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8004442:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8004444:	6342      	str	r2, [r0, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004446:	6203      	str	r3, [r0, #32]
}
 8004448:	bd70      	pop	{r4, r5, r6, pc}
 800444a:	46c0      	nop			@ (mov r8, r8)
 800444c:	fffeff8c 	.word	0xfffeff8c
 8004450:	40012c00 	.word	0x40012c00
 8004454:	40014400 	.word	0x40014400
 8004458:	40014800 	.word	0x40014800
 800445c:	fffffcff 	.word	0xfffffcff

08004460 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004460:	b570      	push	{r4, r5, r6, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004462:	4a17      	ldr	r2, [pc, #92]	@ (80044c0 <TIM_OC3_SetConfig+0x60>)
  tmpccer = TIMx->CCER;
 8004464:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004466:	6a03      	ldr	r3, [r0, #32]
 8004468:	4013      	ands	r3, r2
 800446a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800446c:	6842      	ldr	r2, [r0, #4]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800446e:	4b15      	ldr	r3, [pc, #84]	@ (80044c4 <TIM_OC3_SetConfig+0x64>)
  tmpccmrx = TIMx->CCMR2;
 8004470:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004472:	401c      	ands	r4, r3
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004474:	680b      	ldr	r3, [r1, #0]
 8004476:	431c      	orrs	r4, r3

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004478:	4b13      	ldr	r3, [pc, #76]	@ (80044c8 <TIM_OC3_SetConfig+0x68>)
 800447a:	401d      	ands	r5, r3
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800447c:	688b      	ldr	r3, [r1, #8]
 800447e:	021b      	lsls	r3, r3, #8
 8004480:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004482:	4d12      	ldr	r5, [pc, #72]	@ (80044cc <TIM_OC3_SetConfig+0x6c>)
 8004484:	42a8      	cmp	r0, r5
 8004486:	d10e      	bne.n	80044a6 <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004488:	4d11      	ldr	r5, [pc, #68]	@ (80044d0 <TIM_OC3_SetConfig+0x70>)
 800448a:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800448c:	68cb      	ldr	r3, [r1, #12]
 800448e:	021b      	lsls	r3, r3, #8
 8004490:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004492:	4d10      	ldr	r5, [pc, #64]	@ (80044d4 <TIM_OC3_SetConfig+0x74>)
 8004494:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004496:	4d10      	ldr	r5, [pc, #64]	@ (80044d8 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004498:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800449a:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800449c:	694a      	ldr	r2, [r1, #20]
 800449e:	4332      	orrs	r2, r6
 80044a0:	0112      	lsls	r2, r2, #4
 80044a2:	432a      	orrs	r2, r5
 80044a4:	e005      	b.n	80044b2 <TIM_OC3_SetConfig+0x52>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044a6:	4d0d      	ldr	r5, [pc, #52]	@ (80044dc <TIM_OC3_SetConfig+0x7c>)
 80044a8:	42a8      	cmp	r0, r5
 80044aa:	d0f4      	beq.n	8004496 <TIM_OC3_SetConfig+0x36>
 80044ac:	4d0c      	ldr	r5, [pc, #48]	@ (80044e0 <TIM_OC3_SetConfig+0x80>)
 80044ae:	42a8      	cmp	r0, r5
 80044b0:	d0f1      	beq.n	8004496 <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044b2:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80044b4:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 80044b6:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80044b8:	63c2      	str	r2, [r0, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044ba:	6203      	str	r3, [r0, #32]
}
 80044bc:	bd70      	pop	{r4, r5, r6, pc}
 80044be:	46c0      	nop			@ (mov r8, r8)
 80044c0:	fffffeff 	.word	0xfffffeff
 80044c4:	fffeff8c 	.word	0xfffeff8c
 80044c8:	fffffdff 	.word	0xfffffdff
 80044cc:	40012c00 	.word	0x40012c00
 80044d0:	fffff7ff 	.word	0xfffff7ff
 80044d4:	fffffbff 	.word	0xfffffbff
 80044d8:	ffffcfff 	.word	0xffffcfff
 80044dc:	40014400 	.word	0x40014400
 80044e0:	40014800 	.word	0x40014800

080044e4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80044e4:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044e6:	4a12      	ldr	r2, [pc, #72]	@ (8004530 <TIM_OC4_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 80044e8:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044ea:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044ec:	4d11      	ldr	r5, [pc, #68]	@ (8004534 <TIM_OC4_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044ee:	4013      	ands	r3, r2
 80044f0:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80044f2:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 80044f4:	69c2      	ldr	r2, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80044f6:	402a      	ands	r2, r5

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80044f8:	680d      	ldr	r5, [r1, #0]
 80044fa:	022d      	lsls	r5, r5, #8
 80044fc:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80044fe:	4a0e      	ldr	r2, [pc, #56]	@ (8004538 <TIM_OC4_SetConfig+0x54>)
 8004500:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004502:	688a      	ldr	r2, [r1, #8]
 8004504:	0312      	lsls	r2, r2, #12
 8004506:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004508:	4c0c      	ldr	r4, [pc, #48]	@ (800453c <TIM_OC4_SetConfig+0x58>)
 800450a:	42a0      	cmp	r0, r4
 800450c:	d005      	beq.n	800451a <TIM_OC4_SetConfig+0x36>
 800450e:	4c0c      	ldr	r4, [pc, #48]	@ (8004540 <TIM_OC4_SetConfig+0x5c>)
 8004510:	42a0      	cmp	r0, r4
 8004512:	d002      	beq.n	800451a <TIM_OC4_SetConfig+0x36>
 8004514:	4c0b      	ldr	r4, [pc, #44]	@ (8004544 <TIM_OC4_SetConfig+0x60>)
 8004516:	42a0      	cmp	r0, r4
 8004518:	d104      	bne.n	8004524 <TIM_OC4_SetConfig+0x40>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800451a:	4c0b      	ldr	r4, [pc, #44]	@ (8004548 <TIM_OC4_SetConfig+0x64>)
 800451c:	401c      	ands	r4, r3

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800451e:	694b      	ldr	r3, [r1, #20]
 8004520:	019b      	lsls	r3, r3, #6
 8004522:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004524:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004526:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8004528:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800452a:	6403      	str	r3, [r0, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800452c:	6202      	str	r2, [r0, #32]
}
 800452e:	bd30      	pop	{r4, r5, pc}
 8004530:	ffffefff 	.word	0xffffefff
 8004534:	feff8cff 	.word	0xfeff8cff
 8004538:	ffffdfff 	.word	0xffffdfff
 800453c:	40012c00 	.word	0x40012c00
 8004540:	40014400 	.word	0x40014400
 8004544:	40014800 	.word	0x40014800
 8004548:	ffffbfff 	.word	0xffffbfff

0800454c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800454c:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800454e:	6a06      	ldr	r6, [r0, #32]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004550:	4c10      	ldr	r4, [pc, #64]	@ (8004594 <TIM_OC5_SetConfig+0x48>)
 8004552:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004554:	4a10      	ldr	r2, [pc, #64]	@ (8004598 <TIM_OC5_SetConfig+0x4c>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004556:	4023      	ands	r3, r4
 8004558:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 800455a:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 800455c:	6d45      	ldr	r5, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800455e:	4015      	ands	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004560:	680a      	ldr	r2, [r1, #0]
 8004562:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004564:	4a0d      	ldr	r2, [pc, #52]	@ (800459c <TIM_OC5_SetConfig+0x50>)
 8004566:	4016      	ands	r6, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004568:	688a      	ldr	r2, [r1, #8]
 800456a:	0412      	lsls	r2, r2, #16
 800456c:	4332      	orrs	r2, r6

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800456e:	4e0c      	ldr	r6, [pc, #48]	@ (80045a0 <TIM_OC5_SetConfig+0x54>)
 8004570:	42b0      	cmp	r0, r6
 8004572:	d005      	beq.n	8004580 <TIM_OC5_SetConfig+0x34>
 8004574:	4e0b      	ldr	r6, [pc, #44]	@ (80045a4 <TIM_OC5_SetConfig+0x58>)
 8004576:	42b0      	cmp	r0, r6
 8004578:	d002      	beq.n	8004580 <TIM_OC5_SetConfig+0x34>
 800457a:	4e0b      	ldr	r6, [pc, #44]	@ (80045a8 <TIM_OC5_SetConfig+0x5c>)
 800457c:	42b0      	cmp	r0, r6
 800457e:	d103      	bne.n	8004588 <TIM_OC5_SetConfig+0x3c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004580:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004582:	694b      	ldr	r3, [r1, #20]
 8004584:	021b      	lsls	r3, r3, #8
 8004586:	4323      	orrs	r3, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004588:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800458a:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 800458c:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800458e:	6583      	str	r3, [r0, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004590:	6202      	str	r2, [r0, #32]
}
 8004592:	bd70      	pop	{r4, r5, r6, pc}
 8004594:	fffeffff 	.word	0xfffeffff
 8004598:	fffeff8f 	.word	0xfffeff8f
 800459c:	fffdffff 	.word	0xfffdffff
 80045a0:	40012c00 	.word	0x40012c00
 80045a4:	40014400 	.word	0x40014400
 80045a8:	40014800 	.word	0x40014800

080045ac <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80045ac:	b530      	push	{r4, r5, lr}

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80045ae:	4a12      	ldr	r2, [pc, #72]	@ (80045f8 <TIM_OC6_SetConfig+0x4c>)
  tmpccer = TIMx->CCER;
 80045b0:	6a04      	ldr	r4, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80045b2:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80045b4:	4d11      	ldr	r5, [pc, #68]	@ (80045fc <TIM_OC6_SetConfig+0x50>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80045b6:	4013      	ands	r3, r2
 80045b8:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 80045ba:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR3;
 80045bc:	6d42      	ldr	r2, [r0, #84]	@ 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80045be:	402a      	ands	r2, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80045c0:	680d      	ldr	r5, [r1, #0]
 80045c2:	022d      	lsls	r5, r5, #8
 80045c4:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80045c6:	4a0e      	ldr	r2, [pc, #56]	@ (8004600 <TIM_OC6_SetConfig+0x54>)
 80045c8:	4014      	ands	r4, r2
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80045ca:	688a      	ldr	r2, [r1, #8]
 80045cc:	0512      	lsls	r2, r2, #20
 80045ce:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045d0:	4c0c      	ldr	r4, [pc, #48]	@ (8004604 <TIM_OC6_SetConfig+0x58>)
 80045d2:	42a0      	cmp	r0, r4
 80045d4:	d005      	beq.n	80045e2 <TIM_OC6_SetConfig+0x36>
 80045d6:	4c0c      	ldr	r4, [pc, #48]	@ (8004608 <TIM_OC6_SetConfig+0x5c>)
 80045d8:	42a0      	cmp	r0, r4
 80045da:	d002      	beq.n	80045e2 <TIM_OC6_SetConfig+0x36>
 80045dc:	4c0b      	ldr	r4, [pc, #44]	@ (800460c <TIM_OC6_SetConfig+0x60>)
 80045de:	42a0      	cmp	r0, r4
 80045e0:	d104      	bne.n	80045ec <TIM_OC6_SetConfig+0x40>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80045e2:	4c0b      	ldr	r4, [pc, #44]	@ (8004610 <TIM_OC6_SetConfig+0x64>)
 80045e4:	401c      	ands	r4, r3
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80045e6:	694b      	ldr	r3, [r1, #20]
 80045e8:	029b      	lsls	r3, r3, #10
 80045ea:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045ec:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80045ee:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR3 = tmpccmrx;
 80045f0:	6545      	str	r5, [r0, #84]	@ 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 80045f2:	65c3      	str	r3, [r0, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045f4:	6202      	str	r2, [r0, #32]
}
 80045f6:	bd30      	pop	{r4, r5, pc}
 80045f8:	ffefffff 	.word	0xffefffff
 80045fc:	feff8fff 	.word	0xfeff8fff
 8004600:	ffdfffff 	.word	0xffdfffff
 8004604:	40012c00 	.word	0x40012c00
 8004608:	40014400 	.word	0x40014400
 800460c:	40014800 	.word	0x40014800
 8004610:	fffbffff 	.word	0xfffbffff

08004614 <HAL_TIM_PWM_MspInit>:
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
 8004614:	4770      	bx	lr
	...

08004618 <TIM_Base_SetConfig>:
{
 8004618:	b510      	push	{r4, lr}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800461a:	4c1a      	ldr	r4, [pc, #104]	@ (8004684 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 800461c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800461e:	42a0      	cmp	r0, r4
 8004620:	d00a      	beq.n	8004638 <TIM_Base_SetConfig+0x20>
 8004622:	4a19      	ldr	r2, [pc, #100]	@ (8004688 <TIM_Base_SetConfig+0x70>)
 8004624:	4290      	cmp	r0, r2
 8004626:	d007      	beq.n	8004638 <TIM_Base_SetConfig+0x20>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004628:	4a18      	ldr	r2, [pc, #96]	@ (800468c <TIM_Base_SetConfig+0x74>)
 800462a:	4290      	cmp	r0, r2
 800462c:	d109      	bne.n	8004642 <TIM_Base_SetConfig+0x2a>
    tmpcr1 &= ~TIM_CR1_CKD;
 800462e:	4a18      	ldr	r2, [pc, #96]	@ (8004690 <TIM_Base_SetConfig+0x78>)
 8004630:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004632:	68cb      	ldr	r3, [r1, #12]
 8004634:	4313      	orrs	r3, r2
 8004636:	e00a      	b.n	800464e <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004638:	2270      	movs	r2, #112	@ 0x70
 800463a:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 800463c:	684a      	ldr	r2, [r1, #4]
 800463e:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004640:	e7f5      	b.n	800462e <TIM_Base_SetConfig+0x16>
 8004642:	4a14      	ldr	r2, [pc, #80]	@ (8004694 <TIM_Base_SetConfig+0x7c>)
 8004644:	4290      	cmp	r0, r2
 8004646:	d0f2      	beq.n	800462e <TIM_Base_SetConfig+0x16>
 8004648:	4a13      	ldr	r2, [pc, #76]	@ (8004698 <TIM_Base_SetConfig+0x80>)
 800464a:	4290      	cmp	r0, r2
 800464c:	d0ef      	beq.n	800462e <TIM_Base_SetConfig+0x16>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800464e:	2280      	movs	r2, #128	@ 0x80
 8004650:	4393      	bics	r3, r2
 8004652:	694a      	ldr	r2, [r1, #20]
 8004654:	4313      	orrs	r3, r2
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004656:	688a      	ldr	r2, [r1, #8]
 8004658:	62c2      	str	r2, [r0, #44]	@ 0x2c
  TIMx->PSC = Structure->Prescaler;
 800465a:	680a      	ldr	r2, [r1, #0]
 800465c:	6282      	str	r2, [r0, #40]	@ 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800465e:	42a0      	cmp	r0, r4
 8004660:	d005      	beq.n	800466e <TIM_Base_SetConfig+0x56>
 8004662:	4a0c      	ldr	r2, [pc, #48]	@ (8004694 <TIM_Base_SetConfig+0x7c>)
 8004664:	4290      	cmp	r0, r2
 8004666:	d002      	beq.n	800466e <TIM_Base_SetConfig+0x56>
 8004668:	4a0b      	ldr	r2, [pc, #44]	@ (8004698 <TIM_Base_SetConfig+0x80>)
 800466a:	4290      	cmp	r0, r2
 800466c:	d101      	bne.n	8004672 <TIM_Base_SetConfig+0x5a>
    TIMx->RCR = Structure->RepetitionCounter;
 800466e:	690a      	ldr	r2, [r1, #16]
 8004670:	6302      	str	r2, [r0, #48]	@ 0x30
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004672:	2204      	movs	r2, #4
 8004674:	6801      	ldr	r1, [r0, #0]
 8004676:	430a      	orrs	r2, r1
 8004678:	6002      	str	r2, [r0, #0]
  TIMx->EGR = TIM_EGR_UG;
 800467a:	2201      	movs	r2, #1
 800467c:	6142      	str	r2, [r0, #20]
  TIMx->CR1 = tmpcr1;
 800467e:	6003      	str	r3, [r0, #0]
}
 8004680:	bd10      	pop	{r4, pc}
 8004682:	46c0      	nop			@ (mov r8, r8)
 8004684:	40012c00 	.word	0x40012c00
 8004688:	40000400 	.word	0x40000400
 800468c:	40002000 	.word	0x40002000
 8004690:	fffffcff 	.word	0xfffffcff
 8004694:	40014400 	.word	0x40014400
 8004698:	40014800 	.word	0x40014800

0800469c <HAL_TIM_Base_Init>:
{
 800469c:	b570      	push	{r4, r5, r6, lr}
 800469e:	0004      	movs	r4, r0
    return HAL_ERROR;
 80046a0:	2001      	movs	r0, #1
  if (htim == NULL)
 80046a2:	2c00      	cmp	r4, #0
 80046a4:	d023      	beq.n	80046ee <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 80046a6:	0025      	movs	r5, r4
 80046a8:	353d      	adds	r5, #61	@ 0x3d
 80046aa:	782b      	ldrb	r3, [r5, #0]
 80046ac:	b2da      	uxtb	r2, r3
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d105      	bne.n	80046be <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 80046b2:	0023      	movs	r3, r4
 80046b4:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 80046b6:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 80046b8:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 80046ba:	f7fe fd37 	bl	800312c <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80046be:	2302      	movs	r3, #2
 80046c0:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80046c2:	6820      	ldr	r0, [r4, #0]
 80046c4:	1d21      	adds	r1, r4, #4
 80046c6:	f7ff ffa7 	bl	8004618 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046ca:	0022      	movs	r2, r4
 80046cc:	2301      	movs	r3, #1
  return HAL_OK;
 80046ce:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046d0:	3248      	adds	r2, #72	@ 0x48
 80046d2:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046d4:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046d6:	3a0a      	subs	r2, #10
 80046d8:	7013      	strb	r3, [r2, #0]
 80046da:	7053      	strb	r3, [r2, #1]
 80046dc:	7093      	strb	r3, [r2, #2]
 80046de:	70d3      	strb	r3, [r2, #3]
 80046e0:	7113      	strb	r3, [r2, #4]
 80046e2:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046e4:	7193      	strb	r3, [r2, #6]
 80046e6:	71d3      	strb	r3, [r2, #7]
 80046e8:	7213      	strb	r3, [r2, #8]
 80046ea:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80046ec:	702b      	strb	r3, [r5, #0]
}
 80046ee:	bd70      	pop	{r4, r5, r6, pc}

080046f0 <HAL_TIM_PWM_Init>:
{
 80046f0:	b570      	push	{r4, r5, r6, lr}
 80046f2:	0004      	movs	r4, r0
    return HAL_ERROR;
 80046f4:	2001      	movs	r0, #1
  if (htim == NULL)
 80046f6:	2c00      	cmp	r4, #0
 80046f8:	d023      	beq.n	8004742 <HAL_TIM_PWM_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 80046fa:	0025      	movs	r5, r4
 80046fc:	353d      	adds	r5, #61	@ 0x3d
 80046fe:	782b      	ldrb	r3, [r5, #0]
 8004700:	b2da      	uxtb	r2, r3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d105      	bne.n	8004712 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8004706:	0023      	movs	r3, r4
 8004708:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800470a:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 800470c:	701a      	strb	r2, [r3, #0]
    HAL_TIM_PWM_MspInit(htim);
 800470e:	f7ff ff81 	bl	8004614 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8004712:	2302      	movs	r3, #2
 8004714:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004716:	6820      	ldr	r0, [r4, #0]
 8004718:	1d21      	adds	r1, r4, #4
 800471a:	f7ff ff7d 	bl	8004618 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800471e:	0022      	movs	r2, r4
 8004720:	2301      	movs	r3, #1
  return HAL_OK;
 8004722:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004724:	3248      	adds	r2, #72	@ 0x48
 8004726:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004728:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800472a:	3a0a      	subs	r2, #10
 800472c:	7013      	strb	r3, [r2, #0]
 800472e:	7053      	strb	r3, [r2, #1]
 8004730:	7093      	strb	r3, [r2, #2]
 8004732:	70d3      	strb	r3, [r2, #3]
 8004734:	7113      	strb	r3, [r2, #4]
 8004736:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004738:	7193      	strb	r3, [r2, #6]
 800473a:	71d3      	strb	r3, [r2, #7]
 800473c:	7213      	strb	r3, [r2, #8]
 800473e:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8004740:	702b      	strb	r3, [r5, #0]
}
 8004742:	bd70      	pop	{r4, r5, r6, pc}

08004744 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004744:	2210      	movs	r2, #16
{
 8004746:	b570      	push	{r4, r5, r6, lr}
  tmpccer = TIMx->CCER;
 8004748:	6a05      	ldr	r5, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800474a:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800474c:	4c16      	ldr	r4, [pc, #88]	@ (80047a8 <TIM_OC2_SetConfig+0x64>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800474e:	4393      	bics	r3, r2
 8004750:	6203      	str	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8004752:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8004754:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004756:	4023      	ands	r3, r4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004758:	680c      	ldr	r4, [r1, #0]
 800475a:	0224      	lsls	r4, r4, #8
 800475c:	431c      	orrs	r4, r3
  tmpccer &= ~TIM_CCER_CC2P;
 800475e:	2320      	movs	r3, #32
 8004760:	439d      	bics	r5, r3
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004762:	688b      	ldr	r3, [r1, #8]
 8004764:	011b      	lsls	r3, r3, #4
 8004766:	432b      	orrs	r3, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004768:	4d10      	ldr	r5, [pc, #64]	@ (80047ac <TIM_OC2_SetConfig+0x68>)
 800476a:	42a8      	cmp	r0, r5
 800476c:	d10f      	bne.n	800478e <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 800476e:	2580      	movs	r5, #128	@ 0x80
 8004770:	43ab      	bics	r3, r5
 8004772:	001e      	movs	r6, r3
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004774:	68cb      	ldr	r3, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NE;
 8004776:	3d40      	subs	r5, #64	@ 0x40
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004778:	011b      	lsls	r3, r3, #4
 800477a:	4333      	orrs	r3, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800477c:	43ab      	bics	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800477e:	4d0c      	ldr	r5, [pc, #48]	@ (80047b0 <TIM_OC2_SetConfig+0x6c>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004780:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004782:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004784:	694a      	ldr	r2, [r1, #20]
 8004786:	4332      	orrs	r2, r6
 8004788:	0092      	lsls	r2, r2, #2
 800478a:	432a      	orrs	r2, r5
 800478c:	e005      	b.n	800479a <TIM_OC2_SetConfig+0x56>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800478e:	4d09      	ldr	r5, [pc, #36]	@ (80047b4 <TIM_OC2_SetConfig+0x70>)
 8004790:	42a8      	cmp	r0, r5
 8004792:	d0f4      	beq.n	800477e <TIM_OC2_SetConfig+0x3a>
 8004794:	4d08      	ldr	r5, [pc, #32]	@ (80047b8 <TIM_OC2_SetConfig+0x74>)
 8004796:	42a8      	cmp	r0, r5
 8004798:	d0f1      	beq.n	800477e <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 800479a:	6042      	str	r2, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 800479c:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 800479e:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 80047a0:	6382      	str	r2, [r0, #56]	@ 0x38
  TIMx->CCER = tmpccer;
 80047a2:	6203      	str	r3, [r0, #32]
}
 80047a4:	bd70      	pop	{r4, r5, r6, pc}
 80047a6:	46c0      	nop			@ (mov r8, r8)
 80047a8:	feff8cff 	.word	0xfeff8cff
 80047ac:	40012c00 	.word	0x40012c00
 80047b0:	fffff3ff 	.word	0xfffff3ff
 80047b4:	40014400 	.word	0x40014400
 80047b8:	40014800 	.word	0x40014800

080047bc <HAL_TIM_PWM_ConfigChannel>:
{
 80047bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80047be:	0007      	movs	r7, r0
 80047c0:	373c      	adds	r7, #60	@ 0x3c
{
 80047c2:	0015      	movs	r5, r2
  __HAL_LOCK(htim);
 80047c4:	783a      	ldrb	r2, [r7, #0]
{
 80047c6:	0003      	movs	r3, r0
 80047c8:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 80047ca:	2002      	movs	r0, #2
 80047cc:	2a01      	cmp	r2, #1
 80047ce:	d00c      	beq.n	80047ea <HAL_TIM_PWM_ConfigChannel+0x2e>
 80047d0:	3801      	subs	r0, #1
 80047d2:	7038      	strb	r0, [r7, #0]
  switch (Channel)
 80047d4:	2d0c      	cmp	r5, #12
 80047d6:	d051      	beq.n	800487c <HAL_TIM_PWM_ConfigChannel+0xc0>
 80047d8:	d808      	bhi.n	80047ec <HAL_TIM_PWM_ConfigChannel+0x30>
 80047da:	2d04      	cmp	r5, #4
 80047dc:	d02d      	beq.n	800483a <HAL_TIM_PWM_ConfigChannel+0x7e>
 80047de:	2d08      	cmp	r5, #8
 80047e0:	d03c      	beq.n	800485c <HAL_TIM_PWM_ConfigChannel+0xa0>
 80047e2:	2d00      	cmp	r5, #0
 80047e4:	d017      	beq.n	8004816 <HAL_TIM_PWM_ConfigChannel+0x5a>
  __HAL_UNLOCK(htim);
 80047e6:	2300      	movs	r3, #0
 80047e8:	703b      	strb	r3, [r7, #0]
}
 80047ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (Channel)
 80047ec:	2d10      	cmp	r5, #16
 80047ee:	d058      	beq.n	80048a2 <HAL_TIM_PWM_ConfigChannel+0xe6>
 80047f0:	2d14      	cmp	r5, #20
 80047f2:	d1f8      	bne.n	80047e6 <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80047f4:	681d      	ldr	r5, [r3, #0]
 80047f6:	0028      	movs	r0, r5
 80047f8:	f7ff fed8 	bl	80045ac <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80047fc:	2380      	movs	r3, #128	@ 0x80
 80047fe:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8004800:	011b      	lsls	r3, r3, #4
 8004802:	4313      	orrs	r3, r2
 8004804:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004806:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 8004808:	4a2e      	ldr	r2, [pc, #184]	@ (80048c4 <HAL_TIM_PWM_ConfigChannel+0x108>)
 800480a:	4013      	ands	r3, r2
 800480c:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800480e:	6923      	ldr	r3, [r4, #16]
 8004810:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 8004812:	021b      	lsls	r3, r3, #8
 8004814:	e053      	b.n	80048be <HAL_TIM_PWM_ConfigChannel+0x102>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004816:	681d      	ldr	r5, [r3, #0]
 8004818:	0028      	movs	r0, r5
 800481a:	f7ff fdeb 	bl	80043f4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800481e:	2308      	movs	r3, #8
 8004820:	69aa      	ldr	r2, [r5, #24]
 8004822:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004824:	2204      	movs	r2, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004826:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004828:	69ab      	ldr	r3, [r5, #24]
 800482a:	4393      	bics	r3, r2
 800482c:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800482e:	69ab      	ldr	r3, [r5, #24]
 8004830:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004832:	4313      	orrs	r3, r2
 8004834:	61ab      	str	r3, [r5, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8004836:	2000      	movs	r0, #0
 8004838:	e7d5      	b.n	80047e6 <HAL_TIM_PWM_ConfigChannel+0x2a>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800483a:	681d      	ldr	r5, [r3, #0]
 800483c:	0028      	movs	r0, r5
 800483e:	f7ff ff81 	bl	8004744 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004842:	2380      	movs	r3, #128	@ 0x80
 8004844:	69aa      	ldr	r2, [r5, #24]
 8004846:	011b      	lsls	r3, r3, #4
 8004848:	4313      	orrs	r3, r2
 800484a:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800484c:	69ab      	ldr	r3, [r5, #24]
 800484e:	4a1d      	ldr	r2, [pc, #116]	@ (80048c4 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8004850:	4013      	ands	r3, r2
 8004852:	61ab      	str	r3, [r5, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004854:	6923      	ldr	r3, [r4, #16]
 8004856:	69aa      	ldr	r2, [r5, #24]
 8004858:	021b      	lsls	r3, r3, #8
 800485a:	e7ea      	b.n	8004832 <HAL_TIM_PWM_ConfigChannel+0x76>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800485c:	681e      	ldr	r6, [r3, #0]
 800485e:	0030      	movs	r0, r6
 8004860:	f7ff fdfe 	bl	8004460 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004864:	2204      	movs	r2, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004866:	69f3      	ldr	r3, [r6, #28]
 8004868:	431d      	orrs	r5, r3
 800486a:	61f5      	str	r5, [r6, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800486c:	69f3      	ldr	r3, [r6, #28]
 800486e:	4393      	bics	r3, r2
 8004870:	61f3      	str	r3, [r6, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004872:	69f3      	ldr	r3, [r6, #28]
 8004874:	6922      	ldr	r2, [r4, #16]
 8004876:	4313      	orrs	r3, r2
 8004878:	61f3      	str	r3, [r6, #28]
      break;
 800487a:	e7dc      	b.n	8004836 <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800487c:	681d      	ldr	r5, [r3, #0]
 800487e:	0028      	movs	r0, r5
 8004880:	f7ff fe30 	bl	80044e4 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004884:	2380      	movs	r3, #128	@ 0x80
 8004886:	69ea      	ldr	r2, [r5, #28]
 8004888:	011b      	lsls	r3, r3, #4
 800488a:	4313      	orrs	r3, r2
 800488c:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800488e:	69eb      	ldr	r3, [r5, #28]
 8004890:	4a0c      	ldr	r2, [pc, #48]	@ (80048c4 <HAL_TIM_PWM_ConfigChannel+0x108>)
 8004892:	4013      	ands	r3, r2
 8004894:	61eb      	str	r3, [r5, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004896:	6923      	ldr	r3, [r4, #16]
 8004898:	69ea      	ldr	r2, [r5, #28]
 800489a:	021b      	lsls	r3, r3, #8
 800489c:	4313      	orrs	r3, r2
 800489e:	61eb      	str	r3, [r5, #28]
      break;
 80048a0:	e7c9      	b.n	8004836 <HAL_TIM_PWM_ConfigChannel+0x7a>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80048a2:	681d      	ldr	r5, [r3, #0]
 80048a4:	0028      	movs	r0, r5
 80048a6:	f7ff fe51 	bl	800454c <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80048aa:	2308      	movs	r3, #8
 80048ac:	6d6a      	ldr	r2, [r5, #84]	@ 0x54
 80048ae:	4313      	orrs	r3, r2
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80048b0:	2204      	movs	r2, #4
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80048b2:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80048b4:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 80048b6:	4393      	bics	r3, r2
 80048b8:	656b      	str	r3, [r5, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80048ba:	6d6b      	ldr	r3, [r5, #84]	@ 0x54
 80048bc:	6922      	ldr	r2, [r4, #16]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80048be:	4313      	orrs	r3, r2
 80048c0:	656b      	str	r3, [r5, #84]	@ 0x54
      break;
 80048c2:	e7b8      	b.n	8004836 <HAL_TIM_PWM_ConfigChannel+0x7a>
 80048c4:	fffffbff 	.word	0xfffffbff

080048c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80048c8:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80048ca:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048cc:	4d03      	ldr	r5, [pc, #12]	@ (80048dc <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048ce:	430a      	orrs	r2, r1
 80048d0:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048d2:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80048d4:	4313      	orrs	r3, r2
 80048d6:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80048d8:	6083      	str	r3, [r0, #8]
}
 80048da:	bd30      	pop	{r4, r5, pc}
 80048dc:	ffff00ff 	.word	0xffff00ff

080048e0 <HAL_TIM_ConfigClockSource>:
{
 80048e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 80048e2:	0005      	movs	r5, r0
 80048e4:	2202      	movs	r2, #2
 80048e6:	353c      	adds	r5, #60	@ 0x3c
 80048e8:	782c      	ldrb	r4, [r5, #0]
{
 80048ea:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 80048ec:	0010      	movs	r0, r2
 80048ee:	2c01      	cmp	r4, #1
 80048f0:	d01b      	beq.n	800492a <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 80048f2:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 80048f4:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80048f6:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 80048f8:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80048fa:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 80048fc:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80048fe:	4a41      	ldr	r2, [pc, #260]	@ (8004a04 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 8004900:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004902:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8004904:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8004906:	680b      	ldr	r3, [r1, #0]
 8004908:	2b60      	cmp	r3, #96	@ 0x60
 800490a:	d04e      	beq.n	80049aa <HAL_TIM_ConfigClockSource+0xca>
 800490c:	d82d      	bhi.n	800496a <HAL_TIM_ConfigClockSource+0x8a>
 800490e:	2b40      	cmp	r3, #64	@ 0x40
 8004910:	d062      	beq.n	80049d8 <HAL_TIM_ConfigClockSource+0xf8>
 8004912:	d813      	bhi.n	800493c <HAL_TIM_ConfigClockSource+0x5c>
 8004914:	2b20      	cmp	r3, #32
 8004916:	d00b      	beq.n	8004930 <HAL_TIM_ConfigClockSource+0x50>
 8004918:	d808      	bhi.n	800492c <HAL_TIM_ConfigClockSource+0x4c>
 800491a:	2210      	movs	r2, #16
 800491c:	0019      	movs	r1, r3
 800491e:	4391      	bics	r1, r2
 8004920:	d006      	beq.n	8004930 <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 8004922:	2301      	movs	r3, #1
 8004924:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8004926:	2300      	movs	r3, #0
 8004928:	702b      	strb	r3, [r5, #0]
}
 800492a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 800492c:	2b30      	cmp	r3, #48	@ 0x30
 800492e:	d1f8      	bne.n	8004922 <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr = TIMx->SMCR;
 8004930:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004932:	4935      	ldr	r1, [pc, #212]	@ (8004a08 <HAL_TIM_ConfigClockSource+0x128>)
 8004934:	400a      	ands	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004936:	4313      	orrs	r3, r2
 8004938:	2207      	movs	r2, #7
 800493a:	e028      	b.n	800498e <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 800493c:	2b50      	cmp	r3, #80	@ 0x50
 800493e:	d1f0      	bne.n	8004922 <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 8004940:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 8004942:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8004944:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004946:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004948:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800494a:	4387      	bics	r7, r0
 800494c:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800494e:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8004950:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004952:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004954:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004956:	200a      	movs	r0, #10
 8004958:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 800495a:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800495c:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800495e:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004960:	4b29      	ldr	r3, [pc, #164]	@ (8004a08 <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 8004962:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8004964:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004966:	2357      	movs	r3, #87	@ 0x57
 8004968:	e011      	b.n	800498e <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 800496a:	2280      	movs	r2, #128	@ 0x80
 800496c:	0152      	lsls	r2, r2, #5
 800496e:	4293      	cmp	r3, r2
 8004970:	d00f      	beq.n	8004992 <HAL_TIM_ConfigClockSource+0xb2>
 8004972:	2280      	movs	r2, #128	@ 0x80
 8004974:	0192      	lsls	r2, r2, #6
 8004976:	4293      	cmp	r3, r2
 8004978:	d00d      	beq.n	8004996 <HAL_TIM_ConfigClockSource+0xb6>
 800497a:	2b70      	cmp	r3, #112	@ 0x70
 800497c:	d1d1      	bne.n	8004922 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 800497e:	68cb      	ldr	r3, [r1, #12]
 8004980:	684a      	ldr	r2, [r1, #4]
 8004982:	0020      	movs	r0, r4
 8004984:	6889      	ldr	r1, [r1, #8]
 8004986:	f7ff ff9f 	bl	80048c8 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800498a:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 800498c:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800498e:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 8004990:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8004992:	2000      	movs	r0, #0
 8004994:	e7c5      	b.n	8004922 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 8004996:	68cb      	ldr	r3, [r1, #12]
 8004998:	684a      	ldr	r2, [r1, #4]
 800499a:	0020      	movs	r0, r4
 800499c:	6889      	ldr	r1, [r1, #8]
 800499e:	f7ff ff93 	bl	80048c8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80049a2:	2380      	movs	r3, #128	@ 0x80
 80049a4:	68a2      	ldr	r2, [r4, #8]
 80049a6:	01db      	lsls	r3, r3, #7
 80049a8:	e7f1      	b.n	800498e <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049aa:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 80049ac:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80049ae:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 80049b0:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049b2:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049b4:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80049b6:	43b8      	bics	r0, r7
 80049b8:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 80049ba:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049bc:	4f13      	ldr	r7, [pc, #76]	@ (8004a0c <HAL_TIM_ConfigClockSource+0x12c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 80049be:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80049c0:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80049c2:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049c4:	20a0      	movs	r0, #160	@ 0xa0
 80049c6:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 80049c8:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 80049ca:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 80049cc:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 80049ce:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80049d0:	4b0d      	ldr	r3, [pc, #52]	@ (8004a08 <HAL_TIM_ConfigClockSource+0x128>)
 80049d2:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049d4:	2367      	movs	r3, #103	@ 0x67
 80049d6:	e7da      	b.n	800498e <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 80049d8:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80049da:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 80049dc:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049de:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049e0:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80049e2:	4387      	bics	r7, r0
 80049e4:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049e6:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80049e8:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049ea:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80049ec:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80049ee:	200a      	movs	r0, #10
 80049f0:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 80049f2:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80049f4:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80049f6:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 80049f8:	4b03      	ldr	r3, [pc, #12]	@ (8004a08 <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 80049fa:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80049fc:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049fe:	2347      	movs	r3, #71	@ 0x47
 8004a00:	e7c5      	b.n	800498e <HAL_TIM_ConfigClockSource+0xae>
 8004a02:	46c0      	nop			@ (mov r8, r8)
 8004a04:	ffce0088 	.word	0xffce0088
 8004a08:	ffcfff8f 	.word	0xffcfff8f
 8004a0c:	ffff0fff 	.word	0xffff0fff

08004a10 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a10:	231f      	movs	r3, #31
{
 8004a12:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a14:	2401      	movs	r4, #1
 8004a16:	4019      	ands	r1, r3
 8004a18:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a1a:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8004a1c:	6a03      	ldr	r3, [r0, #32]
 8004a1e:	43a3      	bics	r3, r4
 8004a20:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a22:	6a03      	ldr	r3, [r0, #32]
 8004a24:	431a      	orrs	r2, r3
 8004a26:	6202      	str	r2, [r0, #32]
}
 8004a28:	bd10      	pop	{r4, pc}
	...

08004a2c <HAL_TIM_OC_Start>:
{
 8004a2c:	0002      	movs	r2, r0
 8004a2e:	b510      	push	{r4, lr}
 8004a30:	2908      	cmp	r1, #8
 8004a32:	d01c      	beq.n	8004a6e <HAL_TIM_OC_Start+0x42>
 8004a34:	d806      	bhi.n	8004a44 <HAL_TIM_OC_Start+0x18>
 8004a36:	2900      	cmp	r1, #0
 8004a38:	d00b      	beq.n	8004a52 <HAL_TIM_OC_Start+0x26>
 8004a3a:	2904      	cmp	r1, #4
 8004a3c:	d014      	beq.n	8004a68 <HAL_TIM_OC_Start+0x3c>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a3e:	0013      	movs	r3, r2
 8004a40:	3343      	adds	r3, #67	@ 0x43
 8004a42:	e008      	b.n	8004a56 <HAL_TIM_OC_Start+0x2a>
 8004a44:	290c      	cmp	r1, #12
 8004a46:	d015      	beq.n	8004a74 <HAL_TIM_OC_Start+0x48>
 8004a48:	2910      	cmp	r1, #16
 8004a4a:	d1f8      	bne.n	8004a3e <HAL_TIM_OC_Start+0x12>
 8004a4c:	0003      	movs	r3, r0
 8004a4e:	3342      	adds	r3, #66	@ 0x42
 8004a50:	e001      	b.n	8004a56 <HAL_TIM_OC_Start+0x2a>
 8004a52:	0003      	movs	r3, r0
 8004a54:	333e      	adds	r3, #62	@ 0x3e
 8004a56:	781b      	ldrb	r3, [r3, #0]
 8004a58:	3b01      	subs	r3, #1
 8004a5a:	1e58      	subs	r0, r3, #1
 8004a5c:	4183      	sbcs	r3, r0
 8004a5e:	b2db      	uxtb	r3, r3
    return HAL_ERROR;
 8004a60:	2001      	movs	r0, #1
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d009      	beq.n	8004a7a <HAL_TIM_OC_Start+0x4e>
}
 8004a66:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004a68:	0003      	movs	r3, r0
 8004a6a:	333f      	adds	r3, #63	@ 0x3f
 8004a6c:	e7f3      	b.n	8004a56 <HAL_TIM_OC_Start+0x2a>
 8004a6e:	0003      	movs	r3, r0
 8004a70:	3340      	adds	r3, #64	@ 0x40
 8004a72:	e7f0      	b.n	8004a56 <HAL_TIM_OC_Start+0x2a>
 8004a74:	0003      	movs	r3, r0
 8004a76:	3341      	adds	r3, #65	@ 0x41
 8004a78:	e7ed      	b.n	8004a56 <HAL_TIM_OC_Start+0x2a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004a7a:	2302      	movs	r3, #2
 8004a7c:	2908      	cmp	r1, #8
 8004a7e:	d030      	beq.n	8004ae2 <HAL_TIM_OC_Start+0xb6>
 8004a80:	d806      	bhi.n	8004a90 <HAL_TIM_OC_Start+0x64>
 8004a82:	2900      	cmp	r1, #0
 8004a84:	d00b      	beq.n	8004a9e <HAL_TIM_OC_Start+0x72>
 8004a86:	2904      	cmp	r1, #4
 8004a88:	d028      	beq.n	8004adc <HAL_TIM_OC_Start+0xb0>
 8004a8a:	0010      	movs	r0, r2
 8004a8c:	3043      	adds	r0, #67	@ 0x43
 8004a8e:	e008      	b.n	8004aa2 <HAL_TIM_OC_Start+0x76>
 8004a90:	290c      	cmp	r1, #12
 8004a92:	d029      	beq.n	8004ae8 <HAL_TIM_OC_Start+0xbc>
 8004a94:	2910      	cmp	r1, #16
 8004a96:	d1f8      	bne.n	8004a8a <HAL_TIM_OC_Start+0x5e>
 8004a98:	0010      	movs	r0, r2
 8004a9a:	3042      	adds	r0, #66	@ 0x42
 8004a9c:	e001      	b.n	8004aa2 <HAL_TIM_OC_Start+0x76>
 8004a9e:	0010      	movs	r0, r2
 8004aa0:	303e      	adds	r0, #62	@ 0x3e
 8004aa2:	7003      	strb	r3, [r0, #0]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004aa4:	6814      	ldr	r4, [r2, #0]
 8004aa6:	2201      	movs	r2, #1
 8004aa8:	0020      	movs	r0, r4
 8004aaa:	f7ff ffb1 	bl	8004a10 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004aae:	4a16      	ldr	r2, [pc, #88]	@ (8004b08 <HAL_TIM_OC_Start+0xdc>)
 8004ab0:	4294      	cmp	r4, r2
 8004ab2:	d005      	beq.n	8004ac0 <HAL_TIM_OC_Start+0x94>
 8004ab4:	4b15      	ldr	r3, [pc, #84]	@ (8004b0c <HAL_TIM_OC_Start+0xe0>)
 8004ab6:	429c      	cmp	r4, r3
 8004ab8:	d002      	beq.n	8004ac0 <HAL_TIM_OC_Start+0x94>
 8004aba:	4b15      	ldr	r3, [pc, #84]	@ (8004b10 <HAL_TIM_OC_Start+0xe4>)
 8004abc:	429c      	cmp	r4, r3
 8004abe:	d116      	bne.n	8004aee <HAL_TIM_OC_Start+0xc2>
    __HAL_TIM_MOE_ENABLE(htim);
 8004ac0:	2380      	movs	r3, #128	@ 0x80
 8004ac2:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8004ac4:	021b      	lsls	r3, r3, #8
 8004ac6:	430b      	orrs	r3, r1
 8004ac8:	6463      	str	r3, [r4, #68]	@ 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aca:	4294      	cmp	r4, r2
 8004acc:	d112      	bne.n	8004af4 <HAL_TIM_OC_Start+0xc8>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ace:	68a3      	ldr	r3, [r4, #8]
 8004ad0:	4a10      	ldr	r2, [pc, #64]	@ (8004b14 <HAL_TIM_OC_Start+0xe8>)
 8004ad2:	4013      	ands	r3, r2
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ad4:	2b06      	cmp	r3, #6
 8004ad6:	d112      	bne.n	8004afe <HAL_TIM_OC_Start+0xd2>
  return HAL_OK;
 8004ad8:	2000      	movs	r0, #0
 8004ada:	e7c4      	b.n	8004a66 <HAL_TIM_OC_Start+0x3a>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004adc:	0010      	movs	r0, r2
 8004ade:	303f      	adds	r0, #63	@ 0x3f
 8004ae0:	e7df      	b.n	8004aa2 <HAL_TIM_OC_Start+0x76>
 8004ae2:	0010      	movs	r0, r2
 8004ae4:	3040      	adds	r0, #64	@ 0x40
 8004ae6:	e7dc      	b.n	8004aa2 <HAL_TIM_OC_Start+0x76>
 8004ae8:	0010      	movs	r0, r2
 8004aea:	3041      	adds	r0, #65	@ 0x41
 8004aec:	e7d9      	b.n	8004aa2 <HAL_TIM_OC_Start+0x76>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004aee:	4b0a      	ldr	r3, [pc, #40]	@ (8004b18 <HAL_TIM_OC_Start+0xec>)
 8004af0:	429c      	cmp	r4, r3
 8004af2:	d0ec      	beq.n	8004ace <HAL_TIM_OC_Start+0xa2>
      __HAL_TIM_ENABLE(htim);
 8004af4:	2301      	movs	r3, #1
 8004af6:	6822      	ldr	r2, [r4, #0]
 8004af8:	4313      	orrs	r3, r2
 8004afa:	6023      	str	r3, [r4, #0]
 8004afc:	e7ec      	b.n	8004ad8 <HAL_TIM_OC_Start+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004afe:	2280      	movs	r2, #128	@ 0x80
 8004b00:	0252      	lsls	r2, r2, #9
 8004b02:	4293      	cmp	r3, r2
 8004b04:	d1f6      	bne.n	8004af4 <HAL_TIM_OC_Start+0xc8>
 8004b06:	e7e7      	b.n	8004ad8 <HAL_TIM_OC_Start+0xac>
 8004b08:	40012c00 	.word	0x40012c00
 8004b0c:	40014400 	.word	0x40014400
 8004b10:	40014800 	.word	0x40014800
 8004b14:	00010007 	.word	0x00010007
 8004b18:	40000400 	.word	0x40000400

08004b1c <HAL_TIM_PWM_Start>:
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
 8004b1c:	b510      	push	{r4, lr}
 8004b1e:	f7ff ff85 	bl	8004a2c <HAL_TIM_OC_Start>
 8004b22:	bd10      	pop	{r4, pc}

08004b24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b24:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b26:	0004      	movs	r4, r0
 8004b28:	2202      	movs	r2, #2
 8004b2a:	343c      	adds	r4, #60	@ 0x3c
 8004b2c:	7825      	ldrb	r5, [r4, #0]
{
 8004b2e:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8004b30:	0010      	movs	r0, r2
 8004b32:	2d01      	cmp	r5, #1
 8004b34:	d01f      	beq.n	8004b76 <HAL_TIMEx_MasterConfigSynchronization+0x52>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b36:	001d      	movs	r5, r3
 8004b38:	353d      	adds	r5, #61	@ 0x3d
 8004b3a:	702a      	strb	r2, [r5, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b3c:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b3e:	4e0e      	ldr	r6, [pc, #56]	@ (8004b78 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 8004b40:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8004b42:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004b44:	42b2      	cmp	r2, r6
 8004b46:	d103      	bne.n	8004b50 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004b48:	4f0c      	ldr	r7, [pc, #48]	@ (8004b7c <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 8004b4a:	403b      	ands	r3, r7
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004b4c:	684f      	ldr	r7, [r1, #4]
 8004b4e:	433b      	orrs	r3, r7
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b50:	2770      	movs	r7, #112	@ 0x70
 8004b52:	43bb      	bics	r3, r7
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b54:	680f      	ldr	r7, [r1, #0]
 8004b56:	433b      	orrs	r3, r7

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b58:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004b5a:	42b2      	cmp	r2, r6
 8004b5c:	d002      	beq.n	8004b64 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8004b5e:	4b08      	ldr	r3, [pc, #32]	@ (8004b80 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 8004b60:	429a      	cmp	r2, r3
 8004b62:	d104      	bne.n	8004b6e <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b64:	2380      	movs	r3, #128	@ 0x80
 8004b66:	4398      	bics	r0, r3
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b68:	688b      	ldr	r3, [r1, #8]
 8004b6a:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b6c:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b6e:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8004b70:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8004b72:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 8004b74:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 8004b76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004b78:	40012c00 	.word	0x40012c00
 8004b7c:	ff0fffff 	.word	0xff0fffff
 8004b80:	40000400 	.word	0x40000400

08004b84 <sniprintf>:
 8004b84:	b40c      	push	{r2, r3}
 8004b86:	b530      	push	{r4, r5, lr}
 8004b88:	4b18      	ldr	r3, [pc, #96]	@ (8004bec <sniprintf+0x68>)
 8004b8a:	000c      	movs	r4, r1
 8004b8c:	681d      	ldr	r5, [r3, #0]
 8004b8e:	b09d      	sub	sp, #116	@ 0x74
 8004b90:	2900      	cmp	r1, #0
 8004b92:	da08      	bge.n	8004ba6 <sniprintf+0x22>
 8004b94:	238b      	movs	r3, #139	@ 0x8b
 8004b96:	2001      	movs	r0, #1
 8004b98:	602b      	str	r3, [r5, #0]
 8004b9a:	4240      	negs	r0, r0
 8004b9c:	b01d      	add	sp, #116	@ 0x74
 8004b9e:	bc30      	pop	{r4, r5}
 8004ba0:	bc08      	pop	{r3}
 8004ba2:	b002      	add	sp, #8
 8004ba4:	4718      	bx	r3
 8004ba6:	2382      	movs	r3, #130	@ 0x82
 8004ba8:	466a      	mov	r2, sp
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	8293      	strh	r3, [r2, #20]
 8004bae:	2300      	movs	r3, #0
 8004bb0:	9002      	str	r0, [sp, #8]
 8004bb2:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004bb4:	9006      	str	r0, [sp, #24]
 8004bb6:	4299      	cmp	r1, r3
 8004bb8:	d000      	beq.n	8004bbc <sniprintf+0x38>
 8004bba:	1e4b      	subs	r3, r1, #1
 8004bbc:	9304      	str	r3, [sp, #16]
 8004bbe:	9307      	str	r3, [sp, #28]
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	466a      	mov	r2, sp
 8004bc4:	425b      	negs	r3, r3
 8004bc6:	82d3      	strh	r3, [r2, #22]
 8004bc8:	0028      	movs	r0, r5
 8004bca:	ab21      	add	r3, sp, #132	@ 0x84
 8004bcc:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004bce:	a902      	add	r1, sp, #8
 8004bd0:	9301      	str	r3, [sp, #4]
 8004bd2:	f000 f99d 	bl	8004f10 <_svfiprintf_r>
 8004bd6:	1c43      	adds	r3, r0, #1
 8004bd8:	da01      	bge.n	8004bde <sniprintf+0x5a>
 8004bda:	238b      	movs	r3, #139	@ 0x8b
 8004bdc:	602b      	str	r3, [r5, #0]
 8004bde:	2c00      	cmp	r4, #0
 8004be0:	d0dc      	beq.n	8004b9c <sniprintf+0x18>
 8004be2:	2200      	movs	r2, #0
 8004be4:	9b02      	ldr	r3, [sp, #8]
 8004be6:	701a      	strb	r2, [r3, #0]
 8004be8:	e7d8      	b.n	8004b9c <sniprintf+0x18>
 8004bea:	46c0      	nop			@ (mov r8, r8)
 8004bec:	20000044 	.word	0x20000044

08004bf0 <memset>:
 8004bf0:	0003      	movs	r3, r0
 8004bf2:	1882      	adds	r2, r0, r2
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d100      	bne.n	8004bfa <memset+0xa>
 8004bf8:	4770      	bx	lr
 8004bfa:	7019      	strb	r1, [r3, #0]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	e7f9      	b.n	8004bf4 <memset+0x4>

08004c00 <__errno>:
 8004c00:	4b01      	ldr	r3, [pc, #4]	@ (8004c08 <__errno+0x8>)
 8004c02:	6818      	ldr	r0, [r3, #0]
 8004c04:	4770      	bx	lr
 8004c06:	46c0      	nop			@ (mov r8, r8)
 8004c08:	20000044 	.word	0x20000044

08004c0c <__libc_init_array>:
 8004c0c:	b570      	push	{r4, r5, r6, lr}
 8004c0e:	2600      	movs	r6, #0
 8004c10:	4c0c      	ldr	r4, [pc, #48]	@ (8004c44 <__libc_init_array+0x38>)
 8004c12:	4d0d      	ldr	r5, [pc, #52]	@ (8004c48 <__libc_init_array+0x3c>)
 8004c14:	1b64      	subs	r4, r4, r5
 8004c16:	10a4      	asrs	r4, r4, #2
 8004c18:	42a6      	cmp	r6, r4
 8004c1a:	d109      	bne.n	8004c30 <__libc_init_array+0x24>
 8004c1c:	2600      	movs	r6, #0
 8004c1e:	f000 fc61 	bl	80054e4 <_init>
 8004c22:	4c0a      	ldr	r4, [pc, #40]	@ (8004c4c <__libc_init_array+0x40>)
 8004c24:	4d0a      	ldr	r5, [pc, #40]	@ (8004c50 <__libc_init_array+0x44>)
 8004c26:	1b64      	subs	r4, r4, r5
 8004c28:	10a4      	asrs	r4, r4, #2
 8004c2a:	42a6      	cmp	r6, r4
 8004c2c:	d105      	bne.n	8004c3a <__libc_init_array+0x2e>
 8004c2e:	bd70      	pop	{r4, r5, r6, pc}
 8004c30:	00b3      	lsls	r3, r6, #2
 8004c32:	58eb      	ldr	r3, [r5, r3]
 8004c34:	4798      	blx	r3
 8004c36:	3601      	adds	r6, #1
 8004c38:	e7ee      	b.n	8004c18 <__libc_init_array+0xc>
 8004c3a:	00b3      	lsls	r3, r6, #2
 8004c3c:	58eb      	ldr	r3, [r5, r3]
 8004c3e:	4798      	blx	r3
 8004c40:	3601      	adds	r6, #1
 8004c42:	e7f2      	b.n	8004c2a <__libc_init_array+0x1e>
 8004c44:	08005648 	.word	0x08005648
 8004c48:	08005648 	.word	0x08005648
 8004c4c:	0800564c 	.word	0x0800564c
 8004c50:	08005648 	.word	0x08005648

08004c54 <__retarget_lock_acquire_recursive>:
 8004c54:	4770      	bx	lr

08004c56 <__retarget_lock_release_recursive>:
 8004c56:	4770      	bx	lr

08004c58 <_free_r>:
 8004c58:	b570      	push	{r4, r5, r6, lr}
 8004c5a:	0005      	movs	r5, r0
 8004c5c:	1e0c      	subs	r4, r1, #0
 8004c5e:	d010      	beq.n	8004c82 <_free_r+0x2a>
 8004c60:	3c04      	subs	r4, #4
 8004c62:	6823      	ldr	r3, [r4, #0]
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	da00      	bge.n	8004c6a <_free_r+0x12>
 8004c68:	18e4      	adds	r4, r4, r3
 8004c6a:	0028      	movs	r0, r5
 8004c6c:	f000 f8e0 	bl	8004e30 <__malloc_lock>
 8004c70:	4a1d      	ldr	r2, [pc, #116]	@ (8004ce8 <_free_r+0x90>)
 8004c72:	6813      	ldr	r3, [r2, #0]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d105      	bne.n	8004c84 <_free_r+0x2c>
 8004c78:	6063      	str	r3, [r4, #4]
 8004c7a:	6014      	str	r4, [r2, #0]
 8004c7c:	0028      	movs	r0, r5
 8004c7e:	f000 f8df 	bl	8004e40 <__malloc_unlock>
 8004c82:	bd70      	pop	{r4, r5, r6, pc}
 8004c84:	42a3      	cmp	r3, r4
 8004c86:	d908      	bls.n	8004c9a <_free_r+0x42>
 8004c88:	6820      	ldr	r0, [r4, #0]
 8004c8a:	1821      	adds	r1, r4, r0
 8004c8c:	428b      	cmp	r3, r1
 8004c8e:	d1f3      	bne.n	8004c78 <_free_r+0x20>
 8004c90:	6819      	ldr	r1, [r3, #0]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	1809      	adds	r1, r1, r0
 8004c96:	6021      	str	r1, [r4, #0]
 8004c98:	e7ee      	b.n	8004c78 <_free_r+0x20>
 8004c9a:	001a      	movs	r2, r3
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d001      	beq.n	8004ca6 <_free_r+0x4e>
 8004ca2:	42a3      	cmp	r3, r4
 8004ca4:	d9f9      	bls.n	8004c9a <_free_r+0x42>
 8004ca6:	6811      	ldr	r1, [r2, #0]
 8004ca8:	1850      	adds	r0, r2, r1
 8004caa:	42a0      	cmp	r0, r4
 8004cac:	d10b      	bne.n	8004cc6 <_free_r+0x6e>
 8004cae:	6820      	ldr	r0, [r4, #0]
 8004cb0:	1809      	adds	r1, r1, r0
 8004cb2:	1850      	adds	r0, r2, r1
 8004cb4:	6011      	str	r1, [r2, #0]
 8004cb6:	4283      	cmp	r3, r0
 8004cb8:	d1e0      	bne.n	8004c7c <_free_r+0x24>
 8004cba:	6818      	ldr	r0, [r3, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	1841      	adds	r1, r0, r1
 8004cc0:	6011      	str	r1, [r2, #0]
 8004cc2:	6053      	str	r3, [r2, #4]
 8004cc4:	e7da      	b.n	8004c7c <_free_r+0x24>
 8004cc6:	42a0      	cmp	r0, r4
 8004cc8:	d902      	bls.n	8004cd0 <_free_r+0x78>
 8004cca:	230c      	movs	r3, #12
 8004ccc:	602b      	str	r3, [r5, #0]
 8004cce:	e7d5      	b.n	8004c7c <_free_r+0x24>
 8004cd0:	6820      	ldr	r0, [r4, #0]
 8004cd2:	1821      	adds	r1, r4, r0
 8004cd4:	428b      	cmp	r3, r1
 8004cd6:	d103      	bne.n	8004ce0 <_free_r+0x88>
 8004cd8:	6819      	ldr	r1, [r3, #0]
 8004cda:	685b      	ldr	r3, [r3, #4]
 8004cdc:	1809      	adds	r1, r1, r0
 8004cde:	6021      	str	r1, [r4, #0]
 8004ce0:	6063      	str	r3, [r4, #4]
 8004ce2:	6054      	str	r4, [r2, #4]
 8004ce4:	e7ca      	b.n	8004c7c <_free_r+0x24>
 8004ce6:	46c0      	nop			@ (mov r8, r8)
 8004ce8:	20000340 	.word	0x20000340

08004cec <sbrk_aligned>:
 8004cec:	b570      	push	{r4, r5, r6, lr}
 8004cee:	4e0f      	ldr	r6, [pc, #60]	@ (8004d2c <sbrk_aligned+0x40>)
 8004cf0:	000d      	movs	r5, r1
 8004cf2:	6831      	ldr	r1, [r6, #0]
 8004cf4:	0004      	movs	r4, r0
 8004cf6:	2900      	cmp	r1, #0
 8004cf8:	d102      	bne.n	8004d00 <sbrk_aligned+0x14>
 8004cfa:	f000 fb95 	bl	8005428 <_sbrk_r>
 8004cfe:	6030      	str	r0, [r6, #0]
 8004d00:	0029      	movs	r1, r5
 8004d02:	0020      	movs	r0, r4
 8004d04:	f000 fb90 	bl	8005428 <_sbrk_r>
 8004d08:	1c43      	adds	r3, r0, #1
 8004d0a:	d103      	bne.n	8004d14 <sbrk_aligned+0x28>
 8004d0c:	2501      	movs	r5, #1
 8004d0e:	426d      	negs	r5, r5
 8004d10:	0028      	movs	r0, r5
 8004d12:	bd70      	pop	{r4, r5, r6, pc}
 8004d14:	2303      	movs	r3, #3
 8004d16:	1cc5      	adds	r5, r0, #3
 8004d18:	439d      	bics	r5, r3
 8004d1a:	42a8      	cmp	r0, r5
 8004d1c:	d0f8      	beq.n	8004d10 <sbrk_aligned+0x24>
 8004d1e:	1a29      	subs	r1, r5, r0
 8004d20:	0020      	movs	r0, r4
 8004d22:	f000 fb81 	bl	8005428 <_sbrk_r>
 8004d26:	3001      	adds	r0, #1
 8004d28:	d1f2      	bne.n	8004d10 <sbrk_aligned+0x24>
 8004d2a:	e7ef      	b.n	8004d0c <sbrk_aligned+0x20>
 8004d2c:	2000033c 	.word	0x2000033c

08004d30 <_malloc_r>:
 8004d30:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d32:	2203      	movs	r2, #3
 8004d34:	1ccb      	adds	r3, r1, #3
 8004d36:	4393      	bics	r3, r2
 8004d38:	3308      	adds	r3, #8
 8004d3a:	0005      	movs	r5, r0
 8004d3c:	001f      	movs	r7, r3
 8004d3e:	2b0c      	cmp	r3, #12
 8004d40:	d234      	bcs.n	8004dac <_malloc_r+0x7c>
 8004d42:	270c      	movs	r7, #12
 8004d44:	42b9      	cmp	r1, r7
 8004d46:	d833      	bhi.n	8004db0 <_malloc_r+0x80>
 8004d48:	0028      	movs	r0, r5
 8004d4a:	f000 f871 	bl	8004e30 <__malloc_lock>
 8004d4e:	4e37      	ldr	r6, [pc, #220]	@ (8004e2c <_malloc_r+0xfc>)
 8004d50:	6833      	ldr	r3, [r6, #0]
 8004d52:	001c      	movs	r4, r3
 8004d54:	2c00      	cmp	r4, #0
 8004d56:	d12f      	bne.n	8004db8 <_malloc_r+0x88>
 8004d58:	0039      	movs	r1, r7
 8004d5a:	0028      	movs	r0, r5
 8004d5c:	f7ff ffc6 	bl	8004cec <sbrk_aligned>
 8004d60:	0004      	movs	r4, r0
 8004d62:	1c43      	adds	r3, r0, #1
 8004d64:	d15f      	bne.n	8004e26 <_malloc_r+0xf6>
 8004d66:	6834      	ldr	r4, [r6, #0]
 8004d68:	9400      	str	r4, [sp, #0]
 8004d6a:	9b00      	ldr	r3, [sp, #0]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d14a      	bne.n	8004e06 <_malloc_r+0xd6>
 8004d70:	2c00      	cmp	r4, #0
 8004d72:	d052      	beq.n	8004e1a <_malloc_r+0xea>
 8004d74:	6823      	ldr	r3, [r4, #0]
 8004d76:	0028      	movs	r0, r5
 8004d78:	18e3      	adds	r3, r4, r3
 8004d7a:	9900      	ldr	r1, [sp, #0]
 8004d7c:	9301      	str	r3, [sp, #4]
 8004d7e:	f000 fb53 	bl	8005428 <_sbrk_r>
 8004d82:	9b01      	ldr	r3, [sp, #4]
 8004d84:	4283      	cmp	r3, r0
 8004d86:	d148      	bne.n	8004e1a <_malloc_r+0xea>
 8004d88:	6823      	ldr	r3, [r4, #0]
 8004d8a:	0028      	movs	r0, r5
 8004d8c:	1aff      	subs	r7, r7, r3
 8004d8e:	0039      	movs	r1, r7
 8004d90:	f7ff ffac 	bl	8004cec <sbrk_aligned>
 8004d94:	3001      	adds	r0, #1
 8004d96:	d040      	beq.n	8004e1a <_malloc_r+0xea>
 8004d98:	6823      	ldr	r3, [r4, #0]
 8004d9a:	19db      	adds	r3, r3, r7
 8004d9c:	6023      	str	r3, [r4, #0]
 8004d9e:	6833      	ldr	r3, [r6, #0]
 8004da0:	685a      	ldr	r2, [r3, #4]
 8004da2:	2a00      	cmp	r2, #0
 8004da4:	d133      	bne.n	8004e0e <_malloc_r+0xde>
 8004da6:	9b00      	ldr	r3, [sp, #0]
 8004da8:	6033      	str	r3, [r6, #0]
 8004daa:	e019      	b.n	8004de0 <_malloc_r+0xb0>
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	dac9      	bge.n	8004d44 <_malloc_r+0x14>
 8004db0:	230c      	movs	r3, #12
 8004db2:	602b      	str	r3, [r5, #0]
 8004db4:	2000      	movs	r0, #0
 8004db6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004db8:	6821      	ldr	r1, [r4, #0]
 8004dba:	1bc9      	subs	r1, r1, r7
 8004dbc:	d420      	bmi.n	8004e00 <_malloc_r+0xd0>
 8004dbe:	290b      	cmp	r1, #11
 8004dc0:	d90a      	bls.n	8004dd8 <_malloc_r+0xa8>
 8004dc2:	19e2      	adds	r2, r4, r7
 8004dc4:	6027      	str	r7, [r4, #0]
 8004dc6:	42a3      	cmp	r3, r4
 8004dc8:	d104      	bne.n	8004dd4 <_malloc_r+0xa4>
 8004dca:	6032      	str	r2, [r6, #0]
 8004dcc:	6863      	ldr	r3, [r4, #4]
 8004dce:	6011      	str	r1, [r2, #0]
 8004dd0:	6053      	str	r3, [r2, #4]
 8004dd2:	e005      	b.n	8004de0 <_malloc_r+0xb0>
 8004dd4:	605a      	str	r2, [r3, #4]
 8004dd6:	e7f9      	b.n	8004dcc <_malloc_r+0x9c>
 8004dd8:	6862      	ldr	r2, [r4, #4]
 8004dda:	42a3      	cmp	r3, r4
 8004ddc:	d10e      	bne.n	8004dfc <_malloc_r+0xcc>
 8004dde:	6032      	str	r2, [r6, #0]
 8004de0:	0028      	movs	r0, r5
 8004de2:	f000 f82d 	bl	8004e40 <__malloc_unlock>
 8004de6:	0020      	movs	r0, r4
 8004de8:	2207      	movs	r2, #7
 8004dea:	300b      	adds	r0, #11
 8004dec:	1d23      	adds	r3, r4, #4
 8004dee:	4390      	bics	r0, r2
 8004df0:	1ac2      	subs	r2, r0, r3
 8004df2:	4298      	cmp	r0, r3
 8004df4:	d0df      	beq.n	8004db6 <_malloc_r+0x86>
 8004df6:	1a1b      	subs	r3, r3, r0
 8004df8:	50a3      	str	r3, [r4, r2]
 8004dfa:	e7dc      	b.n	8004db6 <_malloc_r+0x86>
 8004dfc:	605a      	str	r2, [r3, #4]
 8004dfe:	e7ef      	b.n	8004de0 <_malloc_r+0xb0>
 8004e00:	0023      	movs	r3, r4
 8004e02:	6864      	ldr	r4, [r4, #4]
 8004e04:	e7a6      	b.n	8004d54 <_malloc_r+0x24>
 8004e06:	9c00      	ldr	r4, [sp, #0]
 8004e08:	6863      	ldr	r3, [r4, #4]
 8004e0a:	9300      	str	r3, [sp, #0]
 8004e0c:	e7ad      	b.n	8004d6a <_malloc_r+0x3a>
 8004e0e:	001a      	movs	r2, r3
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	42a3      	cmp	r3, r4
 8004e14:	d1fb      	bne.n	8004e0e <_malloc_r+0xde>
 8004e16:	2300      	movs	r3, #0
 8004e18:	e7da      	b.n	8004dd0 <_malloc_r+0xa0>
 8004e1a:	230c      	movs	r3, #12
 8004e1c:	0028      	movs	r0, r5
 8004e1e:	602b      	str	r3, [r5, #0]
 8004e20:	f000 f80e 	bl	8004e40 <__malloc_unlock>
 8004e24:	e7c6      	b.n	8004db4 <_malloc_r+0x84>
 8004e26:	6007      	str	r7, [r0, #0]
 8004e28:	e7da      	b.n	8004de0 <_malloc_r+0xb0>
 8004e2a:	46c0      	nop			@ (mov r8, r8)
 8004e2c:	20000340 	.word	0x20000340

08004e30 <__malloc_lock>:
 8004e30:	b510      	push	{r4, lr}
 8004e32:	4802      	ldr	r0, [pc, #8]	@ (8004e3c <__malloc_lock+0xc>)
 8004e34:	f7ff ff0e 	bl	8004c54 <__retarget_lock_acquire_recursive>
 8004e38:	bd10      	pop	{r4, pc}
 8004e3a:	46c0      	nop			@ (mov r8, r8)
 8004e3c:	20000338 	.word	0x20000338

08004e40 <__malloc_unlock>:
 8004e40:	b510      	push	{r4, lr}
 8004e42:	4802      	ldr	r0, [pc, #8]	@ (8004e4c <__malloc_unlock+0xc>)
 8004e44:	f7ff ff07 	bl	8004c56 <__retarget_lock_release_recursive>
 8004e48:	bd10      	pop	{r4, pc}
 8004e4a:	46c0      	nop			@ (mov r8, r8)
 8004e4c:	20000338 	.word	0x20000338

08004e50 <__ssputs_r>:
 8004e50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004e52:	688e      	ldr	r6, [r1, #8]
 8004e54:	b085      	sub	sp, #20
 8004e56:	001f      	movs	r7, r3
 8004e58:	000c      	movs	r4, r1
 8004e5a:	680b      	ldr	r3, [r1, #0]
 8004e5c:	9002      	str	r0, [sp, #8]
 8004e5e:	9203      	str	r2, [sp, #12]
 8004e60:	42be      	cmp	r6, r7
 8004e62:	d830      	bhi.n	8004ec6 <__ssputs_r+0x76>
 8004e64:	210c      	movs	r1, #12
 8004e66:	5e62      	ldrsh	r2, [r4, r1]
 8004e68:	2190      	movs	r1, #144	@ 0x90
 8004e6a:	00c9      	lsls	r1, r1, #3
 8004e6c:	420a      	tst	r2, r1
 8004e6e:	d028      	beq.n	8004ec2 <__ssputs_r+0x72>
 8004e70:	2003      	movs	r0, #3
 8004e72:	6921      	ldr	r1, [r4, #16]
 8004e74:	1a5b      	subs	r3, r3, r1
 8004e76:	9301      	str	r3, [sp, #4]
 8004e78:	6963      	ldr	r3, [r4, #20]
 8004e7a:	4343      	muls	r3, r0
 8004e7c:	9801      	ldr	r0, [sp, #4]
 8004e7e:	0fdd      	lsrs	r5, r3, #31
 8004e80:	18ed      	adds	r5, r5, r3
 8004e82:	1c7b      	adds	r3, r7, #1
 8004e84:	181b      	adds	r3, r3, r0
 8004e86:	106d      	asrs	r5, r5, #1
 8004e88:	42ab      	cmp	r3, r5
 8004e8a:	d900      	bls.n	8004e8e <__ssputs_r+0x3e>
 8004e8c:	001d      	movs	r5, r3
 8004e8e:	0552      	lsls	r2, r2, #21
 8004e90:	d528      	bpl.n	8004ee4 <__ssputs_r+0x94>
 8004e92:	0029      	movs	r1, r5
 8004e94:	9802      	ldr	r0, [sp, #8]
 8004e96:	f7ff ff4b 	bl	8004d30 <_malloc_r>
 8004e9a:	1e06      	subs	r6, r0, #0
 8004e9c:	d02c      	beq.n	8004ef8 <__ssputs_r+0xa8>
 8004e9e:	9a01      	ldr	r2, [sp, #4]
 8004ea0:	6921      	ldr	r1, [r4, #16]
 8004ea2:	f000 fade 	bl	8005462 <memcpy>
 8004ea6:	89a2      	ldrh	r2, [r4, #12]
 8004ea8:	4b18      	ldr	r3, [pc, #96]	@ (8004f0c <__ssputs_r+0xbc>)
 8004eaa:	401a      	ands	r2, r3
 8004eac:	2380      	movs	r3, #128	@ 0x80
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	81a3      	strh	r3, [r4, #12]
 8004eb2:	9b01      	ldr	r3, [sp, #4]
 8004eb4:	6126      	str	r6, [r4, #16]
 8004eb6:	18f6      	adds	r6, r6, r3
 8004eb8:	6026      	str	r6, [r4, #0]
 8004eba:	003e      	movs	r6, r7
 8004ebc:	6165      	str	r5, [r4, #20]
 8004ebe:	1aed      	subs	r5, r5, r3
 8004ec0:	60a5      	str	r5, [r4, #8]
 8004ec2:	42be      	cmp	r6, r7
 8004ec4:	d900      	bls.n	8004ec8 <__ssputs_r+0x78>
 8004ec6:	003e      	movs	r6, r7
 8004ec8:	0032      	movs	r2, r6
 8004eca:	9903      	ldr	r1, [sp, #12]
 8004ecc:	6820      	ldr	r0, [r4, #0]
 8004ece:	f000 fa99 	bl	8005404 <memmove>
 8004ed2:	2000      	movs	r0, #0
 8004ed4:	68a3      	ldr	r3, [r4, #8]
 8004ed6:	1b9b      	subs	r3, r3, r6
 8004ed8:	60a3      	str	r3, [r4, #8]
 8004eda:	6823      	ldr	r3, [r4, #0]
 8004edc:	199b      	adds	r3, r3, r6
 8004ede:	6023      	str	r3, [r4, #0]
 8004ee0:	b005      	add	sp, #20
 8004ee2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ee4:	002a      	movs	r2, r5
 8004ee6:	9802      	ldr	r0, [sp, #8]
 8004ee8:	f000 fac4 	bl	8005474 <_realloc_r>
 8004eec:	1e06      	subs	r6, r0, #0
 8004eee:	d1e0      	bne.n	8004eb2 <__ssputs_r+0x62>
 8004ef0:	6921      	ldr	r1, [r4, #16]
 8004ef2:	9802      	ldr	r0, [sp, #8]
 8004ef4:	f7ff feb0 	bl	8004c58 <_free_r>
 8004ef8:	230c      	movs	r3, #12
 8004efa:	2001      	movs	r0, #1
 8004efc:	9a02      	ldr	r2, [sp, #8]
 8004efe:	4240      	negs	r0, r0
 8004f00:	6013      	str	r3, [r2, #0]
 8004f02:	89a2      	ldrh	r2, [r4, #12]
 8004f04:	3334      	adds	r3, #52	@ 0x34
 8004f06:	4313      	orrs	r3, r2
 8004f08:	81a3      	strh	r3, [r4, #12]
 8004f0a:	e7e9      	b.n	8004ee0 <__ssputs_r+0x90>
 8004f0c:	fffffb7f 	.word	0xfffffb7f

08004f10 <_svfiprintf_r>:
 8004f10:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004f12:	b0a1      	sub	sp, #132	@ 0x84
 8004f14:	9003      	str	r0, [sp, #12]
 8004f16:	001d      	movs	r5, r3
 8004f18:	898b      	ldrh	r3, [r1, #12]
 8004f1a:	000f      	movs	r7, r1
 8004f1c:	0016      	movs	r6, r2
 8004f1e:	061b      	lsls	r3, r3, #24
 8004f20:	d511      	bpl.n	8004f46 <_svfiprintf_r+0x36>
 8004f22:	690b      	ldr	r3, [r1, #16]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d10e      	bne.n	8004f46 <_svfiprintf_r+0x36>
 8004f28:	2140      	movs	r1, #64	@ 0x40
 8004f2a:	f7ff ff01 	bl	8004d30 <_malloc_r>
 8004f2e:	6038      	str	r0, [r7, #0]
 8004f30:	6138      	str	r0, [r7, #16]
 8004f32:	2800      	cmp	r0, #0
 8004f34:	d105      	bne.n	8004f42 <_svfiprintf_r+0x32>
 8004f36:	230c      	movs	r3, #12
 8004f38:	9a03      	ldr	r2, [sp, #12]
 8004f3a:	6013      	str	r3, [r2, #0]
 8004f3c:	2001      	movs	r0, #1
 8004f3e:	4240      	negs	r0, r0
 8004f40:	e0cf      	b.n	80050e2 <_svfiprintf_r+0x1d2>
 8004f42:	2340      	movs	r3, #64	@ 0x40
 8004f44:	617b      	str	r3, [r7, #20]
 8004f46:	2300      	movs	r3, #0
 8004f48:	ac08      	add	r4, sp, #32
 8004f4a:	6163      	str	r3, [r4, #20]
 8004f4c:	3320      	adds	r3, #32
 8004f4e:	7663      	strb	r3, [r4, #25]
 8004f50:	3310      	adds	r3, #16
 8004f52:	76a3      	strb	r3, [r4, #26]
 8004f54:	9507      	str	r5, [sp, #28]
 8004f56:	0035      	movs	r5, r6
 8004f58:	782b      	ldrb	r3, [r5, #0]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d001      	beq.n	8004f62 <_svfiprintf_r+0x52>
 8004f5e:	2b25      	cmp	r3, #37	@ 0x25
 8004f60:	d148      	bne.n	8004ff4 <_svfiprintf_r+0xe4>
 8004f62:	1bab      	subs	r3, r5, r6
 8004f64:	9305      	str	r3, [sp, #20]
 8004f66:	42b5      	cmp	r5, r6
 8004f68:	d00b      	beq.n	8004f82 <_svfiprintf_r+0x72>
 8004f6a:	0032      	movs	r2, r6
 8004f6c:	0039      	movs	r1, r7
 8004f6e:	9803      	ldr	r0, [sp, #12]
 8004f70:	f7ff ff6e 	bl	8004e50 <__ssputs_r>
 8004f74:	3001      	adds	r0, #1
 8004f76:	d100      	bne.n	8004f7a <_svfiprintf_r+0x6a>
 8004f78:	e0ae      	b.n	80050d8 <_svfiprintf_r+0x1c8>
 8004f7a:	6963      	ldr	r3, [r4, #20]
 8004f7c:	9a05      	ldr	r2, [sp, #20]
 8004f7e:	189b      	adds	r3, r3, r2
 8004f80:	6163      	str	r3, [r4, #20]
 8004f82:	782b      	ldrb	r3, [r5, #0]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d100      	bne.n	8004f8a <_svfiprintf_r+0x7a>
 8004f88:	e0a6      	b.n	80050d8 <_svfiprintf_r+0x1c8>
 8004f8a:	2201      	movs	r2, #1
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	4252      	negs	r2, r2
 8004f90:	6062      	str	r2, [r4, #4]
 8004f92:	a904      	add	r1, sp, #16
 8004f94:	3254      	adds	r2, #84	@ 0x54
 8004f96:	1852      	adds	r2, r2, r1
 8004f98:	1c6e      	adds	r6, r5, #1
 8004f9a:	6023      	str	r3, [r4, #0]
 8004f9c:	60e3      	str	r3, [r4, #12]
 8004f9e:	60a3      	str	r3, [r4, #8]
 8004fa0:	7013      	strb	r3, [r2, #0]
 8004fa2:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004fa4:	4b54      	ldr	r3, [pc, #336]	@ (80050f8 <_svfiprintf_r+0x1e8>)
 8004fa6:	2205      	movs	r2, #5
 8004fa8:	0018      	movs	r0, r3
 8004faa:	7831      	ldrb	r1, [r6, #0]
 8004fac:	9305      	str	r3, [sp, #20]
 8004fae:	f000 fa4d 	bl	800544c <memchr>
 8004fb2:	1c75      	adds	r5, r6, #1
 8004fb4:	2800      	cmp	r0, #0
 8004fb6:	d11f      	bne.n	8004ff8 <_svfiprintf_r+0xe8>
 8004fb8:	6822      	ldr	r2, [r4, #0]
 8004fba:	06d3      	lsls	r3, r2, #27
 8004fbc:	d504      	bpl.n	8004fc8 <_svfiprintf_r+0xb8>
 8004fbe:	2353      	movs	r3, #83	@ 0x53
 8004fc0:	a904      	add	r1, sp, #16
 8004fc2:	185b      	adds	r3, r3, r1
 8004fc4:	2120      	movs	r1, #32
 8004fc6:	7019      	strb	r1, [r3, #0]
 8004fc8:	0713      	lsls	r3, r2, #28
 8004fca:	d504      	bpl.n	8004fd6 <_svfiprintf_r+0xc6>
 8004fcc:	2353      	movs	r3, #83	@ 0x53
 8004fce:	a904      	add	r1, sp, #16
 8004fd0:	185b      	adds	r3, r3, r1
 8004fd2:	212b      	movs	r1, #43	@ 0x2b
 8004fd4:	7019      	strb	r1, [r3, #0]
 8004fd6:	7833      	ldrb	r3, [r6, #0]
 8004fd8:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fda:	d016      	beq.n	800500a <_svfiprintf_r+0xfa>
 8004fdc:	0035      	movs	r5, r6
 8004fde:	2100      	movs	r1, #0
 8004fe0:	200a      	movs	r0, #10
 8004fe2:	68e3      	ldr	r3, [r4, #12]
 8004fe4:	782a      	ldrb	r2, [r5, #0]
 8004fe6:	1c6e      	adds	r6, r5, #1
 8004fe8:	3a30      	subs	r2, #48	@ 0x30
 8004fea:	2a09      	cmp	r2, #9
 8004fec:	d950      	bls.n	8005090 <_svfiprintf_r+0x180>
 8004fee:	2900      	cmp	r1, #0
 8004ff0:	d111      	bne.n	8005016 <_svfiprintf_r+0x106>
 8004ff2:	e017      	b.n	8005024 <_svfiprintf_r+0x114>
 8004ff4:	3501      	adds	r5, #1
 8004ff6:	e7af      	b.n	8004f58 <_svfiprintf_r+0x48>
 8004ff8:	9b05      	ldr	r3, [sp, #20]
 8004ffa:	6822      	ldr	r2, [r4, #0]
 8004ffc:	1ac0      	subs	r0, r0, r3
 8004ffe:	2301      	movs	r3, #1
 8005000:	4083      	lsls	r3, r0
 8005002:	4313      	orrs	r3, r2
 8005004:	002e      	movs	r6, r5
 8005006:	6023      	str	r3, [r4, #0]
 8005008:	e7cc      	b.n	8004fa4 <_svfiprintf_r+0x94>
 800500a:	9b07      	ldr	r3, [sp, #28]
 800500c:	1d19      	adds	r1, r3, #4
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	9107      	str	r1, [sp, #28]
 8005012:	2b00      	cmp	r3, #0
 8005014:	db01      	blt.n	800501a <_svfiprintf_r+0x10a>
 8005016:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005018:	e004      	b.n	8005024 <_svfiprintf_r+0x114>
 800501a:	425b      	negs	r3, r3
 800501c:	60e3      	str	r3, [r4, #12]
 800501e:	2302      	movs	r3, #2
 8005020:	4313      	orrs	r3, r2
 8005022:	6023      	str	r3, [r4, #0]
 8005024:	782b      	ldrb	r3, [r5, #0]
 8005026:	2b2e      	cmp	r3, #46	@ 0x2e
 8005028:	d10c      	bne.n	8005044 <_svfiprintf_r+0x134>
 800502a:	786b      	ldrb	r3, [r5, #1]
 800502c:	2b2a      	cmp	r3, #42	@ 0x2a
 800502e:	d134      	bne.n	800509a <_svfiprintf_r+0x18a>
 8005030:	9b07      	ldr	r3, [sp, #28]
 8005032:	3502      	adds	r5, #2
 8005034:	1d1a      	adds	r2, r3, #4
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	9207      	str	r2, [sp, #28]
 800503a:	2b00      	cmp	r3, #0
 800503c:	da01      	bge.n	8005042 <_svfiprintf_r+0x132>
 800503e:	2301      	movs	r3, #1
 8005040:	425b      	negs	r3, r3
 8005042:	9309      	str	r3, [sp, #36]	@ 0x24
 8005044:	4e2d      	ldr	r6, [pc, #180]	@ (80050fc <_svfiprintf_r+0x1ec>)
 8005046:	2203      	movs	r2, #3
 8005048:	0030      	movs	r0, r6
 800504a:	7829      	ldrb	r1, [r5, #0]
 800504c:	f000 f9fe 	bl	800544c <memchr>
 8005050:	2800      	cmp	r0, #0
 8005052:	d006      	beq.n	8005062 <_svfiprintf_r+0x152>
 8005054:	2340      	movs	r3, #64	@ 0x40
 8005056:	1b80      	subs	r0, r0, r6
 8005058:	4083      	lsls	r3, r0
 800505a:	6822      	ldr	r2, [r4, #0]
 800505c:	3501      	adds	r5, #1
 800505e:	4313      	orrs	r3, r2
 8005060:	6023      	str	r3, [r4, #0]
 8005062:	7829      	ldrb	r1, [r5, #0]
 8005064:	2206      	movs	r2, #6
 8005066:	4826      	ldr	r0, [pc, #152]	@ (8005100 <_svfiprintf_r+0x1f0>)
 8005068:	1c6e      	adds	r6, r5, #1
 800506a:	7621      	strb	r1, [r4, #24]
 800506c:	f000 f9ee 	bl	800544c <memchr>
 8005070:	2800      	cmp	r0, #0
 8005072:	d038      	beq.n	80050e6 <_svfiprintf_r+0x1d6>
 8005074:	4b23      	ldr	r3, [pc, #140]	@ (8005104 <_svfiprintf_r+0x1f4>)
 8005076:	2b00      	cmp	r3, #0
 8005078:	d122      	bne.n	80050c0 <_svfiprintf_r+0x1b0>
 800507a:	2207      	movs	r2, #7
 800507c:	9b07      	ldr	r3, [sp, #28]
 800507e:	3307      	adds	r3, #7
 8005080:	4393      	bics	r3, r2
 8005082:	3308      	adds	r3, #8
 8005084:	9307      	str	r3, [sp, #28]
 8005086:	6963      	ldr	r3, [r4, #20]
 8005088:	9a04      	ldr	r2, [sp, #16]
 800508a:	189b      	adds	r3, r3, r2
 800508c:	6163      	str	r3, [r4, #20]
 800508e:	e762      	b.n	8004f56 <_svfiprintf_r+0x46>
 8005090:	4343      	muls	r3, r0
 8005092:	0035      	movs	r5, r6
 8005094:	2101      	movs	r1, #1
 8005096:	189b      	adds	r3, r3, r2
 8005098:	e7a4      	b.n	8004fe4 <_svfiprintf_r+0xd4>
 800509a:	2300      	movs	r3, #0
 800509c:	200a      	movs	r0, #10
 800509e:	0019      	movs	r1, r3
 80050a0:	3501      	adds	r5, #1
 80050a2:	6063      	str	r3, [r4, #4]
 80050a4:	782a      	ldrb	r2, [r5, #0]
 80050a6:	1c6e      	adds	r6, r5, #1
 80050a8:	3a30      	subs	r2, #48	@ 0x30
 80050aa:	2a09      	cmp	r2, #9
 80050ac:	d903      	bls.n	80050b6 <_svfiprintf_r+0x1a6>
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d0c8      	beq.n	8005044 <_svfiprintf_r+0x134>
 80050b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80050b4:	e7c6      	b.n	8005044 <_svfiprintf_r+0x134>
 80050b6:	4341      	muls	r1, r0
 80050b8:	0035      	movs	r5, r6
 80050ba:	2301      	movs	r3, #1
 80050bc:	1889      	adds	r1, r1, r2
 80050be:	e7f1      	b.n	80050a4 <_svfiprintf_r+0x194>
 80050c0:	aa07      	add	r2, sp, #28
 80050c2:	9200      	str	r2, [sp, #0]
 80050c4:	0021      	movs	r1, r4
 80050c6:	003a      	movs	r2, r7
 80050c8:	4b0f      	ldr	r3, [pc, #60]	@ (8005108 <_svfiprintf_r+0x1f8>)
 80050ca:	9803      	ldr	r0, [sp, #12]
 80050cc:	e000      	b.n	80050d0 <_svfiprintf_r+0x1c0>
 80050ce:	bf00      	nop
 80050d0:	9004      	str	r0, [sp, #16]
 80050d2:	9b04      	ldr	r3, [sp, #16]
 80050d4:	3301      	adds	r3, #1
 80050d6:	d1d6      	bne.n	8005086 <_svfiprintf_r+0x176>
 80050d8:	89bb      	ldrh	r3, [r7, #12]
 80050da:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80050dc:	065b      	lsls	r3, r3, #25
 80050de:	d500      	bpl.n	80050e2 <_svfiprintf_r+0x1d2>
 80050e0:	e72c      	b.n	8004f3c <_svfiprintf_r+0x2c>
 80050e2:	b021      	add	sp, #132	@ 0x84
 80050e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80050e6:	aa07      	add	r2, sp, #28
 80050e8:	9200      	str	r2, [sp, #0]
 80050ea:	0021      	movs	r1, r4
 80050ec:	003a      	movs	r2, r7
 80050ee:	4b06      	ldr	r3, [pc, #24]	@ (8005108 <_svfiprintf_r+0x1f8>)
 80050f0:	9803      	ldr	r0, [sp, #12]
 80050f2:	f000 f87b 	bl	80051ec <_printf_i>
 80050f6:	e7eb      	b.n	80050d0 <_svfiprintf_r+0x1c0>
 80050f8:	080055d5 	.word	0x080055d5
 80050fc:	080055db 	.word	0x080055db
 8005100:	080055df 	.word	0x080055df
 8005104:	00000000 	.word	0x00000000
 8005108:	08004e51 	.word	0x08004e51

0800510c <_printf_common>:
 800510c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800510e:	0016      	movs	r6, r2
 8005110:	9301      	str	r3, [sp, #4]
 8005112:	688a      	ldr	r2, [r1, #8]
 8005114:	690b      	ldr	r3, [r1, #16]
 8005116:	000c      	movs	r4, r1
 8005118:	9000      	str	r0, [sp, #0]
 800511a:	4293      	cmp	r3, r2
 800511c:	da00      	bge.n	8005120 <_printf_common+0x14>
 800511e:	0013      	movs	r3, r2
 8005120:	0022      	movs	r2, r4
 8005122:	6033      	str	r3, [r6, #0]
 8005124:	3243      	adds	r2, #67	@ 0x43
 8005126:	7812      	ldrb	r2, [r2, #0]
 8005128:	2a00      	cmp	r2, #0
 800512a:	d001      	beq.n	8005130 <_printf_common+0x24>
 800512c:	3301      	adds	r3, #1
 800512e:	6033      	str	r3, [r6, #0]
 8005130:	6823      	ldr	r3, [r4, #0]
 8005132:	069b      	lsls	r3, r3, #26
 8005134:	d502      	bpl.n	800513c <_printf_common+0x30>
 8005136:	6833      	ldr	r3, [r6, #0]
 8005138:	3302      	adds	r3, #2
 800513a:	6033      	str	r3, [r6, #0]
 800513c:	6822      	ldr	r2, [r4, #0]
 800513e:	2306      	movs	r3, #6
 8005140:	0015      	movs	r5, r2
 8005142:	401d      	ands	r5, r3
 8005144:	421a      	tst	r2, r3
 8005146:	d027      	beq.n	8005198 <_printf_common+0x8c>
 8005148:	0023      	movs	r3, r4
 800514a:	3343      	adds	r3, #67	@ 0x43
 800514c:	781b      	ldrb	r3, [r3, #0]
 800514e:	1e5a      	subs	r2, r3, #1
 8005150:	4193      	sbcs	r3, r2
 8005152:	6822      	ldr	r2, [r4, #0]
 8005154:	0692      	lsls	r2, r2, #26
 8005156:	d430      	bmi.n	80051ba <_printf_common+0xae>
 8005158:	0022      	movs	r2, r4
 800515a:	9901      	ldr	r1, [sp, #4]
 800515c:	9800      	ldr	r0, [sp, #0]
 800515e:	9d08      	ldr	r5, [sp, #32]
 8005160:	3243      	adds	r2, #67	@ 0x43
 8005162:	47a8      	blx	r5
 8005164:	3001      	adds	r0, #1
 8005166:	d025      	beq.n	80051b4 <_printf_common+0xa8>
 8005168:	2206      	movs	r2, #6
 800516a:	6823      	ldr	r3, [r4, #0]
 800516c:	2500      	movs	r5, #0
 800516e:	4013      	ands	r3, r2
 8005170:	2b04      	cmp	r3, #4
 8005172:	d105      	bne.n	8005180 <_printf_common+0x74>
 8005174:	6833      	ldr	r3, [r6, #0]
 8005176:	68e5      	ldr	r5, [r4, #12]
 8005178:	1aed      	subs	r5, r5, r3
 800517a:	43eb      	mvns	r3, r5
 800517c:	17db      	asrs	r3, r3, #31
 800517e:	401d      	ands	r5, r3
 8005180:	68a3      	ldr	r3, [r4, #8]
 8005182:	6922      	ldr	r2, [r4, #16]
 8005184:	4293      	cmp	r3, r2
 8005186:	dd01      	ble.n	800518c <_printf_common+0x80>
 8005188:	1a9b      	subs	r3, r3, r2
 800518a:	18ed      	adds	r5, r5, r3
 800518c:	2600      	movs	r6, #0
 800518e:	42b5      	cmp	r5, r6
 8005190:	d120      	bne.n	80051d4 <_printf_common+0xc8>
 8005192:	2000      	movs	r0, #0
 8005194:	e010      	b.n	80051b8 <_printf_common+0xac>
 8005196:	3501      	adds	r5, #1
 8005198:	68e3      	ldr	r3, [r4, #12]
 800519a:	6832      	ldr	r2, [r6, #0]
 800519c:	1a9b      	subs	r3, r3, r2
 800519e:	42ab      	cmp	r3, r5
 80051a0:	ddd2      	ble.n	8005148 <_printf_common+0x3c>
 80051a2:	0022      	movs	r2, r4
 80051a4:	2301      	movs	r3, #1
 80051a6:	9901      	ldr	r1, [sp, #4]
 80051a8:	9800      	ldr	r0, [sp, #0]
 80051aa:	9f08      	ldr	r7, [sp, #32]
 80051ac:	3219      	adds	r2, #25
 80051ae:	47b8      	blx	r7
 80051b0:	3001      	adds	r0, #1
 80051b2:	d1f0      	bne.n	8005196 <_printf_common+0x8a>
 80051b4:	2001      	movs	r0, #1
 80051b6:	4240      	negs	r0, r0
 80051b8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80051ba:	2030      	movs	r0, #48	@ 0x30
 80051bc:	18e1      	adds	r1, r4, r3
 80051be:	3143      	adds	r1, #67	@ 0x43
 80051c0:	7008      	strb	r0, [r1, #0]
 80051c2:	0021      	movs	r1, r4
 80051c4:	1c5a      	adds	r2, r3, #1
 80051c6:	3145      	adds	r1, #69	@ 0x45
 80051c8:	7809      	ldrb	r1, [r1, #0]
 80051ca:	18a2      	adds	r2, r4, r2
 80051cc:	3243      	adds	r2, #67	@ 0x43
 80051ce:	3302      	adds	r3, #2
 80051d0:	7011      	strb	r1, [r2, #0]
 80051d2:	e7c1      	b.n	8005158 <_printf_common+0x4c>
 80051d4:	0022      	movs	r2, r4
 80051d6:	2301      	movs	r3, #1
 80051d8:	9901      	ldr	r1, [sp, #4]
 80051da:	9800      	ldr	r0, [sp, #0]
 80051dc:	9f08      	ldr	r7, [sp, #32]
 80051de:	321a      	adds	r2, #26
 80051e0:	47b8      	blx	r7
 80051e2:	3001      	adds	r0, #1
 80051e4:	d0e6      	beq.n	80051b4 <_printf_common+0xa8>
 80051e6:	3601      	adds	r6, #1
 80051e8:	e7d1      	b.n	800518e <_printf_common+0x82>
	...

080051ec <_printf_i>:
 80051ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051ee:	b08b      	sub	sp, #44	@ 0x2c
 80051f0:	9206      	str	r2, [sp, #24]
 80051f2:	000a      	movs	r2, r1
 80051f4:	3243      	adds	r2, #67	@ 0x43
 80051f6:	9307      	str	r3, [sp, #28]
 80051f8:	9005      	str	r0, [sp, #20]
 80051fa:	9203      	str	r2, [sp, #12]
 80051fc:	7e0a      	ldrb	r2, [r1, #24]
 80051fe:	000c      	movs	r4, r1
 8005200:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005202:	2a78      	cmp	r2, #120	@ 0x78
 8005204:	d809      	bhi.n	800521a <_printf_i+0x2e>
 8005206:	2a62      	cmp	r2, #98	@ 0x62
 8005208:	d80b      	bhi.n	8005222 <_printf_i+0x36>
 800520a:	2a00      	cmp	r2, #0
 800520c:	d100      	bne.n	8005210 <_printf_i+0x24>
 800520e:	e0ba      	b.n	8005386 <_printf_i+0x19a>
 8005210:	497a      	ldr	r1, [pc, #488]	@ (80053fc <_printf_i+0x210>)
 8005212:	9104      	str	r1, [sp, #16]
 8005214:	2a58      	cmp	r2, #88	@ 0x58
 8005216:	d100      	bne.n	800521a <_printf_i+0x2e>
 8005218:	e08e      	b.n	8005338 <_printf_i+0x14c>
 800521a:	0025      	movs	r5, r4
 800521c:	3542      	adds	r5, #66	@ 0x42
 800521e:	702a      	strb	r2, [r5, #0]
 8005220:	e022      	b.n	8005268 <_printf_i+0x7c>
 8005222:	0010      	movs	r0, r2
 8005224:	3863      	subs	r0, #99	@ 0x63
 8005226:	2815      	cmp	r0, #21
 8005228:	d8f7      	bhi.n	800521a <_printf_i+0x2e>
 800522a:	f7fa ff77 	bl	800011c <__gnu_thumb1_case_shi>
 800522e:	0016      	.short	0x0016
 8005230:	fff6001f 	.word	0xfff6001f
 8005234:	fff6fff6 	.word	0xfff6fff6
 8005238:	001ffff6 	.word	0x001ffff6
 800523c:	fff6fff6 	.word	0xfff6fff6
 8005240:	fff6fff6 	.word	0xfff6fff6
 8005244:	0036009f 	.word	0x0036009f
 8005248:	fff6007e 	.word	0xfff6007e
 800524c:	00b0fff6 	.word	0x00b0fff6
 8005250:	0036fff6 	.word	0x0036fff6
 8005254:	fff6fff6 	.word	0xfff6fff6
 8005258:	0082      	.short	0x0082
 800525a:	0025      	movs	r5, r4
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	3542      	adds	r5, #66	@ 0x42
 8005260:	1d11      	adds	r1, r2, #4
 8005262:	6019      	str	r1, [r3, #0]
 8005264:	6813      	ldr	r3, [r2, #0]
 8005266:	702b      	strb	r3, [r5, #0]
 8005268:	2301      	movs	r3, #1
 800526a:	e09e      	b.n	80053aa <_printf_i+0x1be>
 800526c:	6818      	ldr	r0, [r3, #0]
 800526e:	6809      	ldr	r1, [r1, #0]
 8005270:	1d02      	adds	r2, r0, #4
 8005272:	060d      	lsls	r5, r1, #24
 8005274:	d50b      	bpl.n	800528e <_printf_i+0xa2>
 8005276:	6806      	ldr	r6, [r0, #0]
 8005278:	601a      	str	r2, [r3, #0]
 800527a:	2e00      	cmp	r6, #0
 800527c:	da03      	bge.n	8005286 <_printf_i+0x9a>
 800527e:	232d      	movs	r3, #45	@ 0x2d
 8005280:	9a03      	ldr	r2, [sp, #12]
 8005282:	4276      	negs	r6, r6
 8005284:	7013      	strb	r3, [r2, #0]
 8005286:	4b5d      	ldr	r3, [pc, #372]	@ (80053fc <_printf_i+0x210>)
 8005288:	270a      	movs	r7, #10
 800528a:	9304      	str	r3, [sp, #16]
 800528c:	e018      	b.n	80052c0 <_printf_i+0xd4>
 800528e:	6806      	ldr	r6, [r0, #0]
 8005290:	601a      	str	r2, [r3, #0]
 8005292:	0649      	lsls	r1, r1, #25
 8005294:	d5f1      	bpl.n	800527a <_printf_i+0x8e>
 8005296:	b236      	sxth	r6, r6
 8005298:	e7ef      	b.n	800527a <_printf_i+0x8e>
 800529a:	6808      	ldr	r0, [r1, #0]
 800529c:	6819      	ldr	r1, [r3, #0]
 800529e:	c940      	ldmia	r1!, {r6}
 80052a0:	0605      	lsls	r5, r0, #24
 80052a2:	d402      	bmi.n	80052aa <_printf_i+0xbe>
 80052a4:	0640      	lsls	r0, r0, #25
 80052a6:	d500      	bpl.n	80052aa <_printf_i+0xbe>
 80052a8:	b2b6      	uxth	r6, r6
 80052aa:	6019      	str	r1, [r3, #0]
 80052ac:	4b53      	ldr	r3, [pc, #332]	@ (80053fc <_printf_i+0x210>)
 80052ae:	270a      	movs	r7, #10
 80052b0:	9304      	str	r3, [sp, #16]
 80052b2:	2a6f      	cmp	r2, #111	@ 0x6f
 80052b4:	d100      	bne.n	80052b8 <_printf_i+0xcc>
 80052b6:	3f02      	subs	r7, #2
 80052b8:	0023      	movs	r3, r4
 80052ba:	2200      	movs	r2, #0
 80052bc:	3343      	adds	r3, #67	@ 0x43
 80052be:	701a      	strb	r2, [r3, #0]
 80052c0:	6863      	ldr	r3, [r4, #4]
 80052c2:	60a3      	str	r3, [r4, #8]
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	db06      	blt.n	80052d6 <_printf_i+0xea>
 80052c8:	2104      	movs	r1, #4
 80052ca:	6822      	ldr	r2, [r4, #0]
 80052cc:	9d03      	ldr	r5, [sp, #12]
 80052ce:	438a      	bics	r2, r1
 80052d0:	6022      	str	r2, [r4, #0]
 80052d2:	4333      	orrs	r3, r6
 80052d4:	d00c      	beq.n	80052f0 <_printf_i+0x104>
 80052d6:	9d03      	ldr	r5, [sp, #12]
 80052d8:	0030      	movs	r0, r6
 80052da:	0039      	movs	r1, r7
 80052dc:	f7fa ffae 	bl	800023c <__aeabi_uidivmod>
 80052e0:	9b04      	ldr	r3, [sp, #16]
 80052e2:	3d01      	subs	r5, #1
 80052e4:	5c5b      	ldrb	r3, [r3, r1]
 80052e6:	702b      	strb	r3, [r5, #0]
 80052e8:	0033      	movs	r3, r6
 80052ea:	0006      	movs	r6, r0
 80052ec:	429f      	cmp	r7, r3
 80052ee:	d9f3      	bls.n	80052d8 <_printf_i+0xec>
 80052f0:	2f08      	cmp	r7, #8
 80052f2:	d109      	bne.n	8005308 <_printf_i+0x11c>
 80052f4:	6823      	ldr	r3, [r4, #0]
 80052f6:	07db      	lsls	r3, r3, #31
 80052f8:	d506      	bpl.n	8005308 <_printf_i+0x11c>
 80052fa:	6862      	ldr	r2, [r4, #4]
 80052fc:	6923      	ldr	r3, [r4, #16]
 80052fe:	429a      	cmp	r2, r3
 8005300:	dc02      	bgt.n	8005308 <_printf_i+0x11c>
 8005302:	2330      	movs	r3, #48	@ 0x30
 8005304:	3d01      	subs	r5, #1
 8005306:	702b      	strb	r3, [r5, #0]
 8005308:	9b03      	ldr	r3, [sp, #12]
 800530a:	1b5b      	subs	r3, r3, r5
 800530c:	6123      	str	r3, [r4, #16]
 800530e:	9b07      	ldr	r3, [sp, #28]
 8005310:	0021      	movs	r1, r4
 8005312:	9300      	str	r3, [sp, #0]
 8005314:	9805      	ldr	r0, [sp, #20]
 8005316:	9b06      	ldr	r3, [sp, #24]
 8005318:	aa09      	add	r2, sp, #36	@ 0x24
 800531a:	f7ff fef7 	bl	800510c <_printf_common>
 800531e:	3001      	adds	r0, #1
 8005320:	d148      	bne.n	80053b4 <_printf_i+0x1c8>
 8005322:	2001      	movs	r0, #1
 8005324:	4240      	negs	r0, r0
 8005326:	b00b      	add	sp, #44	@ 0x2c
 8005328:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800532a:	2220      	movs	r2, #32
 800532c:	6809      	ldr	r1, [r1, #0]
 800532e:	430a      	orrs	r2, r1
 8005330:	6022      	str	r2, [r4, #0]
 8005332:	2278      	movs	r2, #120	@ 0x78
 8005334:	4932      	ldr	r1, [pc, #200]	@ (8005400 <_printf_i+0x214>)
 8005336:	9104      	str	r1, [sp, #16]
 8005338:	0021      	movs	r1, r4
 800533a:	3145      	adds	r1, #69	@ 0x45
 800533c:	700a      	strb	r2, [r1, #0]
 800533e:	6819      	ldr	r1, [r3, #0]
 8005340:	6822      	ldr	r2, [r4, #0]
 8005342:	c940      	ldmia	r1!, {r6}
 8005344:	0610      	lsls	r0, r2, #24
 8005346:	d402      	bmi.n	800534e <_printf_i+0x162>
 8005348:	0650      	lsls	r0, r2, #25
 800534a:	d500      	bpl.n	800534e <_printf_i+0x162>
 800534c:	b2b6      	uxth	r6, r6
 800534e:	6019      	str	r1, [r3, #0]
 8005350:	07d3      	lsls	r3, r2, #31
 8005352:	d502      	bpl.n	800535a <_printf_i+0x16e>
 8005354:	2320      	movs	r3, #32
 8005356:	4313      	orrs	r3, r2
 8005358:	6023      	str	r3, [r4, #0]
 800535a:	2e00      	cmp	r6, #0
 800535c:	d001      	beq.n	8005362 <_printf_i+0x176>
 800535e:	2710      	movs	r7, #16
 8005360:	e7aa      	b.n	80052b8 <_printf_i+0xcc>
 8005362:	2220      	movs	r2, #32
 8005364:	6823      	ldr	r3, [r4, #0]
 8005366:	4393      	bics	r3, r2
 8005368:	6023      	str	r3, [r4, #0]
 800536a:	e7f8      	b.n	800535e <_printf_i+0x172>
 800536c:	681a      	ldr	r2, [r3, #0]
 800536e:	680d      	ldr	r5, [r1, #0]
 8005370:	1d10      	adds	r0, r2, #4
 8005372:	6949      	ldr	r1, [r1, #20]
 8005374:	6018      	str	r0, [r3, #0]
 8005376:	6813      	ldr	r3, [r2, #0]
 8005378:	062e      	lsls	r6, r5, #24
 800537a:	d501      	bpl.n	8005380 <_printf_i+0x194>
 800537c:	6019      	str	r1, [r3, #0]
 800537e:	e002      	b.n	8005386 <_printf_i+0x19a>
 8005380:	066d      	lsls	r5, r5, #25
 8005382:	d5fb      	bpl.n	800537c <_printf_i+0x190>
 8005384:	8019      	strh	r1, [r3, #0]
 8005386:	2300      	movs	r3, #0
 8005388:	9d03      	ldr	r5, [sp, #12]
 800538a:	6123      	str	r3, [r4, #16]
 800538c:	e7bf      	b.n	800530e <_printf_i+0x122>
 800538e:	681a      	ldr	r2, [r3, #0]
 8005390:	1d11      	adds	r1, r2, #4
 8005392:	6019      	str	r1, [r3, #0]
 8005394:	6815      	ldr	r5, [r2, #0]
 8005396:	2100      	movs	r1, #0
 8005398:	0028      	movs	r0, r5
 800539a:	6862      	ldr	r2, [r4, #4]
 800539c:	f000 f856 	bl	800544c <memchr>
 80053a0:	2800      	cmp	r0, #0
 80053a2:	d001      	beq.n	80053a8 <_printf_i+0x1bc>
 80053a4:	1b40      	subs	r0, r0, r5
 80053a6:	6060      	str	r0, [r4, #4]
 80053a8:	6863      	ldr	r3, [r4, #4]
 80053aa:	6123      	str	r3, [r4, #16]
 80053ac:	2300      	movs	r3, #0
 80053ae:	9a03      	ldr	r2, [sp, #12]
 80053b0:	7013      	strb	r3, [r2, #0]
 80053b2:	e7ac      	b.n	800530e <_printf_i+0x122>
 80053b4:	002a      	movs	r2, r5
 80053b6:	6923      	ldr	r3, [r4, #16]
 80053b8:	9906      	ldr	r1, [sp, #24]
 80053ba:	9805      	ldr	r0, [sp, #20]
 80053bc:	9d07      	ldr	r5, [sp, #28]
 80053be:	47a8      	blx	r5
 80053c0:	3001      	adds	r0, #1
 80053c2:	d0ae      	beq.n	8005322 <_printf_i+0x136>
 80053c4:	6823      	ldr	r3, [r4, #0]
 80053c6:	079b      	lsls	r3, r3, #30
 80053c8:	d415      	bmi.n	80053f6 <_printf_i+0x20a>
 80053ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80053cc:	68e0      	ldr	r0, [r4, #12]
 80053ce:	4298      	cmp	r0, r3
 80053d0:	daa9      	bge.n	8005326 <_printf_i+0x13a>
 80053d2:	0018      	movs	r0, r3
 80053d4:	e7a7      	b.n	8005326 <_printf_i+0x13a>
 80053d6:	0022      	movs	r2, r4
 80053d8:	2301      	movs	r3, #1
 80053da:	9906      	ldr	r1, [sp, #24]
 80053dc:	9805      	ldr	r0, [sp, #20]
 80053de:	9e07      	ldr	r6, [sp, #28]
 80053e0:	3219      	adds	r2, #25
 80053e2:	47b0      	blx	r6
 80053e4:	3001      	adds	r0, #1
 80053e6:	d09c      	beq.n	8005322 <_printf_i+0x136>
 80053e8:	3501      	adds	r5, #1
 80053ea:	68e3      	ldr	r3, [r4, #12]
 80053ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80053ee:	1a9b      	subs	r3, r3, r2
 80053f0:	42ab      	cmp	r3, r5
 80053f2:	dcf0      	bgt.n	80053d6 <_printf_i+0x1ea>
 80053f4:	e7e9      	b.n	80053ca <_printf_i+0x1de>
 80053f6:	2500      	movs	r5, #0
 80053f8:	e7f7      	b.n	80053ea <_printf_i+0x1fe>
 80053fa:	46c0      	nop			@ (mov r8, r8)
 80053fc:	080055e6 	.word	0x080055e6
 8005400:	080055f7 	.word	0x080055f7

08005404 <memmove>:
 8005404:	b510      	push	{r4, lr}
 8005406:	4288      	cmp	r0, r1
 8005408:	d902      	bls.n	8005410 <memmove+0xc>
 800540a:	188b      	adds	r3, r1, r2
 800540c:	4298      	cmp	r0, r3
 800540e:	d308      	bcc.n	8005422 <memmove+0x1e>
 8005410:	2300      	movs	r3, #0
 8005412:	429a      	cmp	r2, r3
 8005414:	d007      	beq.n	8005426 <memmove+0x22>
 8005416:	5ccc      	ldrb	r4, [r1, r3]
 8005418:	54c4      	strb	r4, [r0, r3]
 800541a:	3301      	adds	r3, #1
 800541c:	e7f9      	b.n	8005412 <memmove+0xe>
 800541e:	5c8b      	ldrb	r3, [r1, r2]
 8005420:	5483      	strb	r3, [r0, r2]
 8005422:	3a01      	subs	r2, #1
 8005424:	d2fb      	bcs.n	800541e <memmove+0x1a>
 8005426:	bd10      	pop	{r4, pc}

08005428 <_sbrk_r>:
 8005428:	2300      	movs	r3, #0
 800542a:	b570      	push	{r4, r5, r6, lr}
 800542c:	4d06      	ldr	r5, [pc, #24]	@ (8005448 <_sbrk_r+0x20>)
 800542e:	0004      	movs	r4, r0
 8005430:	0008      	movs	r0, r1
 8005432:	602b      	str	r3, [r5, #0]
 8005434:	f7fd fee2 	bl	80031fc <_sbrk>
 8005438:	1c43      	adds	r3, r0, #1
 800543a:	d103      	bne.n	8005444 <_sbrk_r+0x1c>
 800543c:	682b      	ldr	r3, [r5, #0]
 800543e:	2b00      	cmp	r3, #0
 8005440:	d000      	beq.n	8005444 <_sbrk_r+0x1c>
 8005442:	6023      	str	r3, [r4, #0]
 8005444:	bd70      	pop	{r4, r5, r6, pc}
 8005446:	46c0      	nop			@ (mov r8, r8)
 8005448:	20000334 	.word	0x20000334

0800544c <memchr>:
 800544c:	b2c9      	uxtb	r1, r1
 800544e:	1882      	adds	r2, r0, r2
 8005450:	4290      	cmp	r0, r2
 8005452:	d101      	bne.n	8005458 <memchr+0xc>
 8005454:	2000      	movs	r0, #0
 8005456:	4770      	bx	lr
 8005458:	7803      	ldrb	r3, [r0, #0]
 800545a:	428b      	cmp	r3, r1
 800545c:	d0fb      	beq.n	8005456 <memchr+0xa>
 800545e:	3001      	adds	r0, #1
 8005460:	e7f6      	b.n	8005450 <memchr+0x4>

08005462 <memcpy>:
 8005462:	2300      	movs	r3, #0
 8005464:	b510      	push	{r4, lr}
 8005466:	429a      	cmp	r2, r3
 8005468:	d100      	bne.n	800546c <memcpy+0xa>
 800546a:	bd10      	pop	{r4, pc}
 800546c:	5ccc      	ldrb	r4, [r1, r3]
 800546e:	54c4      	strb	r4, [r0, r3]
 8005470:	3301      	adds	r3, #1
 8005472:	e7f8      	b.n	8005466 <memcpy+0x4>

08005474 <_realloc_r>:
 8005474:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005476:	0006      	movs	r6, r0
 8005478:	000c      	movs	r4, r1
 800547a:	0015      	movs	r5, r2
 800547c:	2900      	cmp	r1, #0
 800547e:	d105      	bne.n	800548c <_realloc_r+0x18>
 8005480:	0011      	movs	r1, r2
 8005482:	f7ff fc55 	bl	8004d30 <_malloc_r>
 8005486:	0004      	movs	r4, r0
 8005488:	0020      	movs	r0, r4
 800548a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800548c:	2a00      	cmp	r2, #0
 800548e:	d103      	bne.n	8005498 <_realloc_r+0x24>
 8005490:	f7ff fbe2 	bl	8004c58 <_free_r>
 8005494:	002c      	movs	r4, r5
 8005496:	e7f7      	b.n	8005488 <_realloc_r+0x14>
 8005498:	f000 f81c 	bl	80054d4 <_malloc_usable_size_r>
 800549c:	0007      	movs	r7, r0
 800549e:	4285      	cmp	r5, r0
 80054a0:	d802      	bhi.n	80054a8 <_realloc_r+0x34>
 80054a2:	0843      	lsrs	r3, r0, #1
 80054a4:	42ab      	cmp	r3, r5
 80054a6:	d3ef      	bcc.n	8005488 <_realloc_r+0x14>
 80054a8:	0029      	movs	r1, r5
 80054aa:	0030      	movs	r0, r6
 80054ac:	f7ff fc40 	bl	8004d30 <_malloc_r>
 80054b0:	9001      	str	r0, [sp, #4]
 80054b2:	2800      	cmp	r0, #0
 80054b4:	d101      	bne.n	80054ba <_realloc_r+0x46>
 80054b6:	9c01      	ldr	r4, [sp, #4]
 80054b8:	e7e6      	b.n	8005488 <_realloc_r+0x14>
 80054ba:	002a      	movs	r2, r5
 80054bc:	42bd      	cmp	r5, r7
 80054be:	d900      	bls.n	80054c2 <_realloc_r+0x4e>
 80054c0:	003a      	movs	r2, r7
 80054c2:	0021      	movs	r1, r4
 80054c4:	9801      	ldr	r0, [sp, #4]
 80054c6:	f7ff ffcc 	bl	8005462 <memcpy>
 80054ca:	0021      	movs	r1, r4
 80054cc:	0030      	movs	r0, r6
 80054ce:	f7ff fbc3 	bl	8004c58 <_free_r>
 80054d2:	e7f0      	b.n	80054b6 <_realloc_r+0x42>

080054d4 <_malloc_usable_size_r>:
 80054d4:	1f0b      	subs	r3, r1, #4
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	1f18      	subs	r0, r3, #4
 80054da:	2b00      	cmp	r3, #0
 80054dc:	da01      	bge.n	80054e2 <_malloc_usable_size_r+0xe>
 80054de:	580b      	ldr	r3, [r1, r0]
 80054e0:	18c0      	adds	r0, r0, r3
 80054e2:	4770      	bx	lr

080054e4 <_init>:
 80054e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054e6:	46c0      	nop			@ (mov r8, r8)
 80054e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ea:	bc08      	pop	{r3}
 80054ec:	469e      	mov	lr, r3
 80054ee:	4770      	bx	lr

080054f0 <_fini>:
 80054f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054f2:	46c0      	nop			@ (mov r8, r8)
 80054f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054f6:	bc08      	pop	{r3}
 80054f8:	469e      	mov	lr, r3
 80054fa:	4770      	bx	lr
