{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731760558632 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731760558632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 16 09:35:58 2024 " "Processing started: Sat Nov 16 09:35:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731760558632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760558632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test_sistema_completo -c test_sistema_completo " "Command: quartus_map --read_settings_files=on --write_settings_files=off test_sistema_completo -c test_sistema_completo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760558632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731760558880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731760558880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordinador/access_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coordinador/access_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 access_ram-rtl " "Found design unit 1: access_ram-rtl" {  } { { "coordinador/access_ram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/access_ram.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564054 ""} { "Info" "ISGN_ENTITY_NAME" "1 access_ram " "Found entity 1: access_ram" {  } { { "coordinador/access_ram.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/access_ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_frecuencia/divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor_frecuencia/divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-arch " "Found design unit 1: divisor-arch" {  } { { "divisor_frecuencia/divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/divisor_frecuencia/divisor.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564055 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor_frecuencia/divisor.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/divisor_frecuencia/divisor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordinador/coordinador_mod_tes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coordinador/coordinador_mod_tes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coordinador_mod_tes-rtl " "Found design unit 1: coordinador_mod_tes-rtl" {  } { { "coordinador/coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador_mod_tes.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564057 ""} { "Info" "ISGN_ENTITY_NAME" "1 coordinador_mod_tes " "Found entity 1: coordinador_mod_tes" {  } { { "coordinador/coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador_mod_tes.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "UART/uart_tx.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/UART/uart_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uart_rx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/uart_rx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_RX-rtl " "Found design unit 1: UART_RX-rtl" {  } { { "UART/UART_RX.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/UART/UART_RX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564060 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART/UART_RX.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/UART/UART_RX.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordinador/coordinador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coordinador/coordinador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coordinador-rtl " "Found design unit 1: coordinador-rtl" {  } { { "coordinador/coordinador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564061 ""} { "Info" "ISGN_ENTITY_NAME" "1 coordinador " "Found entity 1: coordinador" {  } { { "coordinador/coordinador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordinador/decod_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file coordinador/decod_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod_control-arch " "Found design unit 1: decod_control-arch" {  } { { "coordinador/decod_control.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/decod_control.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564063 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod_control " "Found entity 1: decod_control" {  } { { "coordinador/decod_control.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/decod_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador/programador_controlador_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file programador/programador_controlador_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Programador_controlador_block " "Found entity 1: Programador_controlador_block" {  } { { "programador/Programador_controlador_block.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/programador/Programador_controlador_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador/programador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programador/programador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programador-rtl " "Found design unit 1: programador-rtl" {  } { { "programador/programador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/programador/programador.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564065 ""} { "Info" "ISGN_ENTITY_NAME" "1 programador " "Found entity 1: programador" {  } { { "programador/programador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/programador/programador.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programador/controlador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programador/controlador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlador-rtl " "Found design unit 1: controlador-rtl" {  } { { "programador/controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/programador/controlador.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564067 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlador " "Found entity 1: controlador" {  } { { "programador/controlador.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/programador/controlador.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "histograma/histograma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file histograma/histograma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Histograma-rtl " "Found design unit 1: Histograma-rtl" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564068 ""} { "Info" "ISGN_ENTITY_NAME" "1 Histograma " "Found entity 1: Histograma" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "capture_input_controller/captura_pixeles.vhd 2 1 " "Found 2 design units, including 1 entities, in source file capture_input_controller/captura_pixeles.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 captura_pixeles-arch " "Found design unit 1: captura_pixeles-arch" {  } { { "Capture_Input_controller/captura_pixeles.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Capture_Input_controller/captura_pixeles.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564070 ""} { "Info" "ISGN_ENTITY_NAME" "1 captura_pixeles " "Found entity 1: captura_pixeles" {  } { { "Capture_Input_controller/captura_pixeles.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Capture_Input_controller/captura_pixeles.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564070 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ram.v(11) " "Verilog HDL information at ram.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "algoritmo/ram.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/ram.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1731760564071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "algoritmo/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file algoritmo/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "algoritmo/ram.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "algoritmo/algo_3_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file algoritmo/algo_3_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 algo_3_final-rtl " "Found design unit 1: algo_3_final-rtl" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564073 ""} { "Info" "ISGN_ENTITY_NAME" "1 algo_3_final " "Found entity 1: algo_3_final" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sistema_completo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_sistema_completo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_sistema_completo " "Found entity 1: test_sistema_completo" {  } { { "test_sistema_completo.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_sistema_completo_bak.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_sistema_completo_bak.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_sistema_completo_bak " "Found entity 1: test_sistema_completo_bak" {  } { { "test_sistema_completo_bak.bdf" "" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo_bak.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760564075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760564075 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "uart_tx uart_tx.v(42) " "Verilog HDL Parameter Declaration warning at uart_tx.v(42): Parameter Declaration in module \"uart_tx\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "UART/uart_tx.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/UART/uart_tx.v" 42 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1731760564078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_sistema_completo " "Elaborating entity \"test_sistema_completo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731760564131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Programador_controlador_block Programador_controlador_block:inst11 " "Elaborating entity \"Programador_controlador_block\" for hierarchy \"Programador_controlador_block:inst11\"" {  } { { "test_sistema_completo.bdf" "inst11" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 352 184 304 448 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlador Programador_controlador_block:inst11\|controlador:inst " "Elaborating entity \"controlador\" for hierarchy \"Programador_controlador_block:inst11\|controlador:inst\"" {  } { { "programador/Programador_controlador_block.bdf" "inst" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/programador/Programador_controlador_block.bdf" { { 96 272 432 272 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programador Programador_controlador_block:inst11\|programador:inst1 " "Elaborating entity \"programador\" for hierarchy \"Programador_controlador_block:inst11\|programador:inst1\"" {  } { { "programador/Programador_controlador_block.bdf" "inst1" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/programador/Programador_controlador_block.bdf" { { 112 528 704 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst14 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst14\"" {  } { { "test_sistema_completo.bdf" "inst14" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 352 -224 -72 432 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coordinador_mod_tes coordinador_mod_tes:inst8 " "Elaborating entity \"coordinador_mod_tes\" for hierarchy \"coordinador_mod_tes:inst8\"" {  } { { "test_sistema_completo.bdf" "inst8" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 544 -640 -320 816 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_control decod_control:inst " "Elaborating entity \"decod_control\" for hierarchy \"decod_control:inst\"" {  } { { "test_sistema_completo.bdf" "inst" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 592 -1160 -960 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_RX:inst9 " "Elaborating entity \"UART_RX\" for hierarchy \"UART_RX:inst9\"" {  } { { "test_sistema_completo.bdf" "inst9" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 624 -1432 -1216 704 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "algo_3_final algo_3_final:inst2 " "Elaborating entity \"algo_3_final\" for hierarchy \"algo_3_final:inst2\"" {  } { { "test_sistema_completo.bdf" "inst2" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 0 256 568 176 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst6 " "Elaborating entity \"ram\" for hierarchy \"ram:inst6\"" {  } { { "test_sistema_completo.bdf" "inst6" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 376 1152 1432 488 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access_ram access_ram:inst20 " "Elaborating entity \"access_ram\" for hierarchy \"access_ram:inst20\"" {  } { { "test_sistema_completo.bdf" "inst20" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 376 800 1104 520 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Histograma Histograma:inst1 " "Elaborating entity \"Histograma\" for hierarchy \"Histograma:inst1\"" {  } { { "test_sistema_completo.bdf" "inst1" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 576 264 520 752 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst5 " "Elaborating entity \"ram\" for hierarchy \"ram:inst5\"" {  } { { "test_sistema_completo.bdf" "inst5" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 192 1152 1432 304 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access_ram access_ram:inst18 " "Elaborating entity \"access_ram\" for hierarchy \"access_ram:inst18\"" {  } { { "test_sistema_completo.bdf" "inst18" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 192 800 1104 336 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst4 " "Elaborating entity \"ram\" for hierarchy \"ram:inst4\"" {  } { { "test_sistema_completo.bdf" "inst4" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 0 1152 1432 112 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "captura_pixeles captura_pixeles:inst3 " "Elaborating entity \"captura_pixeles\" for hierarchy \"captura_pixeles:inst3\"" {  } { { "test_sistema_completo.bdf" "inst3" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 48 -152 72 192 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:inst10 " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:inst10\"" {  } { { "test_sistema_completo.bdf" "inst10" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 872 -88 224 984 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564154 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 uart_tx.v(137) " "Verilog HDL assignment warning at uart_tx.v(137): truncated value with size 10 to match size of target (4)" {  } { { "UART/uart_tx.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/UART/uart_tx.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731760564154 "|test_sistema_completo|uart_tx:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 uart_tx.v(139) " "Verilog HDL assignment warning at uart_tx.v(139): truncated value with size 10 to match size of target (4)" {  } { { "UART/uart_tx.v" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/UART/uart_tx.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731760564154 "|test_sistema_completo|uart_tx:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:inst7 " "Elaborating entity \"ram\" for hierarchy \"ram:inst7\"" {  } { { "test_sistema_completo.bdf" "inst7" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 560 1152 1432 672 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access_ram access_ram:inst13 " "Elaborating entity \"access_ram\" for hierarchy \"access_ram:inst13\"" {  } { { "test_sistema_completo.bdf" "inst13" { Schematic "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/test_sistema_completo.bdf" { { 560 680 984 704 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760564155 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[13\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[13\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[12\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[12\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[11\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[11\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[10\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[10\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[9\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[9\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[8\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[8\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[7\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[7\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[6\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[6\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[5\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[5\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[4\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[4\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[3\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[3\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[2\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[2\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[1\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[1\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_data\[0\] " "Converted tri-state buffer \"Histograma:inst1\|hist_data\[0\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 46 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[9\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[9\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[8\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[8\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[7\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[7\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[6\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[6\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[5\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[5\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[4\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[4\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[3\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[3\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[2\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[2\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[1\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[1\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|hist_addr\[0\] " "Converted tri-state buffer \"Histograma:inst1\|hist_addr\[0\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|r_w_hist " "Converted tri-state buffer \"Histograma:inst1\|r_w_hist\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 48 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|cant_ener_addr\[10\] " "Converted tri-state buffer \"Histograma:inst1\|cant_ener_addr\[10\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|cant_ener_addr\[9\] " "Converted tri-state buffer \"Histograma:inst1\|cant_ener_addr\[9\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|cant_ener_addr\[8\] " "Converted tri-state buffer \"Histograma:inst1\|cant_ener_addr\[8\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|cant_ener_addr\[7\] " "Converted tri-state buffer \"Histograma:inst1\|cant_ener_addr\[7\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|cant_ener_addr\[6\] " "Converted tri-state buffer \"Histograma:inst1\|cant_ener_addr\[6\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|cant_ener_addr\[5\] " "Converted tri-state buffer \"Histograma:inst1\|cant_ener_addr\[5\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|cant_ener_addr\[4\] " "Converted tri-state buffer \"Histograma:inst1\|cant_ener_addr\[4\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|cant_ener_addr\[3\] " "Converted tri-state buffer \"Histograma:inst1\|cant_ener_addr\[3\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|cant_ener_addr\[2\] " "Converted tri-state buffer \"Histograma:inst1\|cant_ener_addr\[2\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|cant_ener_addr\[1\] " "Converted tri-state buffer \"Histograma:inst1\|cant_ener_addr\[1\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|cant_ener_addr\[0\] " "Converted tri-state buffer \"Histograma:inst1\|cant_ener_addr\[0\]\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 49 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Histograma:inst1\|r_w_cant_ener " "Converted tri-state buffer \"Histograma:inst1\|r_w_cant_ener\" feeding internal logic into a wire" {  } { { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 50 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_cantidad_o\[0\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_cantidad_o\[0\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_cantidad_o\[1\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_cantidad_o\[1\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_cantidad_o\[2\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_cantidad_o\[2\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_cantidad_o\[3\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_cantidad_o\[3\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_cantidad_o\[4\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_cantidad_o\[4\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_cantidad_o\[5\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_cantidad_o\[5\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 35 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram_energia\[0\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram_energia\[0\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram_energia\[1\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram_energia\[1\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram_energia\[2\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram_energia\[2\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram_energia\[3\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram_energia\[3\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram_energia\[4\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram_energia\[4\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram_energia\[5\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram_energia\[5\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram_energia\[6\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram_energia\[6\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram_energia\[7\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram_energia\[7\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram_energia\[8\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram_energia\[8\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram_energia\[9\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram_energia\[9\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram_energia\[10\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram_energia\[10\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 33 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_energia_o\[0\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_energia_o\[0\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_energia_o\[1\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_energia_o\[1\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_energia_o\[2\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_energia_o\[2\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_energia_o\[3\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_energia_o\[3\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_energia_o\[4\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_energia_o\[4\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_energia_o\[5\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_energia_o\[5\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_energia_o\[6\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_energia_o\[6\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_energia_o\[7\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_energia_o\[7\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_energia_o\[8\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_energia_o\[8\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_energia_o\[9\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_energia_o\[9\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_energia_o\[10\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_energia_o\[10\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_energia_o\[11\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_energia_o\[11\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_energia_o\[12\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_energia_o\[12\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_energia_o\[13\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_energia_o\[13\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 32 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|we " "Converted tri-state buffer \"algo_3_final:inst2\|we\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram\[0\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram\[0\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram\[1\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram\[1\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram\[2\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram\[2\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram\[3\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram\[3\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram\[4\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram\[4\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram\[5\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram\[5\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram\[6\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram\[6\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram\[7\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram\[7\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram\[8\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram\[8\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram\[9\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram\[9\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|addr_ram\[10\] " "Converted tri-state buffer \"algo_3_final:inst2\|addr_ram\[10\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 28 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_o\[0\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_o\[0\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_o\[1\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_o\[1\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_o\[2\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_o\[2\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_o\[3\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_o\[3\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_o\[4\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_o\[4\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_o\[5\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_o\[5\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_o\[6\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_o\[6\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_o\[7\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_o\[7\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_o\[8\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_o\[8\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_o\[9\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_o\[9\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "algo_3_final:inst2\|data_ram_o\[10\] " "Converted tri-state buffer \"algo_3_final:inst2\|data_ram_o\[10\]\" feeding internal logic into a wire" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "coordinador_mod_tes:inst8\|addr_histograma\[4\] " "Converted tri-state buffer \"coordinador_mod_tes:inst8\|addr_histograma\[4\]\" feeding internal logic into a wire" {  } { { "coordinador/coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador_mod_tes.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "coordinador_mod_tes:inst8\|addr_histograma\[3\] " "Converted tri-state buffer \"coordinador_mod_tes:inst8\|addr_histograma\[3\]\" feeding internal logic into a wire" {  } { { "coordinador/coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador_mod_tes.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "coordinador_mod_tes:inst8\|addr_histograma\[2\] " "Converted tri-state buffer \"coordinador_mod_tes:inst8\|addr_histograma\[2\]\" feeding internal logic into a wire" {  } { { "coordinador/coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador_mod_tes.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "coordinador_mod_tes:inst8\|addr_histograma\[1\] " "Converted tri-state buffer \"coordinador_mod_tes:inst8\|addr_histograma\[1\]\" feeding internal logic into a wire" {  } { { "coordinador/coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador_mod_tes.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "coordinador_mod_tes:inst8\|addr_histograma\[0\] " "Converted tri-state buffer \"coordinador_mod_tes:inst8\|addr_histograma\[0\]\" feeding internal logic into a wire" {  } { { "coordinador/coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador_mod_tes.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "coordinador_mod_tes:inst8\|r_w_histograma " "Converted tri-state buffer \"coordinador_mod_tes:inst8\|r_w_histograma\" feeding internal logic into a wire" {  } { { "coordinador/coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador_mod_tes.vhd" 38 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "coordinador_mod_tes:inst8\|addr_histograma\[5\] " "Converted tri-state buffer \"coordinador_mod_tes:inst8\|addr_histograma\[5\]\" feeding internal logic into a wire" {  } { { "coordinador/coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador_mod_tes.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "coordinador_mod_tes:inst8\|addr_histograma\[6\] " "Converted tri-state buffer \"coordinador_mod_tes:inst8\|addr_histograma\[6\]\" feeding internal logic into a wire" {  } { { "coordinador/coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador_mod_tes.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "coordinador_mod_tes:inst8\|addr_histograma\[7\] " "Converted tri-state buffer \"coordinador_mod_tes:inst8\|addr_histograma\[7\]\" feeding internal logic into a wire" {  } { { "coordinador/coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador_mod_tes.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "coordinador_mod_tes:inst8\|addr_histograma\[8\] " "Converted tri-state buffer \"coordinador_mod_tes:inst8\|addr_histograma\[8\]\" feeding internal logic into a wire" {  } { { "coordinador/coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador_mod_tes.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "coordinador_mod_tes:inst8\|addr_histograma\[9\] " "Converted tri-state buffer \"coordinador_mod_tes:inst8\|addr_histograma\[9\]\" feeding internal logic into a wire" {  } { { "coordinador/coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador_mod_tes.vhd" 37 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1731760564441 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1731760564441 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst5\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst5\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst6\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst6\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst7\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst7\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram:inst4\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram:inst4\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 11 " "Parameter WIDTH_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1731760565094 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1731760565094 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1731760565094 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst5\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram:inst5\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760565130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst5\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram:inst5\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565130 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731760565130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mg81 " "Found entity 1: altsyncram_mg81" {  } { { "db/altsyncram_mg81.tdf" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/db/altsyncram_mg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760565158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760565158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst6\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram:inst6\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760565164 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst6\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram:inst6\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565164 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565164 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731760565164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7f81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7f81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7f81 " "Found entity 1: altsyncram_7f81" {  } { { "db/altsyncram_7f81.tdf" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/db/altsyncram_7f81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760565192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760565192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst7\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram:inst7\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760565197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst7\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram:inst7\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565197 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731760565197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eg81 " "Found entity 1: altsyncram_eg81" {  } { { "db/altsyncram_eg81.tdf" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/db/altsyncram_eg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760565225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760565225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:inst4\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ram:inst4\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760565229 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:inst4\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ram:inst4\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 11 " "Parameter \"WIDTH_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565229 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731760565229 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731760565229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jg81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jg81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jg81 " "Found entity 1: altsyncram_jg81" {  } { { "db/altsyncram_jg81.tdf" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/db/altsyncram_jg81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731760565257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760565257 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "coordinador/coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador_mod_tes.vhd" 65 -1 0 } } { "Histograma/Histograma.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/Histograma/Histograma.vhd" 79 -1 0 } } { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 108 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1731760565460 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1731760565460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1731760565818 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "coordinador_mod_tes:inst8\|img\[0\] High " "Register coordinador_mod_tes:inst8\|img\[0\] will power up to High" {  } { { "coordinador/coordinador_mod_tes.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/coordinador/coordinador_mod_tes.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731760565892 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "algo_3_final:inst2\|dir_energia\[0\] Low " "Register algo_3_final:inst2\|dir_energia\[0\] will power up to Low" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731760565892 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "algo_3_final:inst2\|indice\[0\] Low " "Register algo_3_final:inst2\|indice\[0\] will power up to Low" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731760565892 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "algo_3_final:inst2\|dir_mem\[0\] Low " "Register algo_3_final:inst2\|dir_mem\[0\] will power up to Low" {  } { { "algoritmo/algo_3_final.vhd" "" { Text "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/algoritmo/algo_3_final.vhd" 108 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1731760565892 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1731760565892 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731760566414 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/output_files/test_sistema_completo.map.smsg " "Generated suppressed messages file C:/Users/Gaspar/Documents/GitHub/Proyecto_Final_DOME/Pruebas/test_sistema_completo/output_files/test_sistema_completo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760566475 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731760566593 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731760566593 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2034 " "Implemented 2034 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731760566703 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731760566703 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1731760566703 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1958 " "Implemented 1958 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731760566703 ""} { "Info" "ICUT_CUT_TM_RAMS" "45 " "Implemented 45 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731760566703 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731760566703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4896 " "Peak virtual memory: 4896 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731760566727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 16 09:36:06 2024 " "Processing ended: Sat Nov 16 09:36:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731760566727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731760566727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731760566727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731760566727 ""}
