{
  "Top": "GIN_compute_graphs",
  "RtlTop": "GIN_compute_graphs",
  "RtlPrefix": "",
  "RtlSubPrefix": "GIN_compute_graphs_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu50",
    "Package": "-fsvh2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "num_graphs": {
      "index": "0",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "num_graphs",
          "usage": "data",
          "direction": "in"
        }]
    },
    "nums_of_nodes": {
      "index": "1",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nums_of_nodes_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nums_of_nodes_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "nums_of_edges": {
      "index": "2",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nums_of_edges_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "nums_of_edges_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "reload_weights": {
      "index": "3",
      "direction": "inout",
      "srcType": "int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "reload_weights_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "reload_weights_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "4",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "out_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "node_feature_in": {
      "index": "5",
      "direction": "inout",
      "srcType": "array<int, 9>*",
      "srcSize": "288",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "node_feature_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "node_feature_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "edge_list_in": {
      "index": "6",
      "direction": "inout",
      "srcType": "*",
      "srcSize": "64",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "edge_list_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "edge_list_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "edge_attr_in": {
      "index": "7",
      "direction": "inout",
      "srcType": "array<int, 3>*",
      "srcSize": "96",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "edge_attr_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "edge_attr_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "node_embedding_weight_in": {
      "index": "8",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "node_embedding_weight_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "node_embedding_weight_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "edge_embedding_weight_in": {
      "index": "9",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "edge_embedding_weight_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "edge_embedding_weight_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "node_mlp_1_weights": {
      "index": "10",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "node_mlp_1_weights_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "node_mlp_1_weights_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "node_mlp_1_bias": {
      "index": "11",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "node_mlp_1_bias_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "node_mlp_1_bias_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "node_mlp_2_weights": {
      "index": "12",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "node_mlp_2_weights_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "node_mlp_2_weights_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "node_mlp_2_bias": {
      "index": "13",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "node_mlp_2_bias_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "node_mlp_2_bias_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "graph_pred_weights_in": {
      "index": "14",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "graph_pred_weights_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "graph_pred_weights_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "graph_pred_bias_in": {
      "index": "15",
      "direction": "inout",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_mem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "graph_pred_bias_in_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "graph_pred_bias_in_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_rtl -register_reset_num=3"
    ],
    "DirectiveTcl": [
      "set_directive_top GIN_compute_graphs -name GIN_compute_graphs",
      "set_directive_top GIN_compute_graphs -name GIN_compute_graphs",
      "set_directive_top GIN_compute_graphs -name GIN_compute_graphs",
      "set_directive_top GIN_compute_graphs -name GIN_compute_graphs",
      "set_directive_top GIN_compute_graphs -name GIN_compute_graphs",
      "set_directive_top GIN_compute_graphs -name GIN_compute_graphs",
      "set_directive_top GIN_compute_graphs -name GIN_compute_graphs",
      "set_directive_top GIN_compute_graphs -name GIN_compute_graphs"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "GIN_compute_graphs"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.333",
    "Uncertainty": "0.89991",
    "IsCombinational": "0",
    "II": "5131 ~ 216002",
    "Latency": "5130"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "GIN_compute_graphs",
    "Version": "1.0",
    "DisplayName": "Gin_compute_graphs",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_GIN_compute_graphs_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/src\/node_embedding.cc",
      "..\/src\/message_passing.cc",
      "..\/src\/load_inputs.cc",
      "..\/src\/linear.cc",
      "..\/src\/globals.cc",
      "..\/src\/finalize.cc",
      "..\/src\/conv_layer.cc",
      "..\/src\/GIN_compute.cc"
    ],
    "Vhdl": [
      "impl\/vhdl\/GIN_compute_graphs_check_message_passing.vhd",
      "impl\/vhdl\/GIN_compute_graphs_check_node_embedding.vhd",
      "impl\/vhdl\/GIN_compute_graphs_check_node_embedding_h_node_V_0_0.vhd",
      "impl\/vhdl\/GIN_compute_graphs_compute_CONV_layer.vhd",
      "impl\/vhdl\/GIN_compute_graphs_control_s_axi.vhd",
      "impl\/vhdl\/GIN_compute_graphs_degree_tables_1_0.vhd",
      "impl\/vhdl\/GIN_compute_graphs_edge_attrs_1_0.vhd",
      "impl\/vhdl\/GIN_compute_graphs_edge_embedding_weights_V_0_0.vhd",
      "impl\/vhdl\/GIN_compute_graphs_edge_embedding_weights_V_0_4.vhd",
      "impl\/vhdl\/GIN_compute_graphs_entry_proc.vhd",
      "impl\/vhdl\/GIN_compute_graphs_entry_proc78.vhd",
      "impl\/vhdl\/GIN_compute_graphs_entry_proc79.vhd",
      "impl\/vhdl\/GIN_compute_graphs_fifo_w3_d2_S.vhd",
      "impl\/vhdl\/GIN_compute_graphs_fifo_w3_d3_S.vhd",
      "impl\/vhdl\/GIN_compute_graphs_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/GIN_compute_graphs_fifo_w16_d200_A.vhd",
      "impl\/vhdl\/GIN_compute_graphs_fifo_w16_d260_A.vhd",
      "impl\/vhdl\/GIN_compute_graphs_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/GIN_compute_graphs_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/GIN_compute_graphs_fifo_w64_d3_S_x.vhd",
      "impl\/vhdl\/GIN_compute_graphs_finalize.vhd",
      "impl\/vhdl\/GIN_compute_graphs_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/GIN_compute_graphs_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/GIN_compute_graphs_global_mean_pooling.vhd",
      "impl\/vhdl\/GIN_compute_graphs_global_mean_pooling_Pipeline_global_mean_pooling_main_VITIS_LOOP_53_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_global_mean_pooling_Pipeline_global_mean_pooling_tail.vhd",
      "impl\/vhdl\/GIN_compute_graphs_global_mean_pooling_sums_V_0.vhd",
      "impl\/vhdl\/GIN_compute_graphs_linear_100_1_1_false_s.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_graph.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_graph_degree_table_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_graph_full_pe_degree_tables.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_graph_neighbor_table_offsets.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_109_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_122_3.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_145_5.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_171_7.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_input_node_embeddings5.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_weights.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_weights_Pipeline_load_edge_emb_weights_load_edge_emb_weights_feat_load_edge_emb_weights_dim.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_weights_Pipeline_load_graph_pred_weights_dim.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_weights_Pipeline_load_mlp_1_bias_load_mlp_1_bias_dim.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_weights_Pipeline_load_mlp_1_weights_load_mlp_1_weights_dim_out_load_mlp_1_weights_dim_in.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_weights_Pipeline_load_mlp_2_bias_load_mlp_2_bias_dim.vhd",
      "impl\/vhdl\/GIN_compute_graphs_load_weights_Pipeline_load_mlp_2_weights_load_mlp_2_weights_dim_out_load_mlp_2_weights_dim_in.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mac_muladd_3ns_4ns_4ns_7_4_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mac_muladd_3ns_6ns_6ns_8_4_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mac_muladd_3ns_7ns_7ns_9_4_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mac_muladd_3ns_8ns_8ns_10_4_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mac_muladd_3ns_11ns_11ns_13_4_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mac_muladd_3ns_15ns_15ns_17_4_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mac_muladd_7ns_4ns_4ns_10_4_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mac_muladd_7ns_4ns_4ns_11_4_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mac_muladd_8ns_4ns_4ns_10_4_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mac_muladd_16s_15ns_26ns_26_4_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mac_muladd_16s_16s_26ns_26_4_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mem_m_axi.vhd",
      "impl\/vhdl\/GIN_compute_graphs_message_passing_all_pes.vhd",
      "impl\/vhdl\/GIN_compute_graphs_message_passing_pe18.vhd",
      "impl\/vhdl\/GIN_compute_graphs_message_passing_pe18_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2.vhd",
      "impl\/vhdl\/GIN_compute_graphs_message_passing_pe18_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2_mp_ins_M_elems_bkb.vhd",
      "impl\/vhdl\/GIN_compute_graphs_message_passing_pe19.vhd",
      "impl\/vhdl\/GIN_compute_graphs_message_passing_pe19_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2.vhd",
      "impl\/vhdl\/GIN_compute_graphs_message_passing_pe20.vhd",
      "impl\/vhdl\/GIN_compute_graphs_message_passing_pe20_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2.vhd",
      "impl\/vhdl\/GIN_compute_graphs_message_passing_pe21.vhd",
      "impl\/vhdl\/GIN_compute_graphs_message_passing_pe21_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2.vhd",
      "impl\/vhdl\/GIN_compute_graphs_messages_ping_V_0_0.vhd",
      "impl\/vhdl\/GIN_compute_graphs_messages_ping_V_0_4.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_3ns_5ns_7_1_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_3ns_7ns_8_1_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_4ns_8ns_11_1_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_7ns_5ns_11_1_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_7ns_9ns_15_1_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_8ns_7ns_14_1_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_8ns_8ns_15_1_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_32ns_5ns_36_2_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_32ns_7ns_38_2_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_32s_9ns_41_2_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_32s_11ns_43_2_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_32s_12ns_44_2_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_32s_15ns_47_2_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_32s_17ns_49_2_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_32s_19ns_51_2_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mul_mul_16s_16s_26_4_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mux_42_32_1_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_mux_1287_16_1_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs_ne_to_mp_adapter.vhd",
      "impl\/vhdl\/GIN_compute_graphs_neighbor_tables_1_0.vhd",
      "impl\/vhdl\/GIN_compute_graphs_node_embedding_multi_pe.vhd",
      "impl\/vhdl\/GIN_compute_graphs_node_mlp_1_bias_V_0.vhd",
      "impl\/vhdl\/GIN_compute_graphs_node_mlp_2_bias_V_0.vhd",
      "impl\/vhdl\/GIN_compute_graphs_pes_per_node.vhd",
      "impl\/vhdl\/GIN_compute_graphs_sdiv_17s_32ns_16_21_1.vhd",
      "impl\/vhdl\/GIN_compute_graphs.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/GIN_compute_graphs_check_message_passing.v",
      "impl\/verilog\/GIN_compute_graphs_check_node_embedding.v",
      "impl\/verilog\/GIN_compute_graphs_check_node_embedding_h_node_V_0_0.dat",
      "impl\/verilog\/GIN_compute_graphs_check_node_embedding_h_node_V_0_0.v",
      "impl\/verilog\/GIN_compute_graphs_compute_CONV_layer.v",
      "impl\/verilog\/GIN_compute_graphs_control_s_axi.v",
      "impl\/verilog\/GIN_compute_graphs_degree_tables_1_0.dat",
      "impl\/verilog\/GIN_compute_graphs_degree_tables_1_0.v",
      "impl\/verilog\/GIN_compute_graphs_edge_attrs_1_0.dat",
      "impl\/verilog\/GIN_compute_graphs_edge_attrs_1_0.v",
      "impl\/verilog\/GIN_compute_graphs_edge_embedding_weights_V_0_0.dat",
      "impl\/verilog\/GIN_compute_graphs_edge_embedding_weights_V_0_0.v",
      "impl\/verilog\/GIN_compute_graphs_edge_embedding_weights_V_0_4.dat",
      "impl\/verilog\/GIN_compute_graphs_edge_embedding_weights_V_0_4.v",
      "impl\/verilog\/GIN_compute_graphs_entry_proc.v",
      "impl\/verilog\/GIN_compute_graphs_entry_proc78.v",
      "impl\/verilog\/GIN_compute_graphs_entry_proc79.v",
      "impl\/verilog\/GIN_compute_graphs_fifo_w3_d2_S.v",
      "impl\/verilog\/GIN_compute_graphs_fifo_w3_d3_S.v",
      "impl\/verilog\/GIN_compute_graphs_fifo_w16_d2_S.v",
      "impl\/verilog\/GIN_compute_graphs_fifo_w16_d200_A.v",
      "impl\/verilog\/GIN_compute_graphs_fifo_w16_d260_A.v",
      "impl\/verilog\/GIN_compute_graphs_fifo_w32_d2_S.v",
      "impl\/verilog\/GIN_compute_graphs_fifo_w64_d3_S.v",
      "impl\/verilog\/GIN_compute_graphs_fifo_w64_d3_S_x.v",
      "impl\/verilog\/GIN_compute_graphs_finalize.v",
      "impl\/verilog\/GIN_compute_graphs_flow_control_loop_pipe.v",
      "impl\/verilog\/GIN_compute_graphs_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/GIN_compute_graphs_global_mean_pooling.v",
      "impl\/verilog\/GIN_compute_graphs_global_mean_pooling_Pipeline_global_mean_pooling_main_VITIS_LOOP_53_1.v",
      "impl\/verilog\/GIN_compute_graphs_global_mean_pooling_Pipeline_global_mean_pooling_tail.v",
      "impl\/verilog\/GIN_compute_graphs_global_mean_pooling_sums_V_0.v",
      "impl\/verilog\/GIN_compute_graphs_linear_100_1_1_false_s.v",
      "impl\/verilog\/GIN_compute_graphs_load_graph.v",
      "impl\/verilog\/GIN_compute_graphs_load_graph_degree_table_1.dat",
      "impl\/verilog\/GIN_compute_graphs_load_graph_degree_table_1.v",
      "impl\/verilog\/GIN_compute_graphs_load_graph_full_pe_degree_tables.v",
      "impl\/verilog\/GIN_compute_graphs_load_graph_neighbor_table_offsets.v",
      "impl\/verilog\/GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_109_1.v",
      "impl\/verilog\/GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_122_3.v",
      "impl\/verilog\/GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_145_5.v",
      "impl\/verilog\/GIN_compute_graphs_load_graph_Pipeline_VITIS_LOOP_171_7.v",
      "impl\/verilog\/GIN_compute_graphs_load_input_node_embeddings5.v",
      "impl\/verilog\/GIN_compute_graphs_load_weights.v",
      "impl\/verilog\/GIN_compute_graphs_load_weights_Pipeline_load_edge_emb_weights_load_edge_emb_weights_feat_load_edge_emb_weights_dim.v",
      "impl\/verilog\/GIN_compute_graphs_load_weights_Pipeline_load_graph_pred_weights_dim.v",
      "impl\/verilog\/GIN_compute_graphs_load_weights_Pipeline_load_mlp_1_bias_load_mlp_1_bias_dim.v",
      "impl\/verilog\/GIN_compute_graphs_load_weights_Pipeline_load_mlp_1_weights_load_mlp_1_weights_dim_out_load_mlp_1_weights_dim_in.v",
      "impl\/verilog\/GIN_compute_graphs_load_weights_Pipeline_load_mlp_2_bias_load_mlp_2_bias_dim.v",
      "impl\/verilog\/GIN_compute_graphs_load_weights_Pipeline_load_mlp_2_weights_load_mlp_2_weights_dim_out_load_mlp_2_weights_dim_in.v",
      "impl\/verilog\/GIN_compute_graphs_mac_muladd_3ns_4ns_4ns_7_4_1.v",
      "impl\/verilog\/GIN_compute_graphs_mac_muladd_3ns_6ns_6ns_8_4_1.v",
      "impl\/verilog\/GIN_compute_graphs_mac_muladd_3ns_7ns_7ns_9_4_1.v",
      "impl\/verilog\/GIN_compute_graphs_mac_muladd_3ns_8ns_8ns_10_4_1.v",
      "impl\/verilog\/GIN_compute_graphs_mac_muladd_3ns_11ns_11ns_13_4_1.v",
      "impl\/verilog\/GIN_compute_graphs_mac_muladd_3ns_15ns_15ns_17_4_1.v",
      "impl\/verilog\/GIN_compute_graphs_mac_muladd_7ns_4ns_4ns_10_4_1.v",
      "impl\/verilog\/GIN_compute_graphs_mac_muladd_7ns_4ns_4ns_11_4_1.v",
      "impl\/verilog\/GIN_compute_graphs_mac_muladd_8ns_4ns_4ns_10_4_1.v",
      "impl\/verilog\/GIN_compute_graphs_mac_muladd_16s_15ns_26ns_26_4_1.v",
      "impl\/verilog\/GIN_compute_graphs_mac_muladd_16s_16s_26ns_26_4_1.v",
      "impl\/verilog\/GIN_compute_graphs_mem_m_axi.v",
      "impl\/verilog\/GIN_compute_graphs_message_passing_all_pes.v",
      "impl\/verilog\/GIN_compute_graphs_message_passing_pe18.v",
      "impl\/verilog\/GIN_compute_graphs_message_passing_pe18_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2.v",
      "impl\/verilog\/GIN_compute_graphs_message_passing_pe18_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2_mp_ins_M_elems_bkb.v",
      "impl\/verilog\/GIN_compute_graphs_message_passing_pe19.v",
      "impl\/verilog\/GIN_compute_graphs_message_passing_pe19_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2.v",
      "impl\/verilog\/GIN_compute_graphs_message_passing_pe20.v",
      "impl\/verilog\/GIN_compute_graphs_message_passing_pe20_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2.v",
      "impl\/verilog\/GIN_compute_graphs_message_passing_pe21.v",
      "impl\/verilog\/GIN_compute_graphs_message_passing_pe21_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2.v",
      "impl\/verilog\/GIN_compute_graphs_messages_ping_V_0_0.dat",
      "impl\/verilog\/GIN_compute_graphs_messages_ping_V_0_0.v",
      "impl\/verilog\/GIN_compute_graphs_messages_ping_V_0_4.dat",
      "impl\/verilog\/GIN_compute_graphs_messages_ping_V_0_4.v",
      "impl\/verilog\/GIN_compute_graphs_mul_3ns_5ns_7_1_1.v",
      "impl\/verilog\/GIN_compute_graphs_mul_3ns_7ns_8_1_1.v",
      "impl\/verilog\/GIN_compute_graphs_mul_4ns_8ns_11_1_1.v",
      "impl\/verilog\/GIN_compute_graphs_mul_7ns_5ns_11_1_1.v",
      "impl\/verilog\/GIN_compute_graphs_mul_7ns_9ns_15_1_1.v",
      "impl\/verilog\/GIN_compute_graphs_mul_8ns_7ns_14_1_1.v",
      "impl\/verilog\/GIN_compute_graphs_mul_8ns_8ns_15_1_1.v",
      "impl\/verilog\/GIN_compute_graphs_mul_32ns_5ns_36_2_1.v",
      "impl\/verilog\/GIN_compute_graphs_mul_32ns_7ns_38_2_1.v",
      "impl\/verilog\/GIN_compute_graphs_mul_32s_9ns_41_2_1.v",
      "impl\/verilog\/GIN_compute_graphs_mul_32s_11ns_43_2_1.v",
      "impl\/verilog\/GIN_compute_graphs_mul_32s_12ns_44_2_1.v",
      "impl\/verilog\/GIN_compute_graphs_mul_32s_15ns_47_2_1.v",
      "impl\/verilog\/GIN_compute_graphs_mul_32s_17ns_49_2_1.v",
      "impl\/verilog\/GIN_compute_graphs_mul_32s_19ns_51_2_1.v",
      "impl\/verilog\/GIN_compute_graphs_mul_mul_16s_16s_26_4_1.v",
      "impl\/verilog\/GIN_compute_graphs_mux_42_32_1_1.v",
      "impl\/verilog\/GIN_compute_graphs_mux_1287_16_1_1.v",
      "impl\/verilog\/GIN_compute_graphs_ne_to_mp_adapter.v",
      "impl\/verilog\/GIN_compute_graphs_neighbor_tables_1_0.dat",
      "impl\/verilog\/GIN_compute_graphs_neighbor_tables_1_0.v",
      "impl\/verilog\/GIN_compute_graphs_node_embedding_multi_pe.v",
      "impl\/verilog\/GIN_compute_graphs_node_mlp_1_bias_V_0.dat",
      "impl\/verilog\/GIN_compute_graphs_node_mlp_1_bias_V_0.v",
      "impl\/verilog\/GIN_compute_graphs_node_mlp_2_bias_V_0.dat",
      "impl\/verilog\/GIN_compute_graphs_node_mlp_2_bias_V_0.v",
      "impl\/verilog\/GIN_compute_graphs_pes_per_node.dat",
      "impl\/verilog\/GIN_compute_graphs_pes_per_node.v",
      "impl\/verilog\/GIN_compute_graphs_sdiv_17s_32ns_16_21_1.v",
      "impl\/verilog\/GIN_compute_graphs.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/GIN_compute_graphs_v1_0\/data\/GIN_compute_graphs.mdd",
      "impl\/misc\/drivers\/GIN_compute_graphs_v1_0\/data\/GIN_compute_graphs.tcl",
      "impl\/misc\/drivers\/GIN_compute_graphs_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/GIN_compute_graphs_v1_0\/src\/xgin_compute_graphs.c",
      "impl\/misc\/drivers\/GIN_compute_graphs_v1_0\/src\/xgin_compute_graphs.h",
      "impl\/misc\/drivers\/GIN_compute_graphs_v1_0\/src\/xgin_compute_graphs_hw.h",
      "impl\/misc\/drivers\/GIN_compute_graphs_v1_0\/src\/xgin_compute_graphs_linux.c",
      "impl\/misc\/drivers\/GIN_compute_graphs_v1_0\/src\/xgin_compute_graphs_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/GIN_compute_graphs.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "8",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_4",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "num_graphs",
          "access": "W",
          "description": "Data signal of num_graphs",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "num_graphs",
              "access": "W",
              "description": "Bit 31 to 0 of num_graphs"
            }]
        },
        {
          "offset": "0x18",
          "name": "nums_of_nodes_1",
          "access": "W",
          "description": "Data signal of nums_of_nodes",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nums_of_nodes",
              "access": "W",
              "description": "Bit 31 to 0 of nums_of_nodes"
            }]
        },
        {
          "offset": "0x1c",
          "name": "nums_of_nodes_2",
          "access": "W",
          "description": "Data signal of nums_of_nodes",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nums_of_nodes",
              "access": "W",
              "description": "Bit 63 to 32 of nums_of_nodes"
            }]
        },
        {
          "offset": "0x24",
          "name": "nums_of_edges_1",
          "access": "W",
          "description": "Data signal of nums_of_edges",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nums_of_edges",
              "access": "W",
              "description": "Bit 31 to 0 of nums_of_edges"
            }]
        },
        {
          "offset": "0x28",
          "name": "nums_of_edges_2",
          "access": "W",
          "description": "Data signal of nums_of_edges",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "nums_of_edges",
              "access": "W",
              "description": "Bit 63 to 32 of nums_of_edges"
            }]
        },
        {
          "offset": "0x30",
          "name": "reload_weights_1",
          "access": "W",
          "description": "Data signal of reload_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "reload_weights",
              "access": "W",
              "description": "Bit 31 to 0 of reload_weights"
            }]
        },
        {
          "offset": "0x34",
          "name": "reload_weights_2",
          "access": "W",
          "description": "Data signal of reload_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "reload_weights",
              "access": "W",
              "description": "Bit 63 to 32 of reload_weights"
            }]
        },
        {
          "offset": "0x3c",
          "name": "out_r_1",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x40",
          "name": "out_r_2",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 63 to 32 of out_r"
            }]
        },
        {
          "offset": "0x48",
          "name": "node_feature_in_1",
          "access": "W",
          "description": "Data signal of node_feature_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "node_feature_in",
              "access": "W",
              "description": "Bit 31 to 0 of node_feature_in"
            }]
        },
        {
          "offset": "0x4c",
          "name": "node_feature_in_2",
          "access": "W",
          "description": "Data signal of node_feature_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "node_feature_in",
              "access": "W",
              "description": "Bit 63 to 32 of node_feature_in"
            }]
        },
        {
          "offset": "0x54",
          "name": "edge_list_in_1",
          "access": "W",
          "description": "Data signal of edge_list_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "edge_list_in",
              "access": "W",
              "description": "Bit 31 to 0 of edge_list_in"
            }]
        },
        {
          "offset": "0x58",
          "name": "edge_list_in_2",
          "access": "W",
          "description": "Data signal of edge_list_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "edge_list_in",
              "access": "W",
              "description": "Bit 63 to 32 of edge_list_in"
            }]
        },
        {
          "offset": "0x60",
          "name": "edge_attr_in_1",
          "access": "W",
          "description": "Data signal of edge_attr_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "edge_attr_in",
              "access": "W",
              "description": "Bit 31 to 0 of edge_attr_in"
            }]
        },
        {
          "offset": "0x64",
          "name": "edge_attr_in_2",
          "access": "W",
          "description": "Data signal of edge_attr_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "edge_attr_in",
              "access": "W",
              "description": "Bit 63 to 32 of edge_attr_in"
            }]
        },
        {
          "offset": "0x6c",
          "name": "node_embedding_weight_in_1",
          "access": "W",
          "description": "Data signal of node_embedding_weight_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "node_embedding_weight_in",
              "access": "W",
              "description": "Bit 31 to 0 of node_embedding_weight_in"
            }]
        },
        {
          "offset": "0x70",
          "name": "node_embedding_weight_in_2",
          "access": "W",
          "description": "Data signal of node_embedding_weight_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "node_embedding_weight_in",
              "access": "W",
              "description": "Bit 63 to 32 of node_embedding_weight_in"
            }]
        },
        {
          "offset": "0x78",
          "name": "edge_embedding_weight_in_1",
          "access": "W",
          "description": "Data signal of edge_embedding_weight_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "edge_embedding_weight_in",
              "access": "W",
              "description": "Bit 31 to 0 of edge_embedding_weight_in"
            }]
        },
        {
          "offset": "0x7c",
          "name": "edge_embedding_weight_in_2",
          "access": "W",
          "description": "Data signal of edge_embedding_weight_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "edge_embedding_weight_in",
              "access": "W",
              "description": "Bit 63 to 32 of edge_embedding_weight_in"
            }]
        },
        {
          "offset": "0x84",
          "name": "node_mlp_1_weights_1",
          "access": "W",
          "description": "Data signal of node_mlp_1_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "node_mlp_1_weights",
              "access": "W",
              "description": "Bit 31 to 0 of node_mlp_1_weights"
            }]
        },
        {
          "offset": "0x88",
          "name": "node_mlp_1_weights_2",
          "access": "W",
          "description": "Data signal of node_mlp_1_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "node_mlp_1_weights",
              "access": "W",
              "description": "Bit 63 to 32 of node_mlp_1_weights"
            }]
        },
        {
          "offset": "0x90",
          "name": "node_mlp_1_bias_1",
          "access": "W",
          "description": "Data signal of node_mlp_1_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "node_mlp_1_bias",
              "access": "W",
              "description": "Bit 31 to 0 of node_mlp_1_bias"
            }]
        },
        {
          "offset": "0x94",
          "name": "node_mlp_1_bias_2",
          "access": "W",
          "description": "Data signal of node_mlp_1_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "node_mlp_1_bias",
              "access": "W",
              "description": "Bit 63 to 32 of node_mlp_1_bias"
            }]
        },
        {
          "offset": "0x9c",
          "name": "node_mlp_2_weights_1",
          "access": "W",
          "description": "Data signal of node_mlp_2_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "node_mlp_2_weights",
              "access": "W",
              "description": "Bit 31 to 0 of node_mlp_2_weights"
            }]
        },
        {
          "offset": "0xa0",
          "name": "node_mlp_2_weights_2",
          "access": "W",
          "description": "Data signal of node_mlp_2_weights",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "node_mlp_2_weights",
              "access": "W",
              "description": "Bit 63 to 32 of node_mlp_2_weights"
            }]
        },
        {
          "offset": "0xa8",
          "name": "node_mlp_2_bias_1",
          "access": "W",
          "description": "Data signal of node_mlp_2_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "node_mlp_2_bias",
              "access": "W",
              "description": "Bit 31 to 0 of node_mlp_2_bias"
            }]
        },
        {
          "offset": "0xac",
          "name": "node_mlp_2_bias_2",
          "access": "W",
          "description": "Data signal of node_mlp_2_bias",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "node_mlp_2_bias",
              "access": "W",
              "description": "Bit 63 to 32 of node_mlp_2_bias"
            }]
        },
        {
          "offset": "0xb4",
          "name": "graph_pred_weights_in_1",
          "access": "W",
          "description": "Data signal of graph_pred_weights_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "graph_pred_weights_in",
              "access": "W",
              "description": "Bit 31 to 0 of graph_pred_weights_in"
            }]
        },
        {
          "offset": "0xb8",
          "name": "graph_pred_weights_in_2",
          "access": "W",
          "description": "Data signal of graph_pred_weights_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "graph_pred_weights_in",
              "access": "W",
              "description": "Bit 63 to 32 of graph_pred_weights_in"
            }]
        },
        {
          "offset": "0xc0",
          "name": "graph_pred_bias_in_1",
          "access": "W",
          "description": "Data signal of graph_pred_bias_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "graph_pred_bias_in",
              "access": "W",
              "description": "Bit 31 to 0 of graph_pred_bias_in"
            }]
        },
        {
          "offset": "0xc4",
          "name": "graph_pred_bias_in_2",
          "access": "W",
          "description": "Data signal of graph_pred_bias_in",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "graph_pred_bias_in",
              "access": "W",
              "description": "Bit 63 to 32 of graph_pred_bias_in"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "num_graphs"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "nums_of_nodes"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "36",
          "argName": "nums_of_edges"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "48",
          "argName": "reload_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "72",
          "argName": "node_feature_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "84",
          "argName": "edge_list_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "96",
          "argName": "edge_attr_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "108",
          "argName": "node_embedding_weight_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "120",
          "argName": "edge_embedding_weight_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "132",
          "argName": "node_mlp_1_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "144",
          "argName": "node_mlp_1_bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "156",
          "argName": "node_mlp_2_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "168",
          "argName": "node_mlp_2_bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "180",
          "argName": "graph_pred_weights_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "192",
          "argName": "graph_pred_bias_in"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_mem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_mem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "1024",
      "addrWidth": "64",
      "portPrefix": "m_axi_mem_",
      "paramPrefix": "C_M_AXI_MEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_mem_ARADDR",
        "m_axi_mem_ARBURST",
        "m_axi_mem_ARCACHE",
        "m_axi_mem_ARID",
        "m_axi_mem_ARLEN",
        "m_axi_mem_ARLOCK",
        "m_axi_mem_ARPROT",
        "m_axi_mem_ARQOS",
        "m_axi_mem_ARREADY",
        "m_axi_mem_ARREGION",
        "m_axi_mem_ARSIZE",
        "m_axi_mem_ARUSER",
        "m_axi_mem_ARVALID",
        "m_axi_mem_AWADDR",
        "m_axi_mem_AWBURST",
        "m_axi_mem_AWCACHE",
        "m_axi_mem_AWID",
        "m_axi_mem_AWLEN",
        "m_axi_mem_AWLOCK",
        "m_axi_mem_AWPROT",
        "m_axi_mem_AWQOS",
        "m_axi_mem_AWREADY",
        "m_axi_mem_AWREGION",
        "m_axi_mem_AWSIZE",
        "m_axi_mem_AWUSER",
        "m_axi_mem_AWVALID",
        "m_axi_mem_BID",
        "m_axi_mem_BREADY",
        "m_axi_mem_BRESP",
        "m_axi_mem_BUSER",
        "m_axi_mem_BVALID",
        "m_axi_mem_RDATA",
        "m_axi_mem_RID",
        "m_axi_mem_RLAST",
        "m_axi_mem_RREADY",
        "m_axi_mem_RRESP",
        "m_axi_mem_RUSER",
        "m_axi_mem_RVALID",
        "m_axi_mem_WDATA",
        "m_axi_mem_WID",
        "m_axi_mem_WLAST",
        "m_axi_mem_WREADY",
        "m_axi_mem_WSTRB",
        "m_axi_mem_WUSER",
        "m_axi_mem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "nums_of_nodes"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "1024",
          "argName": "nums_of_nodes"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "nums_of_edges"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "1024",
          "argName": "nums_of_edges"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "reload_weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "1024",
          "argName": "reload_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "1024",
          "argName": "out"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "node_feature_in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "288",
          "final_bitwidth": "1024",
          "argName": "node_feature_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "edge_list_in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "64",
          "final_bitwidth": "1024",
          "argName": "edge_list_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "edge_attr_in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "96",
          "final_bitwidth": "1024",
          "argName": "edge_attr_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "node_embedding_weight_in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "1024",
          "argName": "node_embedding_weight_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "edge_embedding_weight_in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "1024",
          "argName": "edge_embedding_weight_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "node_mlp_1_weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "1024",
          "argName": "node_mlp_1_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "node_mlp_1_bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "1024",
          "argName": "node_mlp_1_bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "node_mlp_2_weights"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "1024",
          "argName": "node_mlp_2_weights"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "node_mlp_2_bias"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "1024",
          "argName": "node_mlp_2_bias"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "graph_pred_weights_in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "1024",
          "argName": "graph_pred_weights_in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "graph_pred_bias_in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "1024",
          "argName": "graph_pred_bias_in"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "8"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_WDATA": {
      "dir": "out",
      "width": "1024"
    },
    "m_axi_mem_WSTRB": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_mem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_mem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_mem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_mem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_mem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_mem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_RDATA": {
      "dir": "in",
      "width": "1024"
    },
    "m_axi_mem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_mem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_mem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_mem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_mem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "GIN_compute_graphs",
      "Instances": [
        {
          "ModuleName": "load_weights",
          "InstanceName": "grp_load_weights_fu_2778",
          "Instances": [
            {
              "ModuleName": "load_weights_Pipeline_load_mlp_1_bias_load_mlp_1_bias_dim",
              "InstanceName": "grp_load_weights_Pipeline_load_mlp_1_bias_load_mlp_1_bias_dim_fu_2394"
            },
            {
              "ModuleName": "load_weights_Pipeline_load_mlp_2_bias_load_mlp_2_bias_dim",
              "InstanceName": "grp_load_weights_Pipeline_load_mlp_2_bias_load_mlp_2_bias_dim_fu_2803"
            },
            {
              "ModuleName": "load_weights_Pipeline_load_mlp_1_weights_load_mlp_1_weights_dim_out_load_mlp_1_weights_dim_in",
              "InstanceName": "grp_load_weights_Pipeline_load_mlp_1_weights_load_mlp_1_weights_dim_out_load_mlp_1_weights_dim_in_fu_2816"
            },
            {
              "ModuleName": "load_weights_Pipeline_load_mlp_2_weights_load_mlp_2_weights_dim_out_load_mlp_2_weights_dim_in",
              "InstanceName": "grp_load_weights_Pipeline_load_mlp_2_weights_load_mlp_2_weights_dim_out_load_mlp_2_weights_dim_in_fu_3625"
            },
            {
              "ModuleName": "load_weights_Pipeline_load_edge_emb_weights_load_edge_emb_weights_feat_load_edge_emb_weights_dim",
              "InstanceName": "grp_load_weights_Pipeline_load_edge_emb_weights_load_edge_emb_weights_feat_load_edge_emb_weights_dim_fu_4434"
            },
            {
              "ModuleName": "load_weights_Pipeline_load_graph_pred_weights_dim",
              "InstanceName": "grp_load_weights_Pipeline_load_graph_pred_weights_dim_fu_4507"
            }
          ]
        },
        {
          "ModuleName": "load_graph",
          "InstanceName": "grp_load_graph_fu_5061",
          "Instances": [
            {
              "ModuleName": "load_graph_Pipeline_VITIS_LOOP_109_1",
              "InstanceName": "grp_load_graph_Pipeline_VITIS_LOOP_109_1_fu_188"
            },
            {
              "ModuleName": "load_graph_Pipeline_VITIS_LOOP_122_3",
              "InstanceName": "grp_load_graph_Pipeline_VITIS_LOOP_122_3_fu_198"
            },
            {
              "ModuleName": "load_graph_Pipeline_VITIS_LOOP_145_5",
              "InstanceName": "grp_load_graph_Pipeline_VITIS_LOOP_145_5_fu_212"
            },
            {
              "ModuleName": "load_graph_Pipeline_VITIS_LOOP_171_7",
              "InstanceName": "grp_load_graph_Pipeline_VITIS_LOOP_171_7_fu_239"
            }
          ]
        },
        {
          "ModuleName": "compute_CONV_layer",
          "InstanceName": "grp_compute_CONV_layer_fu_5107",
          "Instances": [
            {
              "ModuleName": "check_node_embedding",
              "InstanceName": "check_node_embedding_U0",
              "Instances": [
                {
                  "ModuleName": "node_embedding_multi_pe",
                  "InstanceName": "grp_node_embedding_multi_pe_fu_2182"
                },
                {
                  "ModuleName": "load_input_node_embeddings5",
                  "InstanceName": "grp_load_input_node_embeddings5_fu_4272"
                }
              ]
            },
            {
              "ModuleName": "entry_proc79",
              "InstanceName": "entry_proc79_U0"
            },
            {
              "ModuleName": "check_message_passing",
              "InstanceName": "check_message_passing_U0",
              "Instances": [
                {
                  "ModuleName": "message_passing_all_pes",
                  "InstanceName": "grp_message_passing_all_pes_fu_436",
                  "Instances": [
                    {
                      "ModuleName": "ne_to_mp_adapter",
                      "InstanceName": "ne_to_mp_adapter_U0"
                    },
                    {
                      "ModuleName": "entry_proc",
                      "InstanceName": "entry_proc_U0"
                    },
                    {
                      "ModuleName": "message_passing_pe18",
                      "InstanceName": "message_passing_pe18_U0",
                      "Instances": [{
                          "ModuleName": "message_passing_pe18_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2",
                          "InstanceName": "grp_message_passing_pe18_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2_fu_160"
                        }]
                    },
                    {
                      "ModuleName": "message_passing_pe19",
                      "InstanceName": "message_passing_pe19_U0",
                      "Instances": [{
                          "ModuleName": "message_passing_pe19_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2",
                          "InstanceName": "grp_message_passing_pe19_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2_fu_160"
                        }]
                    },
                    {
                      "ModuleName": "message_passing_pe20",
                      "InstanceName": "message_passing_pe20_U0",
                      "Instances": [{
                          "ModuleName": "message_passing_pe20_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2",
                          "InstanceName": "grp_message_passing_pe20_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2_fu_160"
                        }]
                    },
                    {
                      "ModuleName": "message_passing_pe21",
                      "InstanceName": "message_passing_pe21_U0",
                      "Instances": [{
                          "ModuleName": "message_passing_pe21_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2",
                          "InstanceName": "grp_message_passing_pe21_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2_fu_160"
                        }]
                    }
                  ]
                },
                {
                  "ModuleName": "finalize",
                  "InstanceName": "grp_finalize_fu_612",
                  "Instances": [
                    {
                      "ModuleName": "entry_proc78",
                      "InstanceName": "entry_proc78_U0"
                    },
                    {
                      "ModuleName": "global_mean_pooling",
                      "InstanceName": "global_mean_pooling_U0",
                      "Instances": [
                        {
                          "ModuleName": "global_mean_pooling_Pipeline_global_mean_pooling_main_VITIS_LOOP_53_1",
                          "InstanceName": "grp_global_mean_pooling_Pipeline_global_mean_pooling_main_VITIS_LOOP_53_1_fu_472"
                        },
                        {
                          "ModuleName": "global_mean_pooling_Pipeline_global_mean_pooling_tail",
                          "InstanceName": "grp_global_mean_pooling_Pipeline_global_mean_pooling_tail_fu_487"
                        }
                      ]
                    },
                    {
                      "ModuleName": "linear_100_1_1_false_s",
                      "InstanceName": "linear_100_1_1_false_U0"
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    },
    "Info": {
      "load_weights_Pipeline_load_mlp_1_bias_load_mlp_1_bias_dim": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_weights_Pipeline_load_mlp_2_bias_load_mlp_2_bias_dim": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_weights_Pipeline_load_mlp_1_weights_load_mlp_1_weights_dim_out_load_mlp_1_weights_dim_in": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_weights_Pipeline_load_mlp_2_weights_load_mlp_2_weights_dim_out_load_mlp_2_weights_dim_in": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_weights_Pipeline_load_edge_emb_weights_load_edge_emb_weights_feat_load_edge_emb_weights_dim": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_weights_Pipeline_load_graph_pred_weights_dim": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_weights": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_graph_Pipeline_VITIS_LOOP_109_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_graph_Pipeline_VITIS_LOOP_122_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_graph_Pipeline_VITIS_LOOP_145_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_graph_Pipeline_VITIS_LOOP_171_7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_graph": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc79": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "node_embedding_multi_pe": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "load_input_node_embeddings5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "check_node_embedding": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "ne_to_mp_adapter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "message_passing_pe18_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "message_passing_pe18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "message_passing_pe19_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "message_passing_pe19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "message_passing_pe20_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "message_passing_pe20": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "message_passing_pe21_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "message_passing_pe21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "message_passing_all_pes": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc78": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "global_mean_pooling_Pipeline_global_mean_pooling_main_VITIS_LOOP_53_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "global_mean_pooling_Pipeline_global_mean_pooling_tail": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "global_mean_pooling": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "linear_100_1_1_false_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "finalize": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "check_message_passing": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_CONV_layer": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "GIN_compute_graphs": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "load_weights_Pipeline_load_mlp_1_bias_load_mlp_1_bias_dim": {
        "Latency": {
          "LatencyBest": "1077",
          "LatencyAvg": "1077",
          "LatencyWorst": "1077",
          "PipelineII": "1077",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "load_mlp_1_bias_load_mlp_1_bias_dim",
            "TripCount": "1000",
            "Latency": "1075",
            "PipelineII": "1",
            "PipelineDepth": "77"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "11503",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2768",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "load_weights_Pipeline_load_mlp_2_bias_load_mlp_2_bias_dim": {
        "Latency": {
          "LatencyBest": "577",
          "LatencyAvg": "577",
          "LatencyWorst": "577",
          "PipelineII": "577",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "load_mlp_2_bias_load_mlp_2_bias_dim",
            "TripCount": "500",
            "Latency": "575",
            "PipelineII": "1",
            "PipelineDepth": "77"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "1502",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2517",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "load_weights_Pipeline_load_mlp_1_weights_load_mlp_1_weights_dim_out_load_mlp_1_weights_dim_in": {
        "Latency": {
          "LatencyBest": "100077",
          "LatencyAvg": "100077",
          "LatencyWorst": "100077",
          "PipelineII": "100077",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "load_mlp_1_weights_load_mlp_1_weights_dim_out_load_mlp_1_weights_dim_in",
            "TripCount": "100000",
            "Latency": "100075",
            "PipelineII": "1",
            "PipelineDepth": "77"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "6792",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2964",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "load_weights_Pipeline_load_mlp_2_weights_load_mlp_2_weights_dim_out_load_mlp_2_weights_dim_in": {
        "Latency": {
          "LatencyBest": "100077",
          "LatencyAvg": "100077",
          "LatencyWorst": "100077",
          "PipelineII": "100077",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "load_mlp_2_weights_load_mlp_2_weights_dim_out_load_mlp_2_weights_dim_in",
            "TripCount": "100000",
            "Latency": "100075",
            "PipelineII": "1",
            "PipelineDepth": "77"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "11774",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "3058",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "load_weights_Pipeline_load_edge_emb_weights_load_edge_emb_weights_feat_load_edge_emb_weights_dim": {
        "Latency": {
          "LatencyBest": "6577",
          "LatencyAvg": "6577",
          "LatencyWorst": "6577",
          "PipelineII": "6577",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "load_edge_emb_weights_load_edge_emb_weights_feat_load_edge_emb_weights_dim",
            "TripCount": "6500",
            "Latency": "6575",
            "PipelineII": "1",
            "PipelineDepth": "77"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "1694",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2808",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "load_weights_Pipeline_load_graph_pred_weights_dim": {
        "Latency": {
          "LatencyBest": "173",
          "LatencyAvg": "173",
          "LatencyWorst": "173",
          "PipelineII": "173",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "load_graph_pred_weights_dim",
            "TripCount": "100",
            "Latency": "171",
            "PipelineII": "1",
            "PipelineDepth": "73"
          }],
        "Area": {
          "FF": "1375",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2404",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "load_weights": {
        "Latency": {
          "LatencyBest": "208640",
          "LatencyAvg": "208640",
          "LatencyWorst": "208640",
          "PipelineII": "208640",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "DSP": "10",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "35802",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "2",
          "LUT": "19616",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "load_graph_Pipeline_VITIS_LOOP_109_1": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "21",
          "LatencyWorst": "21",
          "PipelineII": "21",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.059"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_109_1",
            "TripCount": "19",
            "Latency": "19",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "34",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "95",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "load_graph_Pipeline_VITIS_LOOP_122_3": {
        "Latency": {
          "LatencyBest": "194",
          "LatencyAvg": "194",
          "LatencyWorst": "194",
          "PipelineII": "194",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "3.255"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_122_3",
            "TripCount": "40",
            "Latency": "192",
            "PipelineII": "3",
            "PipelineDepth": "76"
          }],
        "Area": {
          "FF": "26279",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "1",
          "LUT": "5916",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "load_graph_Pipeline_VITIS_LOOP_145_5": {
        "Latency": {
          "LatencyBest": "23",
          "LatencyAvg": "23",
          "LatencyWorst": "23",
          "PipelineII": "23",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.288"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_145_5",
            "TripCount": "19",
            "Latency": "21",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "770",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "891",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "load_graph_Pipeline_VITIS_LOOP_171_7": {
        "Latency": {
          "LatencyBest": "234",
          "LatencyAvg": "234",
          "LatencyWorst": "234",
          "PipelineII": "234",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_171_7",
            "TripCount": "40",
            "Latency": "232",
            "PipelineII": "4",
            "PipelineDepth": "77"
          }],
        "Area": {
          "FF": "39819",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "2",
          "LUT": "5413",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "load_graph": {
        "Latency": {
          "LatencyBest": "454",
          "LatencyAvg": "467",
          "LatencyWorst": "479",
          "PipelineIIMin": "454",
          "PipelineIIMax": "479",
          "PipelineII": "454 ~ 479",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "3.259"
        },
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "~0",
          "FF": "67088",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "3",
          "LUT": "13018",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0"
        }
      },
      "entry_proc79": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.217"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "node_embedding_multi_pe": {
        "Latency": {
          "LatencyBest": "762",
          "LatencyAvg": "762",
          "LatencyWorst": "762",
          "PipelineII": "762",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.404"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_1_VITIS_LOOP_50_2",
            "TripCount": "550",
            "Latency": "758",
            "PipelineII": "1",
            "PipelineDepth": "210"
          }],
        "Area": {
          "DSP": "1601",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "26",
          "FF": "107894",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "6",
          "LUT": "85599",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "9",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "load_input_node_embeddings5": {
        "Latency": {
          "LatencyBest": "1129",
          "LatencyAvg": "1129",
          "LatencyWorst": "1129",
          "PipelineII": "1129",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_201_1",
            "TripCount": "19",
            "Latency": "1127",
            "PipelineII": "50",
            "PipelineDepth": "228"
          }],
        "Area": {
          "DSP": "9",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "68296",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "3",
          "LUT": "45933",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "5",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "check_node_embedding": {
        "Latency": {
          "LatencyBest": "764",
          "LatencyAvg": "948",
          "LatencyWorst": "1131",
          "PipelineIIMin": "764",
          "PipelineIIMax": "1131",
          "PipelineII": "764 ~ 1131",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "1",
          "DSP": "1610",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "27",
          "FF": "176202",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "10",
          "LUT": "134763",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.217"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "47",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "ne_to_mp_adapter": {
        "Latency": {
          "LatencyBest": "502",
          "LatencyAvg": "502",
          "LatencyWorst": "502",
          "PipelineII": "502",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.492"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_142_1",
            "TripCount": "10",
            "Latency": "500",
            "PipelineII": "50",
            "PipelineDepth": "50"
          }],
        "Area": {
          "FF": "6965",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "4322",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "message_passing_pe18_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "139",
          "LatencyWorst": "529",
          "PipelineIIMin": "2",
          "PipelineIIMax": "529",
          "PipelineII": "2 ~ 529",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.407"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_1_VITIS_LOOP_50_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "527",
            "Latency": "0 ~ 527",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "4",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "2753",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2627",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "message_passing_pe18": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "142",
          "LatencyWorst": "532",
          "PipelineIIMin": "5",
          "PipelineIIMax": "532",
          "PipelineII": "5 ~ 532",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.407"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "5",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "2967",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2883",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "message_passing_pe19_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "139",
          "LatencyWorst": "529",
          "PipelineIIMin": "2",
          "PipelineIIMax": "529",
          "PipelineII": "2 ~ 529",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.407"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_1_VITIS_LOOP_50_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "527",
            "Latency": "0 ~ 527",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "4",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "2753",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2627",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "message_passing_pe19": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "142",
          "LatencyWorst": "532",
          "PipelineIIMin": "5",
          "PipelineIIMax": "532",
          "PipelineII": "5 ~ 532",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.407"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "5",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "2967",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2883",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "message_passing_pe20_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "139",
          "LatencyWorst": "529",
          "PipelineIIMin": "2",
          "PipelineIIMax": "529",
          "PipelineII": "2 ~ 529",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.407"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_1_VITIS_LOOP_50_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "527",
            "Latency": "0 ~ 527",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "4",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "2753",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2627",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "message_passing_pe20": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "142",
          "LatencyWorst": "532",
          "PipelineIIMin": "5",
          "PipelineIIMax": "532",
          "PipelineII": "5 ~ 532",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.407"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "5",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "2967",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2883",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "message_passing_pe21_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_50_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "139",
          "LatencyWorst": "529",
          "PipelineIIMin": "2",
          "PipelineIIMax": "529",
          "PipelineII": "2 ~ 529",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.407"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_43_1_VITIS_LOOP_50_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "527",
            "Latency": "0 ~ 527",
            "PipelineII": "1",
            "PipelineDepth": "9"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "4",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "2753",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2627",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "message_passing_pe21": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "142",
          "LatencyWorst": "532",
          "PipelineIIMin": "5",
          "PipelineIIMax": "532",
          "PipelineII": "5 ~ 532",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.407"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "5",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "2967",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "2883",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "message_passing_all_pes": {
        "Latency": {
          "LatencyBest": "502",
          "LatencyAvg": "502",
          "LatencyWorst": "578",
          "PipelineIIMin": "503",
          "PipelineIIMax": "533",
          "PipelineII": "503 ~ 533",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.492"
        },
        "Area": {
          "BRAM_18K": "64",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "2",
          "DSP": "20",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "22893",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "1",
          "LUT": "19759",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "2",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc78": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "1.217"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "global_mean_pooling_Pipeline_global_mean_pooling_main_VITIS_LOOP_53_1": {
        "Latency": {
          "LatencyBest": "453",
          "LatencyAvg": "453",
          "LatencyWorst": "453",
          "PipelineII": "453",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.394"
        },
        "Loops": [{
            "Name": "global_mean_pooling_main_VITIS_LOOP_53_1",
            "TripCount": "450",
            "Latency": "451",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "127",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "429",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "global_mean_pooling_Pipeline_global_mean_pooling_tail": {
        "Latency": {
          "LatencyBest": "74",
          "LatencyAvg": "74",
          "LatencyWorst": "74",
          "PipelineII": "74",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.212"
        },
        "Loops": [{
            "Name": "global_mean_pooling_tail",
            "TripCount": "50",
            "Latency": "72",
            "PipelineII": "1",
            "PipelineDepth": "24"
          }],
        "Area": {
          "FF": "6628",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "71225",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "global_mean_pooling": {
        "Latency": {
          "LatencyBest": "534",
          "LatencyAvg": "534",
          "LatencyWorst": "534",
          "PipelineII": "534",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.394"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "1",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "~0",
          "FF": "7039",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "72215",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "8",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "linear_100_1_1_false_s": {
        "Latency": {
          "LatencyBest": "171",
          "LatencyAvg": "171",
          "LatencyWorst": "171",
          "PipelineII": "171",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "DSP": "100",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "1",
          "FF": "1389",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "3556",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "finalize": {
        "Latency": {
          "LatencyBest": "706",
          "LatencyAvg": "706",
          "LatencyWorst": "706",
          "PipelineII": "535",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.433"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "0",
          "DSP": "101",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "1",
          "FF": "12138",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "~0",
          "LUT": "79478",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "9",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "check_message_passing": {
        "Latency": {
          "LatencyBest": "504",
          "LatencyAvg": "606",
          "LatencyWorst": "708",
          "PipelineIIMin": "504",
          "PipelineIIMax": "708",
          "PipelineII": "504 ~ 708",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.492"
        },
        "Area": {
          "BRAM_18K": "64",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "2",
          "DSP": "121",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "2",
          "FF": "35142",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "2",
          "LUT": "99402",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "11",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "compute_CONV_layer": {
        "Latency": {
          "LatencyBest": "764",
          "LatencyAvg": "948",
          "LatencyWorst": "1131",
          "PipelineIIMin": "765",
          "PipelineIIMax": "1132",
          "PipelineII": "765 ~ 1132",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "2.492"
        },
        "Area": {
          "BRAM_18K": "100",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "3",
          "DSP": "1731",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "29",
          "FF": "211674",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "12",
          "LUT": "234534",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "26",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      },
      "GIN_compute_graphs": {
        "Latency": {
          "LatencyBest": "5130",
          "LatencyAvg": "110569",
          "LatencyWorst": "216001",
          "PipelineIIMin": "5131",
          "PipelineIIMax": "216002",
          "PipelineII": "5131 ~ 216002",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.90",
          "Estimate": "3.259"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_1",
            "TripCount": "1",
            "LatencyMin": "5129",
            "LatencyMax": "216000",
            "Latency": "5129 ~ 216000",
            "PipelineII": "",
            "PipelineDepthMin": "5129",
            "PipelineDepthMax": "216000",
            "PipelineDepth": "5129 ~ 216000",
            "Loops": [{
                "Name": "VITIS_LOOP_72_2",
                "TripCount": "6",
                "LatencyMin": "4596",
                "LatencyMax": "6798",
                "Latency": "4596 ~ 6798",
                "PipelineII": "",
                "PipelineDepthMin": "766",
                "PipelineDepthMax": "1133",
                "PipelineDepth": "766 ~ 1133"
              }]
          }],
        "Area": {
          "BRAM_18K": "1158",
          "AVAIL_BRAM": "2688",
          "UTIL_BRAM": "43",
          "DSP": "1752",
          "AVAIL_DSP": "5952",
          "UTIL_DSP": "29",
          "FF": "329762",
          "AVAIL_FF": "1743360",
          "UTIL_FF": "18",
          "LUT": "330609",
          "AVAIL_LUT": "871680",
          "UTIL_LUT": "37",
          "URAM": "0",
          "AVAIL_URAM": "640",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-05-03 00:34:29 EDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1.1"
  }
}
