
---------- Begin Simulation Statistics ----------
final_tick                                26948141250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    256                       # Simulator instruction rate (inst/s)
host_mem_usage                                9154412                       # Number of bytes of host memory used
host_op_rate                                      263                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34869.84                       # Real time elapsed on the host
host_tick_rate                                 664819                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8937251                       # Number of instructions simulated
sim_ops                                       9155849                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023182                       # Number of seconds simulated
sim_ticks                                 23182133750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.516550                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  461657                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               473414                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                607                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5545                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            485400                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4966                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5667                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              701                       # Number of indirect misses.
system.cpu.branchPred.lookups                  531840                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17611                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          918                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3289199                       # Number of instructions committed
system.cpu.committedOps                       3341886                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.096402                       # CPI: cycles per instruction
system.cpu.discardedOps                         13419                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1864452                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            113569                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           866670                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3185027                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.322955                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      553                       # number of quiesce instructions executed
system.cpu.numCycles                         10184682                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       553                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2328813     69.69%     69.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1903      0.06%     69.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::MemRead                 121330      3.63%     73.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite                889840     26.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3341886                       # Class of committed instruction
system.cpu.quiesceCycles                     26906732                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6999655                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1328                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        817620                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254870                       # Transaction distribution
system.membus.trans_dist::ReadResp             260833                       # Transaction distribution
system.membus.trans_dist::WriteReq             153930                       # Transaction distribution
system.membus.trans_dist::WriteResp            153930                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          407                       # Transaction distribution
system.membus.trans_dist::WriteClean               64                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5560                       # Transaction distribution
system.membus.trans_dist::ReadExReq               208                       # Transaction distribution
system.membus.trans_dist::ReadExResp              209                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5524                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           440                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       402735                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        402735                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16367                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       807421                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       819608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       805470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       805470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1641445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       353472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       353472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        70080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13577                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        90177                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25774440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25774440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26218089                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1220682                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001103                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033200                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1219335     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    1347      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1220682                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2060368295                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12273375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15776702                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2475500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10368665                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1562580300                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           28611750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2827005                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       706751                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3533756                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       706751                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2827005                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3533756                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3533756                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3533756                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7067512                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       335360                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       335360                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       551742                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       551742                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5390                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9670                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1572866                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1605634                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1774204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13577                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     25165828                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25690116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28245617                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2930092500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2376754851                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1559358000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2827005                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4240507                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5654009                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12721521                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5654009                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4240507                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9894516                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2827005                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9894516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9894516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     22616037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2120253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9894516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2120253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14135023                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4240507                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1458019                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5698526                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2120253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14135023                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3578273                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19833550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       254255                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       254255                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       148480                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       148480                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        26680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       770050                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       805470                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       853340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24641540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25774440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       505409                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       505409    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       505409                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1175806490                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1419731000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45121248                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11065272                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1903975211                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19789033                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     22616037                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1946380281                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42405070                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     42464253                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     84869323                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1946380281                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62253286                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     22616037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2031249604                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8847360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     27983876                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16318468                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27066372                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       276480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4931585                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       509953                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3196929                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22616037                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    800042490                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    381645628                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2827005                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1207131160                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    463628763                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    703924331                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1167553095                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22616037                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1263671253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1085569960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2827005                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2374684254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       353536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       355136                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       353536                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       353536                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5524                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5549                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     15250365                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        69019                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       15319384                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     15250365                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     15250365                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     15250365                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        69019                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      15319384                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15794180                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16311656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8847360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9532864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       246785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             624                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254879                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          471                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       138240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             148951                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     17021211                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    681308294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2120253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1458019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1722706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             703630484                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1300312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19789033                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    381645628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5654009                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       706751                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2120253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            411215987                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1300312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36810244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1062953922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7774263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       706751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3578273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1722706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1114846471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     13340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    384819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006469543500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          370                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          370                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              464779                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             158264                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254878                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     148951                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254878                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   148951                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    206                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15925                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9329                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8219887305                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1273360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14905027305                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32276.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58526.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       229                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   237485                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  138629                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254875                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               148951                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  223834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    485                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.514751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   861.271483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.652213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          696      2.53%      2.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          641      2.33%      4.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          470      1.71%      6.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          413      1.50%      8.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          514      1.87%      9.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          406      1.48%     11.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          444      1.61%     13.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          432      1.57%     14.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23508     85.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27524                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     688.429730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    978.935009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           230     62.16%     62.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.27%     62.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.27%     62.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.27%     62.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           41     11.08%     74.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.54%     74.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      1.08%     75.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           78     21.08%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.27%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      1.08%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            5      1.35%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           370                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     402.613514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    132.230114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    460.983654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            138     37.30%     37.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      4.86%     42.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            35      9.46%     51.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           20      5.41%     57.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      1.08%     58.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.08%     59.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      1.89%     61.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.27%     61.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.08%     62.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      1.35%     63.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      1.08%     64.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.27%     65.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.27%     65.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.27%     65.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      1.89%     67.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          120     32.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           370                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16299008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9533888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16311592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9532864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       703.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       411.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    703.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    411.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23181895625                       # Total gap between requests
system.mem_ctrls.avgGap                      57405.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15780996                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        32128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8846400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 17021211.431842420250                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 680739580.324438452721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2120253.490470867604                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1458019.368040269474                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1719945.214275195962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1385894.859656738816                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19789032.577728096396                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 381604217.083770394325                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5654009.307922312990                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 706751.163490289124                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2120253.490470867604                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       246785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          623                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          471                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       138240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    361221050                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14431968470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     46088700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     35959625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     29789460                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  44739047570                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8061318145                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 448630586100                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1087664000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1095344590                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    430124750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58525.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58479.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     60011.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     67848.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47816.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  94987362.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1124625.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3245302.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    531085.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4278689.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    560058.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17148104245                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1253910000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4780359005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1106                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           553                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     30410344.710669                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    175329005.389728                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          553    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       561875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             553                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10131220625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16816920625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1597546                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1597546                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1597546                       # number of overall hits
system.cpu.icache.overall_hits::total         1597546                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5524                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5524                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5524                       # number of overall misses
system.cpu.icache.overall_misses::total          5524                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    241399375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    241399375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    241399375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    241399375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1603070                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1603070                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1603070                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1603070                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003446                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003446                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003446                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003446                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43700.104091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43700.104091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43700.104091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43700.104091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5524                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5524                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5524                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5524                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    232899750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    232899750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    232899750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    232899750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003446                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003446                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003446                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003446                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42161.431933                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42161.431933                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42161.431933                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42161.431933                       # average overall mshr miss latency
system.cpu.icache.replacements                   5320                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1597546                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1597546                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5524                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5524                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    241399375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    241399375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1603070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1603070                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003446                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003446                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43700.104091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43700.104091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5524                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    232899750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    232899750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003446                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003446                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42161.431933                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42161.431933                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           453.186194                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1524378                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5320                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            286.537218                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   453.186194                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.885129                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.885129                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          429                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3211663                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3211663                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       201048                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           201048                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       201048                       # number of overall hits
system.cpu.dcache.overall_hits::total          201048                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          827                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            827                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          827                       # number of overall misses
system.cpu.dcache.overall_misses::total           827                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     66148500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     66148500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     66148500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     66148500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       201875                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       201875                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       201875                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       201875                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004097                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004097                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004097                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004097                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79986.094317                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79986.094317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79986.094317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79986.094317                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          407                       # number of writebacks
system.cpu.dcache.writebacks::total               407                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          179                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          648                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          648                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6065                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6065                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     51403625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     51403625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     51403625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     51403625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13373500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13373500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003210                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003210                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003210                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003210                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79326.581790                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79326.581790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79326.581790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79326.581790                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2205.028854                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2205.028854                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    647                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       122795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          122795                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          472                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           472                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37136125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37136125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       123267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       123267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003829                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78678.230932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78678.230932                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          440                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          440                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          615                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          615                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     34807875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34807875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13373500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13373500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003569                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79108.806818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79108.806818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.528455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.528455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        78253                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          78253                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          355                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          355                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     29012375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     29012375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        78608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        78608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004516                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004516                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        81725                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        81725                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          147                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          147                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          208                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          208                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5450                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5450                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16595750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16595750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002646                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002646                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79787.259615                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79787.259615                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       402735                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       402735                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4210562875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4210562875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.921661                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.921661                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        68702                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        68702                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       334033                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       334033                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   4059636680                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   4059636680                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12153.400053                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12153.400053                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           475.412680                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               14897                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               711                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.952180                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   475.412680                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.928540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.928540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4030029                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4030029                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26948141250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26948416250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    256                       # Simulator instruction rate (inst/s)
host_mem_usage                                9154412                       # Number of bytes of host memory used
host_op_rate                                      263                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34870.00                       # Real time elapsed on the host
host_tick_rate                                 664824                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8937260                       # Number of instructions simulated
sim_ops                                       9155864                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023182                       # Number of seconds simulated
sim_ticks                                 23182408750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.516149                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  461659                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               473418                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                608                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5547                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            485400                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4966                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5667                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              701                       # Number of indirect misses.
system.cpu.branchPred.lookups                  531847                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17614                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          918                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3289208                       # Number of instructions committed
system.cpu.committedOps                       3341901                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.096527                       # CPI: cycles per instruction
system.cpu.discardedOps                         13426                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1864471                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            113569                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           866673                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3185405                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.322942                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      553                       # number of quiesce instructions executed
system.cpu.numCycles                         10185122                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       553                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2328821     69.69%     69.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1903      0.06%     69.74% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.74% # Class of committed instruction
system.cpu.op_class_0::MemRead                 121336      3.63%     73.37% # Class of committed instruction
system.cpu.op_class_0::MemWrite                889840     26.63%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3341901                       # Class of committed instruction
system.cpu.quiesceCycles                     26906732                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6999717                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1329                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6054                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        817629                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254870                       # Transaction distribution
system.membus.trans_dist::ReadResp             260838                       # Transaction distribution
system.membus.trans_dist::WriteReq             153930                       # Transaction distribution
system.membus.trans_dist::WriteResp            153930                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          407                       # Transaction distribution
system.membus.trans_dist::WriteClean               64                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5565                       # Transaction distribution
system.membus.trans_dist::ReadExReq               208                       # Transaction distribution
system.membus.trans_dist::ReadExResp              209                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5526                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           442                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       402735                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        402735                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        16375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        16375                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2460                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       807427                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       819614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       805470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       805470                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1641459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       353664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       353664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        70208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13577                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        90305                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25774440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25774440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26218409                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1220686                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001103                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.033200                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1219339     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                    1347      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1220686                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2060373920                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12273375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15783952                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2475500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10380165                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1562580300                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy           28626750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2826971                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       706743                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3533714                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       706743                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2826971                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3533714                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3533714                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3533714                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7067428                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       335360                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       335360                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       551742                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       551742                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5390                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9670                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1572866                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1605634                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1774204                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8470                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13577                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     25165828                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25690116                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28245617                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2930092500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.6                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2376754851                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1559358000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2826971                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4240457                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5653942                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12721370                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5653942                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4240457                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9894399                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2826971                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9894399                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9894399                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     22615769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2120228                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9894399                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2120228                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14134856                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4240457                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1458002                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5698459                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2120228                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14134856                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3578230                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19833314                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       254255                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       254255                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       148480                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       148480                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        26680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       770050                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       805470                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       853340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24641540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25774440                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       505409                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       505409    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       505409                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1175806490                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1419731000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45121248                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11065272                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1903952625                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19788798                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     22615769                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1946357192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42404567                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     42463750                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     84868316                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1946357192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62252547                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     22615769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2031225508                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8847360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     27983876                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16318468                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27066372                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       276480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4931585                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       509953                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3196929                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22615769                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    800032999                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    381641101                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2826971                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1207116840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    463623263                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    703915981                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1167539245                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22615769                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1263656263                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1085557082                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2826971                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2374656085                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       353664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       355264                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       353664                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       353664                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5526                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5551                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     15255705                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        69018                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       15324723                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     15255705                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     15255705                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     15255705                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        69018                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      15324723                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15794180                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16311784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8847360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9532864                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       246785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          471                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       138240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             148951                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     17021010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    681300212                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2120228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1458002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1728207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             703627659                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1300296                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19788798                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    381641101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5653942                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       706743                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2120228                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            411211109                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1300296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36809807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1062941313                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7774171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       706743                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3578230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1728207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1114838768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       471.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     13340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    384819.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006469543500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          370                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          370                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              464783                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             158264                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254880                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     148951                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254880                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   148951                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    206                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15938                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15941                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15882                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9317                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9315                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9329                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8219887305                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1273370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14905079805                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32276.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58526.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       229                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   237487                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  138629                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254877                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               148951                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     829                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     422                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     861                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  223834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9236                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    485                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27524                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    938.514751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   861.271483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.652213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          696      2.53%      2.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          641      2.33%      4.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          470      1.71%      6.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          413      1.50%      8.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          514      1.87%      9.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          406      1.48%     11.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          444      1.61%     13.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          432      1.57%     14.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23508     85.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27524                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     688.429730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    978.935009                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           230     62.16%     62.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.27%     62.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.27%     62.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.27%     62.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           41     11.08%     74.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.54%     74.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      1.08%     75.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           78     21.08%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.27%     97.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      1.08%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            5      1.35%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.27%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.27%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           370                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     402.613514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    132.230114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    460.983654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            138     37.30%     37.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      4.86%     42.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            35      9.46%     51.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           20      5.41%     57.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      1.08%     58.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.08%     59.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      1.89%     61.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            1      0.27%     61.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.08%     62.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            5      1.35%     63.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            4      1.08%     64.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.27%     65.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.27%     65.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            1      0.27%     65.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      1.89%     67.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          120     32.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           370                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16299136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9533888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16311720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9532864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       703.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       411.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    703.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    411.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23182297500                       # Total gap between requests
system.mem_ctrls.avgGap                      57405.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15780996                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        40000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        32128                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8846400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 17021009.518693778664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 680731505.090039372444                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2120228.339084910695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1458002.072368773865                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1725446.239489673404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1385878.419558105525                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19788797.831459164619                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 381599690.325536131859                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5653942.237559761852                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 706742.779694970232                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2120228.339084910695                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       246785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          625                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          471                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       138240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    361221050                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14431968470                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     46088700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     35959625                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     29841960                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  44739047570                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   8061318145                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 448630586100                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1087664000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma   1095344590                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    430124750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58525.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58479.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     60011.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     67848.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47747.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  94987362.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1124625.86                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3245302.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    531085.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   4278689.80                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    560058.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17148104245                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1253910000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4780634005                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1106                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           553                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     30410344.710669                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    175329005.389728                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          553    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       561875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             553                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10131495625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16816920625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1597558                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1597558                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1597558                       # number of overall hits
system.cpu.icache.overall_hits::total         1597558                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5526                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5526                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5526                       # number of overall misses
system.cpu.icache.overall_misses::total          5526                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    241528125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    241528125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    241528125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    241528125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1603084                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1603084                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1603084                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1603084                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003447                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003447                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003447                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003447                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43707.586862                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43707.586862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43707.586862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43707.586862                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5526                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5526                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5526                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5526                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    233024125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    233024125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    233024125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    233024125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003447                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003447                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003447                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003447                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42168.679877                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42168.679877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42168.679877                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42168.679877                       # average overall mshr miss latency
system.cpu.icache.replacements                   5323                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1597558                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1597558                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5526                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5526                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    241528125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    241528125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1603084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1603084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003447                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003447                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43707.586862                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43707.586862                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5526                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    233024125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    233024125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42168.679877                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42168.679877                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           453.186203                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3218342                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5777                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            557.095724                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   453.186203                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.885129                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.885129                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3211694                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3211694                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       201052                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           201052                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       201052                       # number of overall hits
system.cpu.dcache.overall_hits::total          201052                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          829                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            829                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          829                       # number of overall misses
system.cpu.dcache.overall_misses::total           829                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     66269125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     66269125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     66269125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     66269125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       201881                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       201881                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       201881                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       201881                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004106                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004106                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004106                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004106                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79938.630881                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79938.630881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79938.630881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79938.630881                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          407                       # number of writebacks
system.cpu.dcache.writebacks::total               407                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          179                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6065                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6065                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     51521000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     51521000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     51521000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     51521000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13373500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13373500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003220                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003220                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003220                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003220                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79263.076923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79263.076923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79263.076923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79263.076923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2205.028854                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2205.028854                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    649                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       122799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          122799                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37256750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37256750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       123273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       123273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003845                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78600.738397                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78600.738397                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          615                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          615                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     34925250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34925250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13373500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13373500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003586                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 79016.402715                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79016.402715                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21745.528455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21745.528455                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        78253                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          78253                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          355                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          355                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     29012375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     29012375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        78608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        78608                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004516                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004516                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        81725                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        81725                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          147                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          147                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          208                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          208                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5450                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5450                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16595750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16595750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002646                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002646                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 79787.259615                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79787.259615                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       402735                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       402735                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4210562875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4210562875                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10454.921661                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10454.921661                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        68702                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        68702                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       334033                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       334033                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   4059636680                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   4059636680                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12153.400053                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12153.400053                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           475.412379                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              205909                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1163                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            177.049871                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   475.412379                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.928540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.928540                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4030055                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4030055                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26948416250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
