// Seed: 3101504700
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    output tri0 id_4,
    input wire id_5,
    input wire id_6,
    output wand id_7,
    input uwire id_8,
    input tri0 id_9,
    input supply1 id_10
);
  wire id_12;
endmodule
module module_1 (
    output wand id_0
    , id_16,
    input tri1 id_1
    , id_17,
    input supply1 id_2,
    input tri1 id_3,
    input wor id_4,
    input supply1 id_5,
    output supply0 id_6,
    output tri0 id_7,
    input supply0 id_8,
    input wire id_9,
    input tri0 id_10,
    inout tri1 id_11,
    input tri0 id_12,
    output wor id_13,
    input supply0 id_14
);
  wire id_18;
  nor (id_11, id_12, id_3, id_17, id_18, id_14, id_4, id_8, id_9, id_1, id_16);
  module_0(
      id_7, id_11, id_4, id_2, id_13, id_3, id_4, id_7, id_11, id_10, id_5
  );
endmodule
