#include "hi_asm_define.h"
	.arch armv7-a
	.fpu softvfp
	.eabi_attribute 20, 1
	.eabi_attribute 21, 1
	.eabi_attribute 23, 3
	.eabi_attribute 24, 1
	.eabi_attribute 25, 1
	.eabi_attribute 26, 2
	.eabi_attribute 30, 2
	.eabi_attribute 34, 0
	.eabi_attribute 18, 4
	.file	"vdm_hal_real8.c"
	.text
	.align	2
	.global	RV8HAL_V5R2C1_InitHal
	.type	RV8HAL_V5R2C1_InitHal, %function
RV8HAL_V5R2C1_InitHal:
	UNWIND(.fnstart)
	@ args = 0, pretend = 0, frame = 0
	@ frame_needed = 1, uses_anonymous_args = 0
	UNWIND(.movsp ip)
	mov	ip, sp
	stmfd	sp!, {fp, ip, lr, pc}
	UNWIND(.pad #4)
	UNWIND(.save {fp, ip, lr})
	UNWIND(.setfp fp, ip, #-4)
	sub	fp, ip, #4
	mov	r0, #0
	ldmfd	sp, {fp, sp, pc}
	UNWIND(.fnend)
	.size	RV8HAL_V5R2C1_InitHal, .-RV8HAL_V5R2C1_InitHal
	.align	2
	.global	RV8HAL_V5R2C1_WriteReg
	.type	RV8HAL_V5R2C1_WriteReg, %function
RV8HAL_V5R2C1_WriteReg:
	UNWIND(.fnstart)
	@ args = 0, pretend = 0, frame = 8
	@ frame_needed = 1, uses_anonymous_args = 0
	UNWIND(.movsp ip)
	mov	ip, sp
	stmfd	sp!, {r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
	UNWIND(.pad #4)
	UNWIND(.save {r4, r5, r6, r7, r8, r9, fp, ip, lr})
	UNWIND(.setfp fp, ip, #-4)
	sub	fp, ip, #4
	UNWIND(.pad #16)
	sub	sp, sp, #16
	mov	r8, r0
	mov	r6, r1
	mov	r0, #2
	ldr	r1, .L9
	mov	r4, r2
	mov	r5, r3
	bl	dprint_vfmw
	cmp	r4, #0
	ble	.L3
	mov	r0, #0
	mov	r3, r4
	str	r0, [sp]
	ldr	r2, .L9+4
	ldr	r1, .L9+8
	bl	dprint_vfmw
	sub	sp, fp, #36
	ldmfd	sp, {r4, r5, r6, r7, r8, r9, fp, sp, pc}
.L3:
	ldr	r0, [r6, #4]
	mov	r7, #0
	ldr	ip, [r6, #8]
	mov	r1, r7
	mov	lr, #1
	bfi	lr, r7, #1, #1
	mov	r3, r5
	mov	r2, r4
	mul	ip, r0, ip
	mov	r0, #8
	sub	ip, ip, #1
	bfi	r1, ip, #0, #20
	str	r1, [fp, #-40]
	strb	lr, [fp, #-37]
	mov	r1, r1, lsr #16
	bfi	r1, r7, #7, #1
	strb	r1, [fp, #-38]
	ldr	r9, [fp, #-40]
	mov	r1, r9
	bl	MFDE_ConfigReg
	mov	r2, r9
	ldr	r1, .L9+12
	mov	r0, #3
	bl	dprint_vfmw
	ldr	r1, [r6, #80]
	ldr	r3, [r6, #64]
	mov	r2, #0
	str	r7, [fp, #-40]
	bfi	r2, r1, #4, #1
	mov	r1, #8
	strb	r2, [fp, #-39]
	strb	r1, [fp, #-40]
	mov	r3, r3, lsr #6
	ldrh	r2, [fp, #-40]
	mov	r9, #0
	ldr	r1, [r6, #4]
	bfi	r2, r3, #4, #7
	ldrh	r3, [fp, #-38]
	strh	r2, [fp, #-40]	@ movhi
	mov	r1, r1, asl #4
	bfi	r3, r7, #0, #12
	cmp	r1, #1920
	strh	r3, [fp, #-38]	@ movhi
	ldr	r0, [r6, #40]
	mov	r3, r3, lsr #8
	ldrb	r2, [fp, #-39]	@ zero_extendqisi2
	movls	r1, #1
	bfi	r3, r7, #4, #1
	strb	r3, [fp, #-37]
	strhib	r7, [r6]
	bfi	r2, r0, #6, #1
	strls	r7, [r6, #76]
	movhi	r1, r7
	strlsb	r1, [r6]
	mvn	r2, r2, asl #25
	ldrhi	r3, [r6, #76]
	mvn	r2, r2, lsr #25
	ldrb	ip, [fp, #-37]	@ zero_extendqisi2
	mov	r0, #12
	andhi	r7, r3, #1
	strb	r2, [fp, #-39]
	bfi	ip, r1, #5, #1
	mov	r3, r5
	bfi	ip, r7, #6, #1
	mov	r2, r4
	bfc	ip, #7, #1
	strb	ip, [fp, #-37]
	ldr	r7, [fp, #-40]
	mov	r1, r7
	bl	MFDE_ConfigReg
	mov	r2, r7
	ldr	r1, .L9+16
	mov	r0, #3
	bl	dprint_vfmw
	ldr	r7, [r8, #56]
	mov	r3, r5
	mov	r2, r4
	bic	r7, r7, #15
	mov	r0, #16
	mov	r1, r7
	bl	MFDE_ConfigReg
	mov	r2, r7
	ldr	r1, .L9+20
	mov	r0, #3
	bl	dprint_vfmw
	ldr	r7, [r8, #40]
	mov	r3, r5
	mov	r2, r4
	bic	r7, r7, #15
	mov	r0, #20
	mov	r1, r7
	bl	MFDE_ConfigReg
	mov	r2, r7
	ldr	r1, .L9+24
	mov	r0, #3
	bl	dprint_vfmw
	ldr	r7, [r6, #44]
	mov	r3, r5
	mov	r2, r4
	mov	r0, #24
	mov	r1, r7
	bl	MFDE_ConfigReg
	mov	r2, r7
	ldr	r1, .L9+28
	mov	r0, #3
	bl	dprint_vfmw
	ldr	r1, [r6, #4]
	mov	r3, r5
	mov	r2, r4
	cmp	r1, #256
	mov	r0, #4
	movhi	r1, #0
	movls	r1, #1
	bl	SCD_ConfigReg
	movw	r1, #3075
	mov	r3, r5
	mov	r2, r4
	mov	r0, #60
	movt	r1, 48
	bl	MFDE_ConfigReg
	movw	r1, #3075
	mov	r3, r5
	mov	r2, r4
	mov	r0, #64
	movt	r1, 48
	bl	MFDE_ConfigReg
	movw	r1, #3075
	mov	r3, r5
	mov	r2, r4
	mov	r0, #68
	movt	r1, 48
	bl	MFDE_ConfigReg
	movw	r1, #3075
	mov	r3, r5
	mov	r2, r4
	mov	r0, #72
	movt	r1, 48
	bl	MFDE_ConfigReg
	movw	r1, #3075
	mov	r3, r5
	mov	r2, r4
	mov	r0, #76
	movt	r1, 48
	bl	MFDE_ConfigReg
	movw	r1, #3075
	mov	r3, r5
	mov	r2, r4
	mov	r0, #80
	movt	r1, 48
	bl	MFDE_ConfigReg
	movw	r1, #3075
	mov	r3, r5
	mov	r2, r4
	mov	r0, #84
	movt	r1, 48
	bl	MFDE_ConfigReg
	movw	r2, #3075
	movt	r2, 48
	ldr	r1, .L9+32
	mov	r0, #3
	bl	dprint_vfmw
	ldr	r7, [r6, #56]
	mov	r3, r5
	mov	r2, r4
	bic	r7, r7, #15
	mov	r0, #96
	mov	r1, r7
	bl	MFDE_ConfigReg
	mov	r2, r7
	ldr	r1, .L9+36
	mov	r0, #3
	bl	dprint_vfmw
	ldr	r7, [r6, #64]
	mov	r3, r5
	mov	r2, r4
	mov	r0, #100
	mov	r1, r7
	bl	MFDE_ConfigReg
	mov	r2, r7
	ldr	r1, .L9+40
	mov	r0, #3
	bl	dprint_vfmw
	ldr	r7, [r6, #84]
	mov	r3, r5
	mov	r2, r4
	mov	r0, #104
	mov	r1, r7
	bl	MFDE_ConfigReg
	mov	r2, r7
	ldr	r1, .L9+44
	mov	r0, #3
	bl	dprint_vfmw
	ldr	r6, [r6, #92]
	mov	r3, r5
	mov	r2, r4
	mov	r0, #108
	mov	r1, r6
	bl	MFDE_ConfigReg
	mov	r2, r6
	ldr	r1, .L9+48
	mov	r0, #3
	bl	dprint_vfmw
	ldr	r6, [r8, #1204]
	mov	r3, r5
	mov	r2, r4
	mov	r0, #144
	mov	r1, r6
	bl	MFDE_ConfigReg
	mov	r2, r6
	ldr	r1, .L9+52
	mov	r0, #3
	bl	dprint_vfmw
	mov	r3, r5
	mov	r1, r9
	mov	r2, r4
	mov	r0, #148
	str	r9, [fp, #-40]
	bl	MFDE_ConfigReg
	mov	r2, r9
	ldr	r1, .L9+56
	mov	r0, #3
	bl	dprint_vfmw
	ldrb	r1, [fp, #-40]	@ zero_extendqisi2
	mov	r3, r5
	mov	r2, r4
	bfi	r1, r9, #0, #1
	strb	r1, [fp, #-40]
	ldr	r6, [fp, #-40]
	mov	r0, #152
	mov	r1, r6
	bl	MFDE_ConfigReg
	mov	r2, r6
	ldr	r1, .L9+60
	mov	r0, #3
	bl	dprint_vfmw
	mov	r3, r5
	mov	r2, r4
	mvn	r1, #0
	mov	r0, #32
	sub	sp, fp, #36
	ldmfd	sp, {r4, r5, r6, r7, r8, r9, fp, sp, lr}
	b	MFDE_ConfigReg
.L10:
	.align	2
.L9:
	.word	.LC0
	.word	.LANCHOR0
	.word	.LC1
	.word	.LC2
	.word	.LC3
	.word	.LC4
	.word	.LC5
	.word	.LC6
	.word	.LC7
	.word	.LC8
	.word	.LC9
	.word	.LC10
	.word	.LC11
	.word	.LC12
	.word	.LC13
	.word	.LC14
	UNWIND(.fnend)
	.size	RV8HAL_V5R2C1_WriteReg, .-RV8HAL_V5R2C1_WriteReg
	.align	2
	.global	RV8HAL_V5R2C1_WritePicMsg
	.type	RV8HAL_V5R2C1_WritePicMsg, %function
RV8HAL_V5R2C1_WritePicMsg:
	UNWIND(.fnstart)
	@ args = 0, pretend = 0, frame = 8
	@ frame_needed = 1, uses_anonymous_args = 0
	UNWIND(.movsp ip)
	mov	ip, sp
	stmfd	sp!, {r4, r5, r6, r7, fp, ip, lr, pc}
	UNWIND(.pad #4)
	UNWIND(.save {r4, r5, r6, r7, fp, ip, lr})
	UNWIND(.setfp fp, ip, #-4)
	sub	fp, ip, #4
	UNWIND(.pad #8)
	sub	sp, sp, #8
	mov	r6, r0
	mov	r5, r1
	mov	r0, #2
	ldr	r1, .L14
	bl	dprint_vfmw
	ldr	r0, [r6, #56]
	bic	r0, r0, #15
	bl	MEM_Phy2Vir
	subs	r4, r0, #0
	beq	.L13
	ldrb	r2, [r5, #12]	@ zero_extendqisi2
	mov	r7, #0
	mov	r3, #0
	str	r7, [fp, #-32]
	bfi	r3, r2, #0, #2
	strb	r3, [fp, #-32]
	ldr	r2, [fp, #-32]
	mov	r0, #4
	ldr	r1, .L14+4
	str	r2, [r4]
	bl	dprint_vfmw
	ldmib	r5, {r2, r3}
	mov	r0, #0	@ movhi
	sub	r3, r3, #1
	sub	r2, r2, #1
	mov	r1, r0	@ movhi
	bfi	r0, r2, #0, #9
	bfi	r1, r3, #0, #9
	strh	r0, [fp, #-32]	@ movhi
	strh	r1, [fp, #-30]	@ movhi
	mov	r0, #4
	ldr	r2, [fp, #-32]
	ldr	r1, .L14+8
	str	r2, [r4, #4]
	bl	dprint_vfmw
	ldr	r2, [r5, #16]
	ldr	r3, [r5, #20]
	mov	r0, #4
	ldr	r1, .L14+12
	strh	r2, [fp, #-32]	@ movhi
	strh	r3, [fp, #-30]	@ movhi
	ldr	r2, [fp, #-32]
	str	r2, [r4, #8]
	bl	dprint_vfmw
	str	r7, [fp, #-32]
	mov	r3, #0
	bfi	r3, r7, #1, #3
	strb	r3, [fp, #-32]
	mov	r0, #4
	ldr	r2, [fp, #-32]
	ldr	r1, .L14+16
	str	r2, [r4, #12]
	bl	dprint_vfmw
	ldr	r2, [r5, #24]
	str	r7, [fp, #-32]
	mov	r3, #0
	bfi	r3, r2, #0, #5
	strb	r3, [fp, #-32]
	ldr	r2, [fp, #-32]
	mov	r0, #4
	ldr	r1, .L14+20
	str	r2, [r4, #16]
	bl	dprint_vfmw
	ldr	r2, [r5, #28]
	str	r7, [fp, #-32]
	mov	r3, #0
	bfi	r3, r2, #0, #5
	strb	r3, [fp, #-32]
	ldr	r2, [fp, #-32]
	mov	r0, #4
	ldr	r1, .L14+24
	str	r2, [r4, #20]
	bl	dprint_vfmw
	ldr	r2, [r5, #32]
	str	r7, [fp, #-32]
	mov	r3, #0
	bfi	r3, r2, #0, #5
	strb	r3, [fp, #-32]
	ldr	r2, [fp, #-32]
	mov	r0, #4
	ldr	r1, .L14+28
	str	r2, [r4, #24]
	bl	dprint_vfmw
	ldr	r2, [r5, #60]
	ldr	r1, .L14+32
	mov	r0, #4
	bic	r2, r2, #15
	str	r2, [r4, #64]
	bl	dprint_vfmw
	ldr	r2, [r5, #52]
	ldr	r1, .L14+36
	mov	r0, #4
	bic	r2, r2, #15
	str	r2, [r4, #68]
	bl	dprint_vfmw
	ldr	r2, [r5, #48]
	ldr	r1, .L14+40
	mov	r0, #4
	bic	r2, r2, #15
	str	r2, [r4, #72]
	bl	dprint_vfmw
	ldr	r2, [r5, #68]
	ldr	r1, .L14+44
	mov	r0, #4
	str	r2, [r4, #76]
	bl	dprint_vfmw
	ldr	r2, [r5, #72]
	ldr	r1, .L14+48
	mov	r0, #4
	str	r2, [r4, #80]
	bl	dprint_vfmw
	ldr	r2, [r6, #1144]
	ldr	r1, .L14+52
	mov	r0, #4
	bic	r2, r2, #15
	str	r2, [r4, #84]
	bl	dprint_vfmw
	ldr	r2, [r6, #1148]
	ldr	r1, .L14+56
	mov	r0, #4
	bic	r2, r2, #15
	str	r2, [r4, #88]
	bl	dprint_vfmw
	ldr	r2, [r6, #1152]
	ldr	r1, .L14+60
	mov	r0, #4
	bic	r2, r2, #15
	str	r2, [r4, #92]
	bl	dprint_vfmw
	ldr	r2, [r6, #1160]
	ldr	r1, .L14+64
	mov	r0, #4
	str	r2, [r4, #96]
	bl	dprint_vfmw
	ldr	r2, [r6, #56]
	ldr	r1, .L14+68
	mov	r0, #4
	bic	r2, r2, #15
	add	r2, r2, #256
	str	r2, [r4, #252]
	sub	sp, fp, #28
	ldmfd	sp, {r4, r5, r6, r7, fp, sp, lr}
	b	dprint_vfmw
.L13:
	ldr	r3, .L14+72
	ldr	r2, .L14+76
	ldr	r1, .L14+80
	sub	sp, fp, #28
	ldmfd	sp, {r4, r5, r6, r7, fp, sp, lr}
	b	dprint_vfmw
.L15:
	.align	2
.L14:
	.word	.LC15
	.word	.LC18
	.word	.LC19
	.word	.LC20
	.word	.LC21
	.word	.LC22
	.word	.LC23
	.word	.LC24
	.word	.LC25
	.word	.LC26
	.word	.LC27
	.word	.LC28
	.word	.LC29
	.word	.LC30
	.word	.LC31
	.word	.LC32
	.word	.LC33
	.word	.LC34
	.word	.LC16
	.word	.LANCHOR0+24
	.word	.LC17
	UNWIND(.fnend)
	.size	RV8HAL_V5R2C1_WritePicMsg, .-RV8HAL_V5R2C1_WritePicMsg
	.align	2
	.global	RV8HAL_V5R2C1_WriteSliceMsg
	.type	RV8HAL_V5R2C1_WriteSliceMsg, %function
RV8HAL_V5R2C1_WriteSliceMsg:
	UNWIND(.fnstart)
	@ args = 0, pretend = 0, frame = 24
	@ frame_needed = 1, uses_anonymous_args = 0
	UNWIND(.movsp ip)
	mov	ip, sp
	stmfd	sp!, {r4, r5, r6, r7, r8, r9, r10, fp, ip, lr, pc}
	UNWIND(.pad #4)
	UNWIND(.save {r4, r5, r6, r7, r8, r9, r10, fp, ip, lr})
	UNWIND(.setfp fp, ip, #-4)
	sub	fp, ip, #4
	UNWIND(.pad #28)
	sub	sp, sp, #28
	mov	r4, r0
	mov	r10, r1
	mov	r0, #2
	ldr	r1, .L37
	add	r9, r10, #96
	bl	dprint_vfmw
	ldr	r4, [r4, #56]
	bic	r4, r4, #15
	add	r5, r4, #256
	mov	r0, r5
	bl	MEM_Phy2Vir
	subs	r7, r0, #0
	beq	.L34
	ldr	r3, [r10, #132]
	cmp	r3, #0
	bne	.L35
.L18:
	ldr	r2, [r10, #36]
	cmp	r2, #0
	beq	.L16
	mov	r3, r3, asl #6
	mov	r4, #0
	str	r3, [fp, #-60]
	add	r3, r3, r5
	str	r3, [fp, #-64]
.L28:
	cmp	r4, #0
	beq	.L31
	mov	r5, #44
	mla	r5, r5, r4, r9
	ldr	r2, [r5, #36]
	ldr	r3, [r5, #-8]
	cmp	r2, r3
	ble	.L22
.L21:
	ldr	r2, [r5, #16]
	mov	r8, #0
	ldr	ip, [r5, #8]
	mov	r3, r8
	bfi	r3, r2, #0, #24
	str	r3, [fp, #-48]
	ldrb	r2, [fp, #-45]	@ zero_extendqisi2
	mov	r0, #4
	ldr	r3, [fp, #-60]
	bfi	r2, ip, #0, #7
	strb	r2, [fp, #-45]
	ldr	r2, [fp, #-48]
	add	r3, r3, r4, lsl #6
	ldr	r1, .L37+4
	add	r4, r4, #1
	mov	r6, r3, asl #2
	str	r2, [r7, r3, asl #2]
	bl	dprint_vfmw
	ldr	r2, [r5]
	add	r3, r6, #4
	ldr	r1, .L37+8
	mov	r0, #4
	str	r2, [r7, r3]
	bl	dprint_vfmw
	ldr	r1, [r5, #20]
	ldr	r2, [r5, #12]
	mov	r3, r8
	bfi	r3, r1, #0, #24
	str	r3, [fp, #-48]
	ldrb	r3, [fp, #-45]	@ zero_extendqisi2
	add	ip, r6, #8
	ldr	r1, .L37+12
	mov	r0, #4
	bfi	r3, r2, #0, #7
	strb	r3, [fp, #-45]
	ldr	r2, [fp, #-48]
	str	r2, [r7, ip]
	bl	dprint_vfmw
	ldr	r2, [r5, #4]
	add	r3, r6, #12
	ldr	r1, .L37+16
	mov	r0, #4
	str	r2, [r7, r3]
	bl	dprint_vfmw
	ldr	r3, [r5, #24]
	ldr	r1, [r5, #28]
	add	ip, r6, #16
	ldr	r2, [r5, #32]
	and	r3, r3, #1
	bfi	r3, r1, #1, #2
	str	r8, [fp, #-48]
	bfi	r3, r2, #3, #5
	strb	r3, [fp, #-46]
	ldr	r2, [fp, #-48]
	mov	r0, #4
	ldr	r1, .L37+20
	str	r2, [r7, ip]
	bl	dprint_vfmw
	ldr	r2, [r10, #36]
	ldr	r1, [r5, #36]
	cmp	r4, r2
	str	r8, [fp, #-48]
	strh	r1, [fp, #-48]	@ movhi
	bcs	.L23
	mov	r3, #44
	mul	r3, r3, r4
	add	r0, r9, r3
	ldr	r0, [r0, #36]
	cmp	r1, r0
	blt	.L23
	sub	r3, r3, #44
	add	r3, r9, r3
	b	.L24
.L25:
	ldr	r0, [r3, #80]
	cmp	r1, r0
	blt	.L23
.L24:
	add	r4, r4, #1
	add	r3, r3, #44
	cmp	r4, r2
	bcc	.L25
.L23:
	cmp	r2, r4
	beq	.L36
	mov	r2, #44
	ldr	r3, [fp, #-64]
	mla	r2, r2, r4, r9
	add	r8, r3, r4, lsl #8
	mov	r3, r8
	ldr	r2, [r2, #36]
	sub	r2, r2, #1
	str	r2, [r10, #136]
.L27:
	ldr	r2, [r5, #40]
	add	ip, r6, #20
	ldr	r1, .L37+24
	mov	r0, #4
	str	r3, [fp, #-56]
	add	r6, r6, #252
	strh	r2, [fp, #-46]	@ movhi
	sub	r4, r4, #1
	ldr	r2, [fp, #-48]
	str	r2, [r7, ip]
	bl	dprint_vfmw
	ldr	r3, [fp, #-56]
	mov	r2, r8
	ldr	r1, .L37+28
	mov	r0, #4
	str	r8, [fp, #-48]
	str	r3, [r7, r6]
	bl	dprint_vfmw
.L22:
	ldr	r3, [r10, #36]
	add	r4, r4, #1
	cmp	r3, r4
	bhi	.L28
.L16:
	sub	sp, fp, #40
	ldmfd	sp, {r4, r5, r6, r7, r8, r9, r10, fp, sp, pc}
.L31:
	mov	r5, r9
	b	.L21
.L36:
	ldr	r1, [r10, #8]
	mov	r3, #0
	ldr	r2, [r10, #4]
	mov	r8, r3
	mul	r2, r2, r1
	sub	r2, r2, #1
	str	r2, [r10, #136]
	b	.L27
.L35:
	mov	r6, #0
	ldr	r2, [r10, #104]
	mov	r3, r6
	bfi	r3, r6, #0, #24
	str	r3, [fp, #-48]
	mov	r0, #4
	ldrb	r3, [fp, #-45]	@ zero_extendqisi2
	add	r4, r4, #512
	ldr	r1, .L37+4
	bfi	r3, r2, #0, #7
	strb	r3, [fp, #-45]
	ldr	r2, [fp, #-48]
	str	r2, [r7]
	bl	dprint_vfmw
	ldr	r2, [r10, #96]
	ldr	r1, .L37+8
	mov	r0, #4
	str	r2, [r7, #4]
	bl	dprint_vfmw
	mov	r3, r6
	bfi	r3, r6, #0, #24
	str	r3, [fp, #-48]
	ldr	r2, [r10, #108]
	mov	r0, #4
	ldrb	r3, [fp, #-45]	@ zero_extendqisi2
	ldr	r1, .L37+12
	bfi	r3, r2, #0, #7
	strb	r3, [fp, #-45]
	ldr	r2, [fp, #-48]
	str	r2, [r7, #8]
	bl	dprint_vfmw
	ldr	r2, [r10, #100]
	ldr	r1, .L37+16
	mov	r0, #4
	str	r2, [r7, #12]
	bl	dprint_vfmw
	ldr	r3, [r10, #120]
	ldr	r1, [r10, #124]
	mov	r0, #4
	ldr	r2, [r10, #128]
	and	r3, r3, #1
	bfi	r3, r1, #1, #2
	str	r6, [fp, #-48]
	bfi	r3, r2, #3, #5
	strb	r3, [fp, #-46]
	ldr	r2, [fp, #-48]
	ldr	r1, .L37+20
	str	r2, [r7, #16]
	bl	dprint_vfmw
	ldr	r3, [r10, #132]
	strh	r6, [fp, #-48]	@ movhi
	mov	r0, #4
	sub	r3, r3, #1
	strh	r3, [fp, #-46]	@ movhi
	ldr	r2, [fp, #-48]
	ldr	r1, .L37+24
	str	r2, [r7, #20]
	bl	dprint_vfmw
	ldr	r1, .L37+28
	mov	r0, #4
	str	r4, [r7, #252]
	mov	r2, r4
	str	r4, [fp, #-48]
	bl	dprint_vfmw
	mov	r3, #1
	b	.L18
.L34:
	ldr	r3, .L37+32
	ldr	r2, .L37+36
	ldr	r1, .L37+40
	sub	sp, fp, #40
	ldmfd	sp, {r4, r5, r6, r7, r8, r9, r10, fp, sp, lr}
	b	dprint_vfmw
.L38:
	.align	2
.L37:
	.word	.LC35
	.word	.LC18
	.word	.LC19
	.word	.LC20
	.word	.LC21
	.word	.LC22
	.word	.LC23
	.word	.LC34
	.word	.LC16
	.word	.LANCHOR0+52
	.word	.LC17
	UNWIND(.fnend)
	.size	RV8HAL_V5R2C1_WriteSliceMsg, .-RV8HAL_V5R2C1_WriteSliceMsg
	.align	2
	.global	RV8HAL_V5R2C1_StartDec
	.type	RV8HAL_V5R2C1_StartDec, %function
RV8HAL_V5R2C1_StartDec:
	UNWIND(.fnstart)
	@ args = 0, pretend = 0, frame = 8
	@ frame_needed = 1, uses_anonymous_args = 0
	UNWIND(.movsp ip)
	mov	ip, sp
	stmfd	sp!, {r4, r6, r7, r8, fp, ip, lr, pc}
	UNWIND(.pad #4)
	UNWIND(.save {r4, r6, r7, r8, fp, ip, lr})
	UNWIND(.setfp fp, ip, #-4)
	sub	fp, ip, #4
	UNWIND(.pad #16)
	sub	sp, sp, #16
	movw	r4, #1228
	mul	r4, r4, r1
	ldr	r8, .L46
	cmp	r1, #0
	mov	r7, r0
	add	r6, r4, r8
	bgt	.L44
	ldr	r3, [r4, r8]
	cmp	r3, #0
	beq	.L45
.L42:
	ldr	lr, .L46+4
	mov	r3, r2
	mov	r0, r6
	mov	r2, r1
	mov	r1, r7
	ldr	ip, [lr]
	add	ip, ip, #1
	str	ip, [lr]
	bl	RV8HAL_V5R2C1_WriteReg
	mov	r1, r7
	mov	r0, r6
	bl	RV8HAL_V5R2C1_WritePicMsg
	mov	r0, r6
	mov	r1, r7
	bl	RV8HAL_V5R2C1_WriteSliceMsg
	mov	r0, #0
.L41:
	sub	sp, fp, #28
	ldmfd	sp, {r4, r6, r7, r8, fp, sp, pc}
.L45:
	mov	r0, #0
	str	r2, [fp, #-36]
	movt	r0, 63683
	str	r1, [fp, #-32]
	bl	MEM_Phy2Vir
	subs	r3, r0, #0
	beq	.L43
	str	r3, [r4, r8]
	ldr	r1, [fp, #-32]
	ldr	r2, [fp, #-36]
	b	.L42
.L44:
	mov	r0, #0
	mov	r3, r1
	str	r0, [sp]
	ldr	r2, .L46+8
	ldr	r1, .L46+12
	bl	dprint_vfmw
	mvn	r0, #0
	b	.L41
.L43:
	ldr	r1, .L46+16
	bl	dprint_vfmw
	mvn	r0, #0
	b	.L41
.L47:
	.align	2
.L46:
	.word	g_HwMem
	.word	.LANCHOR1
	.word	.LANCHOR0+80
	.word	.LC1
	.word	.LC36
	UNWIND(.fnend)
	.size	RV8HAL_V5R2C1_StartDec, .-RV8HAL_V5R2C1_StartDec
	.section	.rodata
	.align	2
.LANCHOR0 = . + 0
	.type	__func__.14781, %object
	.size	__func__.14781, 23
__func__.14781:
	.ascii	"RV8HAL_V5R2C1_WriteReg\000"
	.space	1
	.type	__func__.14789, %object
	.size	__func__.14789, 26
__func__.14789:
	.ascii	"RV8HAL_V5R2C1_WritePicMsg\000"
	.space	2
	.type	__func__.14802, %object
	.size	__func__.14802, 28
__func__.14802:
	.ascii	"RV8HAL_V5R2C1_WriteSliceMsg\000"
	.type	__func__.14773, %object
	.size	__func__.14773, 23
__func__.14773:
	.ascii	"RV8HAL_V5R2C1_StartDec\000"
	.data
	.align	2
.LANCHOR1 = . + 0
	.type	FrameNum, %object
	.size	FrameNum, 4
FrameNum:
	.word	-1
	.section	.rodata.str1.4,"aMS",%progbits,1
	.align	2
.LC0:
	ASCII(.ascii	"configuring VDM registers...\012\000" )
	.space	2
.LC1:
	ASCII(.ascii	"%s: VdhId(%d) > %d\012\000" )
.LC2:
	ASCII(.ascii	"BASIC_V5R2C1_CFG0=0x%x\012\000" )
.LC3:
	ASCII(.ascii	"BASIC_V5R2C1_CFG1=0x%x\012\000" )
.LC4:
	ASCII(.ascii	"AVM_V5R2C1_ADDR=0x%x\012\000" )
	.space	2
.LC5:
	ASCII(.ascii	"VAM_V5R2C1_ADDR=0x%x\012\000" )
	.space	2
.LC6:
	ASCII(.ascii	"STREAM_V5R2C1_BASE_ADDR=0x%x\012\000" )
	.space	2
.LC7:
	ASCII(.ascii	"TIME_OUT = 0x%x\012\000" )
	.space	3
.LC8:
	ASCII(.ascii	"YSTADDR_V5R2C1_1D = 0x%x\012\000" )
	.space	2
.LC9:
	ASCII(.ascii	"YSTRIDE_V5R2C1_1D = 0x%x\012\000" )
	.space	2
.LC10:
	ASCII(.ascii	"UVOFFSET_V5R2C1_1D = 0x%x\012\000" )
	.space	1
.LC11:
	ASCII(.ascii	"HEAD_INF_OFFSET = 0x%x\012\000" )
.LC12:
	ASCII(.ascii	"DNR_MBINFO_STADDR=0x%x\012\000" )
.LC13:
	ASCII(.ascii	"REF_V5R2C1_PIC_TYPE=0x%x\012\000" )
	.space	2
.LC14:
	ASCII(.ascii	"FF_V5R2C1_APT_EN=0x%x\012\000" )
	.space	1
.LC15:
	ASCII(.ascii	"configuring Pic Msg...\012\000" )
.LC16:
	ASCII(.ascii	"can not map dn msg virtual address!\012\000" )
	.space	3
.LC17:
	ASCII(.ascii	"%s: %s\012\000" )
.LC18:
	ASCII(.ascii	"D0 = 0x%x\012\000" )
	.space	1
.LC19:
	ASCII(.ascii	"D1 = 0x%x\012\000" )
	.space	1
.LC20:
	ASCII(.ascii	"D2 = 0x%x\012\000" )
	.space	1
.LC21:
	ASCII(.ascii	"D3 = 0x%x\012\000" )
	.space	1
.LC22:
	ASCII(.ascii	"D4 = 0x%x\012\000" )
	.space	1
.LC23:
	ASCII(.ascii	"D5 = 0x%x\012\000" )
	.space	1
.LC24:
	ASCII(.ascii	"D6 = 0x%x\012\000" )
	.space	1
.LC25:
	ASCII(.ascii	"D16 = 0x%x\012\000" )
.LC26:
	ASCII(.ascii	"D17 = 0x%x\012\000" )
.LC27:
	ASCII(.ascii	"D18 = 0x%x\012\000" )
.LC28:
	ASCII(.ascii	"D19 = 0x%x\012\000" )
.LC29:
	ASCII(.ascii	"D20 = 0x%x\012\000" )
.LC30:
	ASCII(.ascii	"D21 = 0x%x\012\000" )
.LC31:
	ASCII(.ascii	"D22 = 0x%x\012\000" )
.LC32:
	ASCII(.ascii	"D23 = 0x%x\012\000" )
.LC33:
	ASCII(.ascii	"D024 = 0x%x\012\000" )
	.space	3
.LC34:
	ASCII(.ascii	"D63 = 0x%x\012\000" )
.LC35:
	ASCII(.ascii	"configuring Slice Msg...\012\000" )
	.space	2
.LC36:
	ASCII(.ascii	"vdm register virtual address not mapped, reset fail" )
	ASCII(.ascii	"ed!\012\000" )
	.ident	"GCC: (gcc-linaro-4.9-2014.09 + glibc-2.24 (Build by czyong) Wed Dec 21 10:39:16 CST 2016) 4.9.2 20140904 (prerelease)"
	.section	.note.GNU-stack,"",%progbits
